TimeQuest Timing Analyzer report for DE2_115_CAMERA
Thu Jun 06 15:50:11 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'
 15. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'
 25. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'
 30. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Slow 1200mV 85C Model Metastability Summary
 51. Slow 1200mV 0C Model Fmax Summary
 52. Slow 1200mV 0C Model Setup Summary
 53. Slow 1200mV 0C Model Hold Summary
 54. Slow 1200mV 0C Model Recovery Summary
 55. Slow 1200mV 0C Model Removal Summary
 56. Slow 1200mV 0C Model Minimum Pulse Width Summary
 57. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 58. Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 59. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 60. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 63. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 64. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 65. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 66. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 67. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 69. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 70. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 71. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 73. Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'
 74. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 75. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 76. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Propagation Delay
 89. Minimum Propagation Delay
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Slow 1200mV 0C Model Metastability Summary
 95. Fast 1200mV 0C Model Setup Summary
 96. Fast 1200mV 0C Model Hold Summary
 97. Fast 1200mV 0C Model Recovery Summary
 98. Fast 1200mV 0C Model Removal Summary
 99. Fast 1200mV 0C Model Minimum Pulse Width Summary
100. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
101. Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'
102. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
103. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
104. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
105. Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'
106. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
107. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
108. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
109. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
110. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
111. Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
112. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
113. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
114. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
115. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
116. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
117. Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'
118. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
119. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Output Enable Times
134. Minimum Output Enable Times
135. Output Disable Times
136. Minimum Output Disable Times
137. Fast 1200mV 0C Model Metastability Summary
138. Multicorner Timing Analysis Summary
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Propagation Delay
144. Minimum Propagation Delay
145. Board Trace Model Assignments
146. Input Transition Times
147. Signal Integrity Metrics (Slow 1200mv 0c Model)
148. Signal Integrity Metrics (Slow 1200mv 85c Model)
149. Signal Integrity Metrics (Fast 1200mv 0c Model)
150. Setup Transfers
151. Hold Transfers
152. Recovery Transfers
153. Removal Transfers
154. Report TCCS
155. Report RSKM
156. Unconstrained Paths
157. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Jun 06 15:50:07 2024 ;
; DE2_115_D5M_VGA.SDC                                                  ; OK     ; Thu Jun 06 15:50:07 2024 ;
+----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; CLOCK2_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK_50 }                                  ;
; D5M_PIXLCLK                               ; Base      ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { D5M_PIXLCLK }                               ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; my_qsys|altpll_0|sd1|pll7|inclk[0]          ; { my_qsys|altpll_0|sd1|pll7|clk[0] }          ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[0] } ;
; u6|sdram_pll_altpll_component|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[1] } ;
; u6|sdram_pll_altpll_component|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[2] } ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[3] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 58.44 MHz  ; 58.44 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 117.81 MHz ; 117.81 MHz      ; D5M_PIXLCLK                               ;      ;
; 121.94 MHz ; 121.94 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 166.78 MHz ; 166.78 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
; 181.82 MHz ; 181.82 MHz      ; CLOCK2_50                                 ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.288  ; 0.000         ;
; D5M_PIXLCLK                               ; 10.303 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 11.207 ; 0.000         ;
; CLOCK2_50                                 ; 14.500 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.679 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.289 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.358 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.385 ; 0.000         ;
; CLOCK2_50                                 ; 0.402 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.402 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.869  ; 0.000         ;
; D5M_PIXLCLK                               ; 10.152 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 11.806 ; 0.000         ;
; CLOCK2_50                                 ; 13.206 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 35.671 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 2.307 ; 0.000         ;
; D5M_PIXLCLK                               ; 3.095 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 3.370 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.283 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 5.311 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.690  ; 0.000         ;
; CLOCK2_50                                 ; 9.687  ; 0.000         ;
; CLOCK_50                                  ; 9.819  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; D5M_PIXLCLK                               ; 19.582 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.700 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.706 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.288 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.277     ; 5.383      ;
; 1.288 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.277     ; 5.383      ;
; 1.311 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.368      ;
; 1.311 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.368      ;
; 1.311 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.368      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.382 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.267     ; 5.299      ;
; 1.383 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.296      ;
; 1.383 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.296      ;
; 1.383 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.296      ;
; 1.383 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.269     ; 5.296      ;
; 1.424 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.265     ; 5.259      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.264     ; 5.204      ;
; 1.480 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.264     ; 5.204      ;
; 1.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.273     ; 5.174      ;
; 1.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.273     ; 5.174      ;
; 1.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.273     ; 5.174      ;
; 1.514 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.263     ; 5.171      ;
; 1.660 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.266     ; 5.022      ;
; 1.660 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.266     ; 5.022      ;
; 1.660 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.266     ; 5.022      ;
; 1.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.165     ; 8.034      ;
; 1.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.165     ; 8.034      ;
; 1.847 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.985      ;
; 1.847 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.985      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.876 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.967      ;
; 1.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.964      ;
; 1.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.964      ;
; 1.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.964      ;
; 1.877 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.964      ;
; 1.911 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.934      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.924 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.918      ;
; 1.925 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.915      ;
; 1.925 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.915      ;
; 1.925 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.915      ;
; 1.925 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.915      ;
; 1.941 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.896      ;
; 1.941 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.896      ;
; 1.953 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.893      ;
; 1.953 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.893      ;
; 1.954 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.878      ;
; 1.954 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.878      ;
; 1.959 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.154     ; 7.885      ;
; 1.964 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.154     ; 7.880      ;
; 1.964 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.873      ;
; 1.964 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.873      ;
; 1.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.855      ;
; 1.977 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.166     ; 7.855      ;
; 1.983 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.864      ;
; 1.989 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.162     ; 7.847      ;
; 1.989 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.162     ; 7.847      ;
; 2.001 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.844      ;
; 2.001 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.844      ;
; 2.012 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.155     ; 7.831      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.811      ;
; 2.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.815      ;
; 2.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.808      ;
; 2.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.808      ;
; 2.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.808      ;
; 2.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.808      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.151     ; 7.812      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.802      ;
; 2.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.161     ; 7.802      ;
; 2.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.809      ;
; 2.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.809      ;
; 2.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.809      ;
; 2.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.809      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.788      ;
; 2.055 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.785      ;
; 2.055 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.785      ;
; 2.055 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.158     ; 7.785      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                           ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.303 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 9.642      ;
; 12.551 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 7.394      ;
; 15.756 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.154     ; 4.148      ;
; 15.757 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.148     ; 4.153      ;
; 15.757 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.153     ; 4.148      ;
; 15.758 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.190     ; 3.994      ;
; 15.758 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.190     ; 3.994      ;
; 15.758 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.190     ; 3.994      ;
; 15.758 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.190     ; 3.994      ;
; 15.871 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 4.017      ;
; 15.872 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.164     ; 4.022      ;
; 15.872 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.169     ; 4.017      ;
; 15.873 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.206     ; 3.863      ;
; 15.873 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.206     ; 3.863      ;
; 15.873 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.206     ; 3.863      ;
; 15.873 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.206     ; 3.863      ;
; 16.019 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.469      ; 4.468      ;
; 16.039 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.197     ; 3.822      ;
; 16.040 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 3.827      ;
; 16.040 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.196     ; 3.822      ;
; 16.041 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.233     ; 3.668      ;
; 16.041 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.233     ; 3.668      ;
; 16.041 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.233     ; 3.668      ;
; 16.041 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.233     ; 3.668      ;
; 16.085 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 3.822      ;
; 16.086 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.145     ; 3.827      ;
; 16.086 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.150     ; 3.822      ;
; 16.087 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.187     ; 3.668      ;
; 16.087 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.187     ; 3.668      ;
; 16.087 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.187     ; 3.668      ;
; 16.087 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.187     ; 3.668      ;
; 16.154 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.213     ; 3.691      ;
; 16.155 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.207     ; 3.696      ;
; 16.155 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.212     ; 3.691      ;
; 16.156 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.249     ; 3.537      ;
; 16.156 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.249     ; 3.537      ;
; 16.156 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.249     ; 3.537      ;
; 16.156 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.249     ; 3.537      ;
; 16.200 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.167     ; 3.691      ;
; 16.201 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.161     ; 3.696      ;
; 16.201 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.166     ; 3.691      ;
; 16.202 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.203     ; 3.537      ;
; 16.202 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.203     ; 3.537      ;
; 16.202 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.203     ; 3.537      ;
; 16.202 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.203     ; 3.537      ;
; 16.202 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 4.097      ;
; 16.251 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 4.048      ;
; 16.334 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 3.965      ;
; 16.353 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 3.946      ;
; 16.405 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.469      ; 4.082      ;
; 16.424 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.469      ; 4.063      ;
; 16.446 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.379     ; 3.233      ;
; 16.447 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.380     ; 3.231      ;
; 16.449 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.374     ; 3.235      ;
; 16.453 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 3.073      ;
; 16.453 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 3.073      ;
; 16.453 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 3.073      ;
; 16.453 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 3.073      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.454 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.223     ; 3.341      ;
; 16.466 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 3.833      ;
; 16.478 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.376     ; 3.204      ;
; 16.479 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.377     ; 3.202      ;
; 16.481 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.371     ; 3.206      ;
; 16.485 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.413     ; 3.044      ;
; 16.485 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.413     ; 3.044      ;
; 16.485 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.413     ; 3.044      ;
; 16.485 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.413     ; 3.044      ;
; 16.485 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 3.814      ;
; 16.570 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.395     ; 3.093      ;
; 16.571 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.396     ; 3.091      ;
; 16.573 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.390     ; 3.095      ;
; 16.576 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.432     ; 2.934      ;
; 16.576 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.432     ; 2.934      ;
; 16.576 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.432     ; 2.934      ;
; 16.576 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.432     ; 2.934      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.580 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.228     ; 3.210      ;
; 16.598 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.281      ; 3.701      ;
; 16.602 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.392     ; 3.064      ;
; 16.603 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.393     ; 3.062      ;
; 16.605 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.387     ; 3.066      ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 11.207 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[28][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.547     ; 8.104      ;
; 11.238 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[31][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.549     ; 8.071      ;
; 11.284 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[27][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.557     ; 8.017      ;
; 11.284 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[30][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.564     ; 8.010      ;
; 11.499 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[24][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.542     ; 7.817      ;
; 11.618 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[19][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.558     ; 7.682      ;
; 11.854 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[25][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.563     ; 7.441      ;
; 11.858 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[20][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.525     ; 7.475      ;
; 11.922 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.578     ; 7.358      ;
; 12.106 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[18][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.563     ; 7.189      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.127 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.210      ;
; 12.156 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[23][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.550     ; 7.152      ;
; 12.201 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[10][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.582     ; 7.075      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.275 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 7.062      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.384 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.953      ;
; 12.391 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.949      ;
; 12.391 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.949      ;
; 12.391 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.949      ;
; 12.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.939      ;
; 12.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.939      ;
; 12.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.939      ;
; 12.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.939      ;
; 12.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.939      ;
; 12.411 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.928      ;
; 12.411 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.928      ;
; 12.411 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.928      ;
; 12.411 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.928      ;
; 12.411 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.928      ;
; 12.436 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[11][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.578     ; 6.844      ;
; 12.465 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[37][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.574     ; 6.819      ;
; 12.502 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[1][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.576     ; 6.780      ;
; 12.512 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[26][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.555     ; 6.791      ;
; 12.517 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[21][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.574     ; 6.767      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.541 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.521     ; 6.796      ;
; 12.555 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.785      ;
; 12.555 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.785      ;
; 12.555 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.785      ;
; 12.562 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.776      ;
; 12.562 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.776      ;
; 12.562 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.776      ;
; 12.562 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.776      ;
; 12.562 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.776      ;
; 12.579 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.760      ;
; 12.579 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.760      ;
; 12.579 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.760      ;
; 12.579 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.760      ;
; 12.579 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.760      ;
; 12.648 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.692      ;
; 12.648 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.692      ;
; 12.648 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.692      ;
; 12.656 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.682      ;
; 12.656 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.682      ;
; 12.656 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.682      ;
; 12.656 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.682      ;
; 12.656 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.682      ;
; 12.668 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.671      ;
; 12.668 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.671      ;
; 12.668 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.671      ;
; 12.668 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.671      ;
; 12.668 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.671      ;
; 12.682 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[8][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.585     ; 6.591      ;
; 12.683 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[7][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.585     ; 6.590      ;
; 12.683 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[12][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.583     ; 6.592      ;
; 12.684 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[15][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.583     ; 6.591      ;
; 12.692 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[45][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.571     ; 6.595      ;
; 12.740 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.580     ; 6.538      ;
; 12.740 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[17][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.580     ; 6.538      ;
; 12.758 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[45][0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.569     ; 6.531      ;
; 12.760 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[22][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.571     ; 6.527      ;
; 12.762 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[4][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.580     ; 6.516      ;
; 12.776 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[2][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.576     ; 6.506      ;
; 12.796 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[13][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.587     ; 6.475      ;
; 12.805 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.535      ;
; 12.805 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.535      ;
; 12.805 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.518     ; 6.535      ;
; 12.813 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.525      ;
; 12.813 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.525      ;
; 12.813 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.525      ;
; 12.813 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.525      ;
; 12.813 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 6.525      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.500 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 5.466      ;
; 14.542 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 5.424      ;
; 14.830 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 5.136      ;
; 15.023 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 4.943      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.068 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.845      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.110 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.803      ;
; 15.329 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 4.637      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.330 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.573      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.336 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.100     ; 4.562      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.340 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.095     ; 4.563      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.374 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.545      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 15.679 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.718      ;
; 15.680 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.717      ;
; 15.680 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.717      ;
; 15.682 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.715      ;
; 15.683 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.714      ;
; 15.683 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.714      ;
; 15.683 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.714      ;
; 15.683 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.461     ; 3.714      ;
; 16.493 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.450     ; 2.915      ;
; 16.810 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.450     ; 2.598      ;
; 18.303 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 1.118      ;
; 18.317 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 1.104      ;
; 18.320 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 1.101      ;
; 18.631 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 0.790      ;
; 18.631 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 0.790      ;
; 18.632 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 0.789      ;
; 18.632 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 0.789      ;
; 18.632 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.437     ; 0.789      ;
; 34.004 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.840      ;
; 34.004 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.840      ;
; 34.004 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.840      ;
; 34.004 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.840      ;
; 34.004 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.840      ;
; 34.086 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.758      ;
; 34.086 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.758      ;
; 34.086 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.758      ;
; 34.086 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.758      ;
; 34.086 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.758      ;
; 34.101 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.148     ; 5.749      ;
; 34.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.148     ; 5.669      ;
; 34.261 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.583      ;
; 34.261 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.583      ;
; 34.261 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.583      ;
; 34.261 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.583      ;
; 34.261 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 5.583      ;
; 34.358 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.148     ; 5.492      ;
; 34.786 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 5.059      ;
; 34.786 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 5.059      ;
; 34.786 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 5.059      ;
; 34.786 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 5.059      ;
; 34.786 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 5.059      ;
; 34.881 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 4.970      ;
; 34.899 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 4.945      ;
; 34.899 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 4.945      ;
; 34.899 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 4.945      ;
; 34.899 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 4.945      ;
; 34.899 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.154     ; 4.945      ;
; 34.955 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 4.890      ;
; 34.955 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 4.890      ;
; 34.955 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 4.890      ;
; 34.955 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 4.890      ;
; 34.955 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.153     ; 4.890      ;
; 34.994 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.148     ; 4.856      ;
; 35.052 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.147     ; 4.799      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.290 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.615      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.331 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.574      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.509 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.396      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.660 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.253      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 4.243      ;
; 35.799 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.114      ;
; 35.799 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.114      ;
; 35.799 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.114      ;
; 35.799 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.085     ; 4.114      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 0.909      ;
; 0.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.026      ;
; 0.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.029      ;
; 0.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.030      ;
; 0.295 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.031      ;
; 0.335 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.071      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 0.717      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.453 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.687      ;
; 0.454 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.434      ; 1.074      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.696      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.696      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.697      ;
; 0.463 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.697      ;
; 0.464 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.698      ;
; 0.471 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.705      ;
; 0.474 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.050      ; 0.710      ;
; 0.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.717      ;
; 0.498 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.732      ;
; 0.519 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.718      ;
; 0.520 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.719      ;
; 0.521 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.720      ;
; 0.543 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.742      ;
; 0.583 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.816      ;
; 0.588 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.098      ; 0.872      ;
; 0.601 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.835      ;
; 0.602 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.835      ;
; 0.602 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.836      ;
; 0.604 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.837      ;
; 0.617 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.851      ;
; 0.620 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.855      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.867      ;
; 0.632 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.867      ;
; 0.634 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.869      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.261      ; 1.082      ;
; 0.635 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.869      ;
; 0.637 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.261      ; 1.084      ;
; 0.638 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.870      ;
; 0.655 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 1.032      ;
; 0.655 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.087      ; 0.928      ;
; 0.660 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.216      ; 1.062      ;
; 0.663 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.895      ;
; 0.669 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.903      ;
; 0.671 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.905      ;
; 0.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.087      ; 0.951      ;
; 0.678 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.912      ;
; 0.685 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.910      ;
; 0.687 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.919      ;
; 0.689 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.888      ;
; 0.689 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.050      ; 0.925      ;
; 0.690 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.889      ;
; 0.692 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 1.069      ;
; 0.693 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.694 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.929      ;
; 0.695 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.930      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.014      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.031      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.435      ; 1.043      ;
; 0.387 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.437      ; 1.046      ;
; 0.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.476      ; 1.051      ;
; 0.393 ; Sdram_Control:u7|mDATAOUT[25]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.437      ; 1.052      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.433      ; 1.061      ;
; 0.406 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.414 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.439      ; 1.075      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.078      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.476      ; 1.084      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.365      ; 1.021      ;
; 0.434 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.077      ; 0.697      ;
; 0.439 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.703      ;
; 0.444 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.373      ; 1.039      ;
; 0.447 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.365      ; 1.034      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.373      ; 1.044      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.082      ; 0.718      ;
; 0.460 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.728      ;
; 0.461 ; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.725      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.077      ; 0.669      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.697      ;
; 0.429 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; VGA_Controller:u1|fore_color_r[16]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; VGA_Controller:u1|fore_color_r[13]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; VGA_Controller:u1|fore_color_r[18]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; VGA_Controller:u1|fore_color_r[12]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.437 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.032      ;
; 0.441 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.705      ;
; 0.445 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.040      ;
; 0.446 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.041      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.374      ; 1.045      ;
; 0.455 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.042      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.724      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.722      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.725      ;
; 0.457 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.722      ;
; 0.469 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.064      ;
; 0.492 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.757      ;
; 0.500 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.087      ;
; 0.541 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.809      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.809      ;
; 0.553 ; VGA_Controller:u1|fore_color_r[4]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; VGA_Controller:u1|fore_color_r[2]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.822      ;
; 0.563 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.827      ;
; 0.580 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.848      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.867      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.098      ; 0.867      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.852      ;
; 0.597 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.863      ;
; 0.598 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.865      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.868      ;
; 0.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.877      ;
; 0.610 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.874      ;
; 0.612 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.878      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.890      ;
; 0.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.891      ;
; 0.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.082      ; 0.904      ;
; 0.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.907      ;
; 0.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.911      ;
; 0.656 ; VGA_Controller:u1|fore_color_r[7]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; VGA_Controller:u1|fore_color_r[5]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; VGA_Controller:u1|fore_color_r[9]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; VGA_Controller:u1|fore_color_r[14]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; VGA_Controller:u1|fore_color_r[3]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.077      ; 0.922      ;
; 0.660 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; VGA_Controller:u1|fore_color_r[27]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; VGA_Controller:u1|fore_color_r[17]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.077      ; 0.923      ;
; 0.661 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.373      ; 1.256      ;
; 0.661 ; VGA_Controller:u1|fore_color_r[15]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.926      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.669      ;
; 0.409 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.674      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.603 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.868      ;
; 0.637 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.901      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.906      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.906      ;
; 0.643 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.907      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.908      ;
; 0.645 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.910      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.912      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.650 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.913      ;
; 0.657 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.927      ;
; 0.673 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 0.936      ;
; 0.674 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.939      ;
; 0.889 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.153      ;
; 0.954 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.218      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.224      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.225      ;
; 0.962 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.226      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.227      ;
; 0.964 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.227      ;
; 0.966 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.224      ;
; 0.967 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.231      ;
; 0.972 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.236      ;
; 0.972 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.237      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.422 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.435 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.438 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.443 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.452 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.460 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.726      ;
; 0.474 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.560 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.573 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.839      ;
; 0.579 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.845      ;
; 0.583 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.849      ;
; 0.585 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.586 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.853      ;
; 0.599 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.602 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.870      ;
; 0.616 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.883      ;
; 0.618 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.885      ;
; 0.628 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.895      ;
; 0.639 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.915      ;
; 0.659 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.661 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.668 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.672 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.939      ;
; 0.678 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.944      ;
; 0.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.687 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.952      ;
; 0.687 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.953      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.956      ;
; 0.700 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.966      ;
; 0.704 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.970      ;
; 0.706 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.708 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.975      ;
; 0.710 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.711 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.715 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.717 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.720 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.727 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.744 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.010      ;
; 0.747 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.013      ;
; 0.781 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.807 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.930     ; 4.073      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.869 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.933     ; 4.070      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.924     ; 4.106      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.927     ; 4.102      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.199     ; 3.649      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.195     ; 3.653      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.197     ; 3.650      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.197     ; 3.650      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.197     ; 3.650      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.196     ; 3.651      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.198     ; 3.649      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.196     ; 3.651      ;
; 3.101 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.196     ; 3.651      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                       ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.152 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.300     ; 9.536      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.412 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.258     ; 9.318      ;
; 10.474 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.279     ; 9.235      ;
; 10.474 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.279     ; 9.235      ;
; 10.474 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.279     ; 9.235      ;
; 10.474 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.279     ; 9.235      ;
; 10.474 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.279     ; 9.235      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.496 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.274     ; 9.218      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.596 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.171     ; 9.221      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 10.623 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 9.274      ;
; 14.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.738     ; 4.952      ;
; 14.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.738     ; 4.952      ;
; 14.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.738     ; 4.952      ;
; 14.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.738     ; 4.952      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.312 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.726     ; 4.950      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.531     ; 4.949      ;
; 14.665 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.380     ; 4.943      ;
; 14.979 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.059     ; 4.950      ;
; 14.979 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.059     ; 4.950      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 14.994 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.043     ; 4.951      ;
; 15.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.925     ; 3.634      ;
; 15.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.925     ; 3.634      ;
; 15.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.925     ; 3.634      ;
; 15.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.925     ; 3.634      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                            ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 11.806 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.226     ; 4.916      ;
; 11.806 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.226     ; 4.916      ;
; 11.806 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.226     ; 4.916      ;
; 11.806 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.226     ; 4.916      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.255     ; 4.886      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][4]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][4]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][5]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][5]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][6]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.278     ; 4.863      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[33][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.238     ; 4.903      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.242     ; 4.899      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[1][6]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.258     ; 4.883      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.239     ; 4.902      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[24][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.224     ; 4.917      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 4.904      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 4.888      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[21][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.256     ; 4.885      ;
; 11.807 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 4.901      ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.206 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 6.670      ;
; 13.310 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.097     ; 6.591      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.200 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.743      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.206 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.732      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.210 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.733      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.316 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.055     ; 5.627      ;
; 14.329 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 5.615      ;
; 14.335 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.604      ;
; 14.339 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 5.605      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
; 14.366 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 5.572      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.171     ; 4.156      ;
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.171     ; 4.156      ;
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.171     ; 4.156      ;
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.171     ; 4.156      ;
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.165     ; 4.162      ;
; 35.671 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.171     ; 4.156      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.085 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.815      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.105     ; 3.807      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.813      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.810      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.812      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.813      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.813      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.813      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.813      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.803      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.814      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.104     ; 3.808      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
; 36.086 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.802      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                  ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.307 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.168      ; 2.661      ;
; 2.350 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.168      ; 2.704      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.448 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.737      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 2.491 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.103      ; 2.780      ;
; 3.433 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 3.785      ;
; 3.555 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 3.907      ;
; 3.563 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 3.915      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.621 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.908      ;
; 3.639 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.704 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.991      ;
; 3.717 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 4.069      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.743 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.030      ;
; 3.762 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.166      ; 4.114      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 4.067      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.433      ;
; 3.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.122      ; 3.433      ;
; 3.097 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.441      ;
; 3.097 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.441      ;
; 3.106 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.113      ; 3.435      ;
; 3.106 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.113      ; 3.435      ;
; 3.106 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.113      ; 3.435      ;
; 3.123 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.096      ; 3.435      ;
; 3.123 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.096      ; 3.435      ;
; 3.273 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.066     ; 3.423      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.275 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.067     ; 3.424      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.083     ; 3.431      ;
; 3.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.098     ; 3.424      ;
; 3.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.098     ; 3.424      ;
; 3.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.098     ; 3.424      ;
; 3.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.098     ; 3.424      ;
; 3.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.098     ; 3.424      ;
; 3.309 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.102     ; 3.423      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.221     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.284     ; 3.433      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.503 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.285     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.549 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.331     ; 3.434      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.564 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.356     ; 3.424      ;
; 3.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.398     ; 3.433      ;
; 3.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.398     ; 3.433      ;
; 3.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.398     ; 3.433      ;
; 3.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.398     ; 3.433      ;
; 3.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.398     ; 3.433      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.511     ; 3.431      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.723     ; 3.441      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.723     ; 3.441      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.723     ; 3.441      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.723     ; 3.441      ;
; 3.948 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.723     ; 3.441      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.616      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.616      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.616      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 3.616      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.615      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.618      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.609      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 3.619      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.614      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.617      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.613      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.602      ;
; 3.370 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 3.620      ;
; 3.371 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.609      ;
; 3.371 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.609      ;
; 3.371 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.608      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.283 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.128     ; 3.441      ;
; 5.283 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.128     ; 3.441      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.192     ; 3.427      ;
; 5.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.224     ; 3.432      ;
; 5.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.224     ; 3.432      ;
; 5.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.205     ; 3.454      ;
; 5.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.205     ; 3.454      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.588     ; 3.442      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.443      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.588     ; 3.442      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.588     ; 3.442      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.594     ; 3.436      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.588     ; 3.442      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.594     ; 3.436      ;
; 5.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.588     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.587     ; 3.444      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.597     ; 3.434      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.597     ; 3.434      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.597     ; 3.434      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.597     ; 3.434      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.597     ; 3.434      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.591     ; 3.441      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.621     ; 3.429      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
; 5.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.430      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.162     ; 3.435      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.313 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.165     ; 3.434      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.596     ; 3.435      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.590     ; 3.441      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.589     ; 3.442      ;
; 5.745 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.588     ; 3.443      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.769 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.599     ; 3.456      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.608     ; 3.448      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.770 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.607     ; 3.449      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.609     ; 3.448      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.609     ; 3.448      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.609     ; 3.448      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.609     ; 3.448      ;
; 5.771 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.609     ; 3.448      ;
; 5.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.305     ; 3.848      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.854 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 3.831      ;
; 5.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.315     ; 3.862      ;
; 5.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 3.843      ;
; 5.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 3.843      ;
; 5.876 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 3.843      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                 ;
; 4.690 ; 4.910        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[4]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[5]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[8]                                                                                                                                                        ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.689 ; 9.877        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.691 ; 9.879        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.582 ; 19.817       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.582 ; 19.817       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.584 ; 19.819       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.590 ; 19.825       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.590 ; 19.825       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.592 ; 19.827       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.606 ; 19.841       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 19.607 ; 19.842       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 19.609 ; 19.844       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 19.610 ; 19.845       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 19.610 ; 19.845       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 19.610 ; 19.845       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 19.610 ; 19.845       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 19.619 ; 19.854       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 19.620 ; 19.855       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 19.622 ; 19.857       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 19.623 ; 19.858       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 19.623 ; 19.858       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 19.623 ; 19.858       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 19.623 ; 19.858       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 19.625 ; 19.860       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 19.626 ; 19.861       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 19.628 ; 19.863       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 19.629 ; 19.864       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 19.629 ; 19.864       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 19.629 ; 19.864       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 19.629 ; 19.864       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 19.630 ; 19.850       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 19.630 ; 19.865       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 19.631 ; 19.866       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 19.631 ; 19.866       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 19.632 ; 19.867       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 19.633 ; 19.868       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 19.634 ; 19.869       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 19.634 ; 19.869       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 19.634 ; 19.869       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 19.634 ; 19.869       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 19.634 ; 19.869       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 19.635 ; 19.870       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 19.635 ; 19.870       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 19.635 ; 19.870       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 19.635 ; 19.870       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 19.635 ; 19.870       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 19.636 ; 19.856       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 19.636 ; 19.871       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 19.638 ; 19.873       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                            ;
; 19.639 ; 19.874       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 19.639 ; 19.874       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 19.639 ; 19.874       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 19.639 ; 19.874       ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 19.643 ; 19.831       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ;
; 19.648 ; 19.836       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ;
; 19.652 ; 19.872       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ;
; 19.653 ; 19.873       ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ;
; 19.654 ; 19.842       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 19.654 ; 19.842       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 19.654 ; 19.842       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ;
; 19.654 ; 19.842       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 19.654 ; 19.842       ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.702 ; 19.922       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.746 ; 19.981       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.749 ; 19.984       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                               ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.988  ; 4.504  ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.988  ; 4.504  ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.879  ; 3.318  ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.879  ; 3.318  ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 3.503  ; 3.931  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.734  ; 3.210  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.849  ; 3.224  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.540  ; 3.037  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.010  ; 2.387  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.984  ; 3.481  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.918  ; 3.436  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.688  ; 3.165  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.183  ; 2.595  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.578  ; 2.941  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.209  ; 2.617  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.600  ; 2.971  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 3.503  ; 3.931  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.423  ; 2.857  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.027  ; 2.433  ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 6.586  ; 7.088  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 6.586  ; 7.088  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.645  ; 3.169  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 5.829  ; 6.340  ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.868  ; 6.425  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 5.756  ; 6.248  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 5.668  ; 6.189  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 5.591  ; 6.106  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 5.754  ; 6.237  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 5.602  ; 6.073  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.306  ; 5.808  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 5.552  ; 6.066  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.702  ; 5.092  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.936  ; 5.322  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.804  ; 6.329  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 3.831  ; 4.252  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.238  ; 4.653  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 3.876  ; 4.296  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.656  ; 6.174  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.625  ; 6.118  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.621  ; 6.133  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.710  ; 6.257  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.868  ; 6.425  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.605  ; 6.128  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.767  ; 6.292  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 5.121  ; 5.604  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.008  ; 4.409  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.120  ; 5.598  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 4.436  ; 4.831  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 3.781  ; 4.201  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 4.334  ; 4.719  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.850  ; 9.627  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.850  ; 9.627  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.431  ; 6.945  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 6.431  ; 6.945  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 6.093  ; 6.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.641  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.053  ; 5.558  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.307  ; 5.824  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 5.066  ; 5.579  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 5.191  ; 5.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.085  ; 5.603  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.205  ; 5.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.263  ; 5.751  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 5.443  ; 5.953  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.708  ; 5.139  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.813  ; 5.271  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.925  ; 5.378  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.947  ; 5.365  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.991  ; 5.460  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.344  ; 5.833  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 5.145  ; 5.668  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.641  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 10.400 ; 11.152 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 10.400 ; 11.152 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.993 ; -2.478 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.993 ; -2.478 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.335 ; -1.734 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.335 ; -1.734 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.565 ; -1.926 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -2.282 ; -2.739 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -2.411 ; -2.780 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.074 ; -2.551 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.565 ; -1.926 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.540 ; -3.027 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.462 ; -2.958 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.238 ; -2.696 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.757 ; -2.152 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -2.131 ; -2.480 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.782 ; -2.173 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -2.157 ; -2.513 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -3.019 ; -3.429 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.990 ; -2.406 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.603 ; -1.992 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -2.087 ; -2.576 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -5.931 ; -6.406 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -2.087 ; -2.576 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -5.115 ; -5.610 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -2.989 ; -3.387 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -4.901 ; -5.376 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -4.802 ; -5.296 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -4.727 ; -5.216 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -4.899 ; -5.367 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -4.739 ; -5.185 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -4.453 ; -4.930 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -4.689 ; -5.177 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -3.874 ; -4.243 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -4.115 ; -4.488 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -4.946 ; -5.454 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -3.039 ; -3.437 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -3.431 ; -3.823 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -3.085 ; -3.482 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.789 ; -5.281 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.760 ; -5.227 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -4.756 ; -5.241 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.841 ; -5.360 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -5.007 ; -5.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.740 ; -5.236 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -4.910 ; -5.417 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -4.275 ; -4.732 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -3.208 ; -3.587 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -4.275 ; -4.728 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -3.632 ; -4.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.989 ; -3.387 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -3.521 ; -3.884 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -6.838 ; -7.559 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -6.838 ; -7.559 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.944 ; -5.476 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -5.451 ; -5.977 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -4.944 ; -5.476 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.889 ; -4.297 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -4.195 ; -4.667 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -4.457 ; -4.954 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -4.208 ; -4.688 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -4.328 ; -4.834 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -4.225 ; -4.710 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -4.360 ; -4.810 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -4.416 ; -4.883 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -4.567 ; -5.048 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -3.889 ; -4.297 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -3.956 ; -4.369 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -4.096 ; -4.526 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -4.118 ; -4.514 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -4.160 ; -4.604 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -4.465 ; -4.908 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -4.269 ; -4.750 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.749 ; -5.280 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -7.694 ; -8.246 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -7.694 ; -8.246 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 14.294 ; 14.198 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.552  ; 8.338  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.943 ; 13.847 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 8.283  ; 8.380  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.561  ; 8.591  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 9.822  ; 9.866  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.727  ; 9.812  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.657 ; 12.613 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 13.011 ; 12.900 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 10.505 ; 10.551 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.820 ; 12.849 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.943 ; 13.847 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 9.106  ; 9.408  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 6.699  ; 6.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.699  ; 6.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.651  ; 5.524  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.108  ; 5.002  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.477  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.507  ; 5.370  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.536  ; 5.480  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 4.889  ; 4.887  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 6.156  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 5.303  ; 5.254  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.243  ; 5.182  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 5.470  ; 5.422  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.949  ; 5.840  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.025  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.865  ; 4.838  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.025  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.359  ; 5.264  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.472  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.750  ; 5.689  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 16.444 ; 16.298 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.630  ; 9.705  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.036 ; 11.111 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 10.627 ; 10.677 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.966 ; 11.002 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 13.271 ; 13.327 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 11.093 ; 11.091 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 10.523 ; 10.569 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 10.907 ; 10.942 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 13.042 ; 13.066 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 10.710 ; 10.901 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 10.237 ; 10.233 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 10.212 ; 10.364 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 12.748 ; 12.740 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.391 ; 10.417 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 13.333 ; 13.320 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 11.030 ; 11.089 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 11.089 ; 11.158 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 15.379 ; 15.295 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 12.097 ; 12.174 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 16.444 ; 16.298 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 12.448 ; 12.547 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 12.402 ; 12.439 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 13.254 ; 13.110 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 10.566 ; 10.694 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 13.776 ; 13.810 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 10.479 ; 10.585 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 12.475 ; 12.568 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.311 ; 11.282 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 14.261 ; 14.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.508 ; 11.540 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 11.750 ; 11.714 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 10.387 ; 10.535 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 6.414  ; 6.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 6.414  ; 6.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.062  ; 3.999  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 6.220  ; 6.167  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 5.950  ; 6.001  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.377  ; 5.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.162  ; 5.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 11.403 ; 11.633 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.981  ; 9.990  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.094 ; 11.326 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 7.395  ; 7.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 10.564 ; 10.306 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 8.185  ; 8.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 11.403 ; 11.633 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.606  ; 8.578  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 8.555  ; 8.325  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.076  ; 7.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.869  ; 6.972  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 6.642  ; 6.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 8.555  ; 8.325  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.888  ; 7.472  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.706  ; 6.550  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.622  ; 4.494  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.868  ; 4.743  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.774  ; 4.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.767  ; 4.658  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.444  ; 4.335  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.565  ; 4.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.727  ; 4.622  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.542  ; 4.453  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.888  ; 7.472  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.846  ; 4.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.775  ; 5.671  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.512  ; 6.110  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.024  ; 4.979  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.693  ; 4.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.123  ; 6.752  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.473  ; 6.298  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.133  ; 4.031  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.153  ; 4.051  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.388  ; 6.987  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 14.068 ; 14.086 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 13.431 ; 13.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 13.637 ; 13.391 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 12.404 ; 12.385 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 13.311 ; 13.222 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.397 ; 11.292 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 13.167 ; 13.023 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 12.562 ; 12.621 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.462 ; 11.457 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 12.040 ; 11.932 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 11.552 ; 11.438 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 12.459 ; 12.403 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 12.300 ; 12.124 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.830 ; 11.743 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 13.838 ; 13.692 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 14.068 ; 14.086 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.099 ; 12.009 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 13.018 ; 13.219 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 7.173  ; 7.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.600  ; 6.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 7.047  ; 6.935  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 7.173  ; 7.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 6.050  ; 6.042  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.676  ; 6.683  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 6.497  ; 6.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 5.579  ; 5.655  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 6.191  ; 6.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.296  ; 5.148  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 6.492  ; 6.463  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 6.492  ; 6.463  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 5.229  ; 5.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.286  ; 5.271  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.624  ; 5.577  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 5.550  ; 5.483  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 5.362  ; 5.333  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.239  ; 6.137  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.568  ; 5.494  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.421  ; 5.357  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.668  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.547  ; 7.437  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.801  ; 7.653  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.633  ; 7.526  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.624  ; 6.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.668  ; 8.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 7.059  ; 6.941  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 8.604  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.242  ; 6.233  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.315  ; 5.286  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 13.763 ; 13.667 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.252  ; 8.043  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.993  ; 8.085  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 7.993  ; 8.085  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.260  ; 8.287  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 9.473  ; 9.514  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.383  ; 9.463  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.194 ; 12.149 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 12.535 ; 12.426 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 10.127 ; 10.171 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.351 ; 12.378 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.427 ; 13.333 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 8.365  ; 8.672  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.245  ; 4.239  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.989  ; 5.942  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 4.983  ; 4.857  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.455  ; 4.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.778  ; 5.744  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 4.845  ; 4.709  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.873  ; 4.815  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 4.245  ; 4.239  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.462  ; 5.348  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 4.650  ; 4.599  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 4.592  ; 4.529  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 4.804  ; 4.754  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.270  ; 5.162  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 4.222  ; 4.193  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.222  ; 4.193  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.342  ; 5.353  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 4.703  ; 4.607  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.771  ; 5.743  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.078  ; 5.016  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 7.091  ; 7.091  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 7.091  ; 7.091  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 8.396  ; 8.435  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 7.666  ; 7.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 8.248  ; 8.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 10.346 ; 10.337 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 8.637  ; 8.591  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 7.422  ; 7.530  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 8.028  ; 8.006  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 9.990  ; 9.952  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 7.699  ; 7.778  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 7.266  ; 7.291  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 7.237  ; 7.333  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 9.758  ; 9.733  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 7.476  ; 7.433  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 10.283 ; 10.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 8.104  ; 8.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 8.173  ; 8.210  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 12.277 ; 12.119 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 8.995  ; 9.055  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 12.918 ; 12.804 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 9.281  ; 9.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 9.142  ; 9.234  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 10.285 ; 10.076 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 7.648  ; 7.710  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 11.124 ; 11.099 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 7.817  ; 7.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 9.975  ; 10.041 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 8.674  ; 8.688  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 11.355 ; 11.257 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 8.681  ; 8.652  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 8.800  ; 8.805  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 7.637  ; 7.724  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 3.459  ; 3.394  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.717  ; 5.571  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.459  ; 3.394  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.531  ; 5.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 5.264  ; 5.309  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 4.721  ; 4.623  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 4.513  ; 4.447  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.723 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.306  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.288  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 6.337  ; 6.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 8.606  ; 8.610  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 9.386  ; 9.551  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 6.337  ; 6.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.125  ; 8.901  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 7.094  ; 7.212  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 9.697  ; 9.978  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 7.412  ; 7.381  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 5.936  ; 6.012  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 6.346  ; 6.436  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.154  ; 6.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 5.936  ; 6.012  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 7.850  ; 7.613  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.526  ; 3.424  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 5.997  ; 5.843  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.996  ; 3.869  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.233  ; 4.109  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.141  ; 4.016  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.135  ; 4.027  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 3.826  ; 3.716  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 3.941  ; 3.857  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.098  ; 3.993  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.920  ; 3.831  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.208  ; 6.793  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.213  ; 4.094  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.105  ; 5.001  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.890  ; 5.488  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.384  ; 4.336  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.065  ; 4.012  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.480  ; 6.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.774  ; 5.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.526  ; 3.424  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 3.545  ; 3.443  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.729  ; 6.328  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.658  ; 5.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 7.715  ; 7.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 7.968  ; 7.705  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.668  ; 6.571  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 7.712  ; 7.589  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.858  ; 5.755  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 7.294  ; 7.108  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.305  ; 6.212  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.658  ; 5.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.876  ; 6.699  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 6.265  ; 6.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.925  ; 6.809  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 7.338  ; 7.139  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.532  ; 6.518  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 8.259  ; 8.179  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 7.452  ; 7.372  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.270  ; 6.251  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 6.978  ; 7.133  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.914  ; 4.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.896  ; 5.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 6.325  ; 6.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 6.445  ; 6.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.367  ; 5.356  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 5.969  ; 5.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.796  ; 5.664  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 4.914  ; 4.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.502  ; 5.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.642  ; 4.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.578  ; 4.518  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.791  ; 5.759  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.578  ; 4.518  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.633  ; 4.615  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 4.957  ; 4.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.888  ; 4.819  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.708  ; 4.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.548  ; 5.446  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 4.905  ; 4.829  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 4.762  ; 4.696  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 5.551  ; 5.538  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 6.804  ; 6.694  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.048  ; 6.901  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.888  ; 6.781  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.918  ; 5.919  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 7.880  ; 7.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 6.336  ; 6.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 7.819  ; 7.805  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.551  ; 5.538  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 4.662  ; 4.630  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.637  ;    ;    ; 9.178  ;
; SW[1]      ; LEDR[1]     ; 8.444  ;    ;    ; 8.977  ;
; SW[2]      ; LEDR[2]     ; 8.635  ;    ;    ; 9.127  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.384  ;    ;    ; 8.894  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.586  ;    ;    ; 9.146  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.146  ;    ;    ; 9.703  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.479 ;    ;    ; 11.151 ;
; SW[16]     ; LEDR[16]    ; 8.869  ;    ;    ; 9.457  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.342  ;    ;    ; 8.863  ;
; SW[1]      ; LEDR[1]     ; 8.154  ;    ;    ; 8.668  ;
; SW[2]      ; LEDR[2]     ; 8.337  ;    ;    ; 8.812  ;
; SW[3]      ; LEDR[3]     ; 8.182  ;    ;    ; 8.591  ;
; SW[4]      ; LEDR[4]     ; 8.096  ;    ;    ; 8.587  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.291  ;    ;    ; 8.830  ;
; SW[8]      ; LEDR[8]     ; 8.530  ;    ;    ; 9.072  ;
; SW[9]      ; LEDR[9]     ; 9.499  ;    ;    ; 10.111 ;
; SW[10]     ; LEDR[10]    ; 8.911  ;    ;    ; 9.486  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.827  ;    ;    ; 9.364  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.099  ;
; SW[14]     ; LEDR[14]    ; 8.537  ;    ;    ; 9.095  ;
; SW[15]     ; LEDR[15]    ; 10.160 ;    ;    ; 10.811 ;
; SW[16]     ; LEDR[16]    ; 8.560  ;    ;    ; 9.127  ;
; SW[17]     ; LEDR[17]    ; 8.526  ;    ;    ; 9.077  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.860  ; 3.715  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.358  ; 5.213  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.253  ; 4.108  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.282  ; 4.137  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.264  ; 4.119  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.282  ; 4.137  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.250  ; 4.105  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.250  ; 4.105  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.639  ; 4.494  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.280  ; 4.135  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.280  ; 4.135  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.860  ; 3.715  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.625  ; 4.480  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.860  ; 3.715  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.251  ; 4.106  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.506  ; 4.368  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.280  ; 4.135  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.787  ; 4.642  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.010  ; 4.865  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.937  ; 4.792  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.970  ; 4.825  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.970  ; 4.825  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.360  ; 5.215  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.787  ; 4.642  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.985  ; 4.840  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.280  ; 4.135  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.623  ; 4.478  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.639  ; 4.494  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.632  ; 4.487  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.639  ; 4.494  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.276  ; 4.131  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.520 ; 12.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 13.152 ; 12.999 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.758 ; 12.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.754 ; 12.601 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.754 ; 12.601 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 13.138 ; 12.985 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 13.216 ; 13.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 13.216 ; 13.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.962 ; 12.809 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.375 ; 13.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 13.700 ; 13.555 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 13.015 ; 12.870 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.520 ; 12.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 13.119 ; 12.974 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 13.152 ; 12.999 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 13.138 ; 12.985 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 13.152 ; 12.999 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.273 ; 3.128 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.710 ; 4.565 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.649 ; 3.504 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.677 ; 3.532 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.660 ; 3.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.677 ; 3.532 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.646 ; 3.501 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.646 ; 3.501 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.020 ; 3.875 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.675 ; 3.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.675 ; 3.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.273 ; 3.128 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.006 ; 3.861 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.273 ; 3.128 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.647 ; 3.502 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.887 ; 3.749 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.675 ; 3.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.163 ; 4.018 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.376 ; 4.231 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.306 ; 4.161 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.338 ; 4.193 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.338 ; 4.193 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.712 ; 4.567 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.163 ; 4.018 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.353 ; 4.208 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.675 ; 3.530 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.005 ; 3.860 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.005 ; 3.860 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.005 ; 3.860 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.020 ; 3.875 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.013 ; 3.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.020 ; 3.875 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.671 ; 3.526 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.470 ; 6.325 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.042 ; 6.889 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.664 ; 6.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.661 ; 6.508 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.661 ; 6.508 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.029 ; 6.876 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.104 ; 6.951 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.104 ; 6.951 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.860 ; 6.707 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.291 ; 7.146 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.603 ; 7.458 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.945 ; 6.800 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.470 ; 6.325 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 7.045 ; 6.900 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.043 ; 6.890 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.029 ; 6.876 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.043 ; 6.890 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.258     ; 5.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.158     ; 4.303     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.195     ; 4.340     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.150     ; 4.295     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.195     ; 4.340     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.153     ; 4.298     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.153     ; 4.298     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.542     ; 4.687     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.189     ; 4.334     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.189     ; 4.334     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.529     ; 4.674     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.155     ; 4.300     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.419     ; 4.557     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.189     ; 4.334     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.702     ; 4.847     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.944     ; 5.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.867     ; 5.012     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.902     ; 5.047     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.902     ; 5.047     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.292     ; 5.437     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.702     ; 4.847     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.920     ; 5.065     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.189     ; 4.334     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.527     ; 4.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.527     ; 4.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.527     ; 4.672     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.542     ; 4.687     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.536     ; 4.681     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.542     ; 4.687     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.183     ; 4.328     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.355    ; 12.500    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.970    ; 13.123    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.586    ; 12.739    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.583    ; 12.736    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.583    ; 12.736    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.955    ; 13.108    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.995    ; 13.148    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.995    ; 13.148    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.725    ; 12.878    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 13.170    ; 13.315    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 13.483    ; 13.628    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.822    ; 12.967    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.355    ; 12.500    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.936    ; 13.081    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.970    ; 13.123    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.955    ; 13.108    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.970    ; 13.123    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.171     ; 3.316     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.609     ; 4.754     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.553     ; 3.698     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.588     ; 3.733     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.545     ; 3.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.588     ; 3.733     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.548     ; 3.693     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.548     ; 3.693     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.921     ; 4.066     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.582     ; 3.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.582     ; 3.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.171     ; 3.316     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.908     ; 4.053     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.171     ; 3.316     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.549     ; 3.694     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.798     ; 3.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.582     ; 3.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.075     ; 4.220     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.307     ; 4.452     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.233     ; 4.378     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.267     ; 4.412     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.267     ; 4.412     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.641     ; 4.786     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.075     ; 4.220     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.284     ; 4.429     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.582     ; 3.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.907     ; 4.052     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.907     ; 4.052     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.907     ; 4.052     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.921     ; 4.066     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.915     ; 4.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.921     ; 4.066     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.576     ; 3.721     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.348     ; 6.493     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.904     ; 7.057     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.535     ; 6.688     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.532     ; 6.685     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.532     ; 6.685     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.889     ; 7.042     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.928     ; 7.081     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.928     ; 7.081     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.668     ; 6.821     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.130     ; 7.275     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.431     ; 7.576     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.796     ; 6.941     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.348     ; 6.493     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.905     ; 7.050     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.903     ; 7.056     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.889     ; 7.042     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.903     ; 7.056     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.997 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 63.88 MHz  ; 63.88 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 128.77 MHz ; 128.77 MHz      ; D5M_PIXLCLK                               ;      ;
; 134.88 MHz ; 134.88 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 180.73 MHz ; 180.73 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
; 200.92 MHz ; 200.92 MHz      ; CLOCK2_50                                 ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.151  ; 0.000         ;
; D5M_PIXLCLK                               ; 10.974 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 11.925 ; 0.000         ;
; CLOCK2_50                                 ; 15.023 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.981 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.266 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.338 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.353 ; 0.000         ;
; CLOCK2_50                                 ; 0.354 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.354 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.666  ; 0.000         ;
; D5M_PIXLCLK                               ; 10.931 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 12.689 ; 0.000         ;
; CLOCK2_50                                 ; 13.854 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 36.082 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 2.040 ; 0.000         ;
; D5M_PIXLCLK                               ; 2.687 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 2.992 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.649 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 4.677 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.679  ; 0.000         ;
; CLOCK2_50                                 ; 9.635  ; 0.000         ;
; CLOCK_50                                  ; 9.799  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; D5M_PIXLCLK                               ; 19.621 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.687 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.709 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.151 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.875     ; 4.923      ;
; 2.151 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.875     ; 4.923      ;
; 2.183 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.898      ;
; 2.183 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.898      ;
; 2.183 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.898      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.858      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.858      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.858      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.866     ; 4.860      ;
; 2.223 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.868     ; 4.858      ;
; 2.257 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.864     ; 4.828      ;
; 2.296 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.861     ; 4.792      ;
; 2.296 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.861     ; 4.792      ;
; 2.313 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.862     ; 4.774      ;
; 2.340 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.871     ; 4.738      ;
; 2.340 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.871     ; 4.738      ;
; 2.340 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.871     ; 4.738      ;
; 2.500 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.586      ;
; 2.500 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.586      ;
; 2.500 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.863     ; 4.586      ;
; 2.586 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.261      ;
; 2.586 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.261      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.243      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.156     ; 7.243      ;
; 2.606 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.236      ;
; 2.606 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.236      ;
; 2.654 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.192      ;
; 2.654 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.153     ; 7.192      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.196      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.196      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.196      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.198      ;
; 2.658 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.196      ;
; 2.665 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.182      ;
; 2.665 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.182      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.149     ; 7.178      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.149     ; 7.178      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.149     ; 7.178      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.147     ; 7.180      ;
; 2.672 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.149     ; 7.178      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.150     ; 7.171      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.150     ; 7.171      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.150     ; 7.171      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.148     ; 7.173      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.150     ; 7.171      ;
; 2.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.163      ;
; 2.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.152     ; 7.163      ;
; 2.692 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.141     ; 7.166      ;
; 2.706 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.148      ;
; 2.712 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.146     ; 7.141      ;
; 2.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.122      ;
; 2.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.122      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.146     ; 7.127      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.146     ; 7.127      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.146     ; 7.127      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.144     ; 7.129      ;
; 2.726 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.146     ; 7.127      ;
; 2.731 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.138     ; 7.130      ;
; 2.731 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.138     ; 7.130      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.117      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.117      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.117      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.119      ;
; 2.737 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.145     ; 7.117      ;
; 2.739 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.103      ;
; 2.739 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.157     ; 7.103      ;
; 2.745 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.142     ; 7.112      ;
; 2.745 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.142     ; 7.112      ;
; 2.748 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.139     ; 7.112      ;
; 2.751 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.143     ; 7.105      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.974 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 8.994      ;
; 13.188 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 6.780      ;
; 16.117 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.090     ; 3.843      ;
; 16.117 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.095     ; 3.838      ;
; 16.117 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.094     ; 3.839      ;
; 16.118 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.128     ; 3.705      ;
; 16.118 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.128     ; 3.705      ;
; 16.118 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.128     ; 3.705      ;
; 16.118 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.128     ; 3.705      ;
; 16.229 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.102     ; 3.719      ;
; 16.229 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.107     ; 3.714      ;
; 16.229 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.106     ; 3.715      ;
; 16.230 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.140     ; 3.581      ;
; 16.230 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.140     ; 3.581      ;
; 16.230 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.140     ; 3.581      ;
; 16.230 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.140     ; 3.581      ;
; 16.386 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.126     ; 3.538      ;
; 16.386 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.131     ; 3.533      ;
; 16.386 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.130     ; 3.534      ;
; 16.387 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.164     ; 3.400      ;
; 16.387 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.164     ; 3.400      ;
; 16.387 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.164     ; 3.400      ;
; 16.387 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.164     ; 3.400      ;
; 16.425 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.087     ; 3.538      ;
; 16.425 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.092     ; 3.533      ;
; 16.425 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.091     ; 3.534      ;
; 16.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.125     ; 3.400      ;
; 16.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.125     ; 3.400      ;
; 16.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.125     ; 3.400      ;
; 16.426 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.125     ; 3.400      ;
; 16.495 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.484      ; 4.008      ;
; 16.498 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.138     ; 3.414      ;
; 16.498 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.143     ; 3.409      ;
; 16.498 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.142     ; 3.410      ;
; 16.499 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.176     ; 3.276      ;
; 16.499 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.176     ; 3.276      ;
; 16.499 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.176     ; 3.276      ;
; 16.499 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.176     ; 3.276      ;
; 16.537 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.099     ; 3.414      ;
; 16.537 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.104     ; 3.409      ;
; 16.537 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.103     ; 3.410      ;
; 16.538 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.137     ; 3.276      ;
; 16.538 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.137     ; 3.276      ;
; 16.538 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.137     ; 3.276      ;
; 16.538 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.137     ; 3.276      ;
; 16.650 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.324      ; 3.693      ;
; 16.710 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.324      ; 3.633      ;
; 16.764 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.304     ; 2.982      ;
; 16.764 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.309     ; 2.977      ;
; 16.764 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.308     ; 2.978      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.132     ; 3.122      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.342     ; 2.844      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.342     ; 2.844      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.342     ; 2.844      ;
; 16.765 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.342     ; 2.844      ;
; 16.766 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.324      ; 3.577      ;
; 16.795 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.324      ; 3.548      ;
; 16.796 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.303     ; 2.951      ;
; 16.796 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.308     ; 2.946      ;
; 16.796 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.307     ; 2.947      ;
; 16.797 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.341     ; 2.813      ;
; 16.797 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.341     ; 2.813      ;
; 16.797 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.341     ; 2.813      ;
; 16.797 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.341     ; 2.813      ;
; 16.846 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.484      ; 3.657      ;
; 16.863 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.484      ; 3.640      ;
; 16.876 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.316     ; 2.858      ;
; 16.876 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.321     ; 2.853      ;
; 16.876 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.320     ; 2.854      ;
; 16.877 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.354     ; 2.720      ;
; 16.877 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.354     ; 2.720      ;
; 16.877 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.354     ; 2.720      ;
; 16.877 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.354     ; 2.720      ;
; 16.882 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; 0.324      ; 3.461      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.887 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.134     ; 2.998      ;
; 16.908 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.315     ; 2.827      ;
; 16.908 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.320     ; 2.822      ;
; 16.908 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.319     ; 2.823      ;
; 16.909 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.353     ; 2.689      ;
; 16.909 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.353     ; 2.689      ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 11.925 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[28][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.499     ; 7.435      ;
; 11.951 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[31][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.501     ; 7.407      ;
; 11.994 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[30][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.520     ; 7.345      ;
; 12.006 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[27][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.508     ; 7.345      ;
; 12.198 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[24][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.494     ; 7.167      ;
; 12.304 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[19][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.508     ; 7.047      ;
; 12.521 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[20][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.480     ; 6.858      ;
; 12.525 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[25][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.519     ; 6.815      ;
; 12.582 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 6.744      ;
; 12.758 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[18][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.515     ; 6.586      ;
; 12.802 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[23][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.502     ; 6.555      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.836 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.552      ;
; 12.843 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[10][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.537     ; 6.479      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 12.896 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.492      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.054 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.334      ;
; 13.064 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[11][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.533     ; 6.262      ;
; 13.075 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.316      ;
; 13.075 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.316      ;
; 13.075 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.316      ;
; 13.078 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[37][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.525     ; 6.256      ;
; 13.083 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.306      ;
; 13.083 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.306      ;
; 13.083 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.306      ;
; 13.083 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.306      ;
; 13.083 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.306      ;
; 13.094 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.296      ;
; 13.094 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.296      ;
; 13.094 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.296      ;
; 13.094 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.296      ;
; 13.094 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.296      ;
; 13.128 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[1][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.526     ; 6.205      ;
; 13.136 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[21][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.524     ; 6.199      ;
; 13.141 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[26][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.506     ; 6.212      ;
; 13.161 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.230      ;
; 13.161 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.230      ;
; 13.161 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.230      ;
; 13.167 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.222      ;
; 13.167 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.222      ;
; 13.167 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.222      ;
; 13.167 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.222      ;
; 13.167 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.222      ;
; 13.178 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.212      ;
; 13.178 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.212      ;
; 13.178 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.212      ;
; 13.178 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.212      ;
; 13.178 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.212      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.199 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.471     ; 6.189      ;
; 13.281 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[45][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.523     ; 6.055      ;
; 13.304 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.087      ;
; 13.304 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.087      ;
; 13.304 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 6.087      ;
; 13.312 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[7][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.536     ; 6.011      ;
; 13.312 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[8][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.536     ; 6.011      ;
; 13.312 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.077      ;
; 13.312 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.077      ;
; 13.312 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.077      ;
; 13.312 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.077      ;
; 13.312 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 6.077      ;
; 13.314 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[12][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.534     ; 6.011      ;
; 13.315 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[15][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.534     ; 6.010      ;
; 13.323 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.067      ;
; 13.323 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.067      ;
; 13.323 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.067      ;
; 13.323 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.067      ;
; 13.323 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.469     ; 6.067      ;
; 13.355 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[2][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.532     ; 5.972      ;
; 13.358 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[22][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.527     ; 5.974      ;
; 13.359 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.535     ; 5.965      ;
; 13.359 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[17][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.535     ; 5.965      ;
; 13.374 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[45][0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.523     ; 5.962      ;
; 13.385 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[4][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.530     ; 5.944      ;
; 13.385 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[13][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 5.931      ;
; 13.438 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[3][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.526     ; 5.895      ;
; 13.443 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[38][0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.543     ; 5.873      ;
; 13.444 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[5][0]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.551     ; 5.864      ;
; 13.456 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 5.935      ;
; 13.456 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 5.935      ;
; 13.456 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.468     ; 5.935      ;
; 13.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 5.925      ;
; 13.464 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.470     ; 5.925      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.023 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 4.954      ;
; 15.061 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 4.916      ;
; 15.313 ; Reset_Delay:u2|Cont[15]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 4.664      ;
; 15.487 ; Reset_Delay:u2|Cont[14]         ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 4.490      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.541 ; Reset_Delay:u2|Cont[12]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.381      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.579 ; Reset_Delay:u2|Cont[13]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.343      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.698 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.214      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.702 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.210      ;
; 15.744 ; Reset_Delay:u2|Cont[8]          ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 4.233      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.763 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.093     ; 4.143      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; Reset_Delay:u2|Cont[28]         ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.782 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.130      ;
; 15.782 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.130      ;
; 15.782 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.130      ;
; 15.782 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.130      ;
; 15.782 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.087     ; 4.130      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 15.981 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.482      ;
; 15.982 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.481      ;
; 15.982 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.481      ;
; 15.983 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.480      ;
; 15.983 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.480      ;
; 15.983 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.480      ;
; 15.984 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.479      ;
; 15.984 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.396     ; 3.479      ;
; 16.738 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.386     ; 2.735      ;
; 17.029 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.386     ; 2.444      ;
; 18.479 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 1.004      ;
; 18.492 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.991      ;
; 18.495 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.988      ;
; 18.772 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.711      ;
; 18.772 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.711      ;
; 18.773 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.710      ;
; 18.773 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.710      ;
; 18.773 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.376     ; 0.710      ;
; 34.467 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.390      ;
; 34.467 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.390      ;
; 34.467 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.390      ;
; 34.467 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.390      ;
; 34.467 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.390      ;
; 34.505 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.352      ;
; 34.505 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.352      ;
; 34.505 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.352      ;
; 34.505 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.352      ;
; 34.505 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.352      ;
; 34.551 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.137     ; 5.311      ;
; 34.589 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.137     ; 5.273      ;
; 34.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.194      ;
; 34.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.194      ;
; 34.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.194      ;
; 34.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.194      ;
; 34.663 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 5.194      ;
; 34.747 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.137     ; 5.115      ;
; 35.167 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.691      ;
; 35.167 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.691      ;
; 35.167 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.691      ;
; 35.167 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.691      ;
; 35.167 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.691      ;
; 35.244 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 4.613      ;
; 35.244 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 4.613      ;
; 35.244 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 4.613      ;
; 35.244 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 4.613      ;
; 35.244 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.142     ; 4.613      ;
; 35.251 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.136     ; 4.612      ;
; 35.309 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.549      ;
; 35.309 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.549      ;
; 35.309 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.549      ;
; 35.309 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.549      ;
; 35.309 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.141     ; 4.549      ;
; 35.328 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.137     ; 4.534      ;
; 35.393 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.136     ; 4.470      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.646 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.269      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.684 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.231      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.842 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 4.073      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 35.987 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.084     ; 3.928      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.072 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.851      ;
; 36.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.813      ;
; 36.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.813      ;
; 36.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.813      ;
; 36.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.076     ; 3.813      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.397      ; 0.834      ;
; 0.295 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 0.965      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 0.968      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 0.968      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 0.969      ;
; 0.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 1.007      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.389 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.659      ;
; 0.410 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.623      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.639      ;
; 0.426 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.640      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.641      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.397      ; 0.996      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.644      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.641      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.641      ;
; 0.433 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.647      ;
; 0.438 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.651      ;
; 0.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.664      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.659      ;
; 0.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.661      ;
; 0.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.661      ;
; 0.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.680      ;
; 0.527 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.741      ;
; 0.541 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.093      ; 0.805      ;
; 0.548 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.763      ;
; 0.550 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 0.977      ;
; 0.550 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.765      ;
; 0.552 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 0.979      ;
; 0.552 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.767      ;
; 0.553 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.768      ;
; 0.574 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.786      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.789      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.791      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.579 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.792      ;
; 0.580 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.794      ;
; 0.586 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.801      ;
; 0.589 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.804      ;
; 0.597 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.080      ; 0.848      ;
; 0.601 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.797      ;
; 0.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.825      ;
; 0.614 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.826      ;
; 0.615 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.196      ; 0.982      ;
; 0.618 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.080      ; 0.869      ;
; 0.620 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.834      ;
; 0.624 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.820      ;
; 0.626 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.840      ;
; 0.629 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.847      ;
; 0.632 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.811      ;
; 0.633 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.633 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.037      ; 0.842      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.007      ; 0.812      ;
; 0.634 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.634 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.848      ;
; 0.636 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.855      ;
; 0.638 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.850      ;
; 0.642 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.852      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.640      ;
; 0.395 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; VGA_Controller:u1|fore_color_r[16]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; VGA_Controller:u1|fore_color_r[13]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; VGA_Controller:u1|fore_color_r[18]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; VGA_Controller:u1|fore_color_r[12]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.640      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.646      ;
; 0.407 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.648      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.655      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.657      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.660      ;
; 0.421 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.662      ;
; 0.440 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.971      ;
; 0.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.978      ;
; 0.448 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.322      ; 0.971      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.980      ;
; 0.452 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.331      ; 0.984      ;
; 0.453 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.694      ;
; 0.462 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.330      ; 0.993      ;
; 0.490 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.734      ;
; 0.491 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.322      ; 1.014      ;
; 0.492 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.735      ;
; 0.506 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.749      ;
; 0.508 ; VGA_Controller:u1|fore_color_r[4]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.752      ;
; 0.509 ; VGA_Controller:u1|fore_color_r[2]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.751      ;
; 0.515 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.756      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.088      ; 0.792      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.781      ;
; 0.539 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.782      ;
; 0.541 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.784      ;
; 0.547 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.790      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.793      ;
; 0.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.798      ;
; 0.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.806      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.812      ;
; 0.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.814      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.826      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.831      ;
; 0.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.073      ; 0.838      ;
; 0.602 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; VGA_Controller:u1|fore_color_r[7]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|fore_color_r[5]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.604 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.068      ; 0.843      ;
; 0.605 ; VGA_Controller:u1|fore_color_r[9]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; VGA_Controller:u1|fore_color_r[14]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA_Controller:u1|fore_color_r[3]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 0.947      ;
; 0.358 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.068      ; 0.597      ;
; 0.366 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 0.971      ;
; 0.367 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.372 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 0.961      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.389      ; 0.972      ;
; 0.387 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.390      ; 0.978      ;
; 0.392 ; Sdram_Control:u7|mDATAOUT[25]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.390      ; 0.983      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.434      ; 1.003      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.642      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 0.991      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.412 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.393      ; 1.006      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ; Sdram_Control:u7|command:u_command|do_reada                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.657      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.388      ; 1.011      ;
; 0.423 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
; 0.436 ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.677      ;
; 0.437 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.330      ; 0.968      ;
; 0.439 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.330      ; 0.970      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 0.597      ;
; 0.366 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.403 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.643      ;
; 0.552 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.792      ;
; 0.552 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.792      ;
; 0.553 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.793      ;
; 0.583 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.593 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.594 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.835      ;
; 0.595 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.835      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.848      ;
; 0.615 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.855      ;
; 0.620 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.861      ;
; 0.806 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.047      ;
; 0.870 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.111      ;
; 0.873 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.114      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.116      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.117      ;
; 0.877 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 1.113      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.391 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.633      ;
; 0.394 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.400 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.644      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.417 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.436 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.514 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.756      ;
; 0.516 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.519 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.525 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.767      ;
; 0.534 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.776      ;
; 0.536 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.778      ;
; 0.538 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.780      ;
; 0.538 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.780      ;
; 0.548 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.793      ;
; 0.558 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.572 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.574 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.815      ;
; 0.574 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.815      ;
; 0.580 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.823      ;
; 0.584 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.828      ;
; 0.587 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.595 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.839      ;
; 0.605 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.615 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.857      ;
; 0.619 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.622 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.623 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.628 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.871      ;
; 0.639 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.881      ;
; 0.640 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.881      ;
; 0.642 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.643 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.885      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.651 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.893      ;
; 0.652 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.653 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.895      ;
; 0.657 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.669 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.911      ;
; 0.677 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.919      ;
; 0.699 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.940      ;
; 0.703 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.735 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.747 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.560     ; 3.655      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.562     ; 3.652      ;
; 3.752 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.555     ; 3.673      ;
; 3.754 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.557     ; 3.669      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.795     ; 3.281      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.796     ; 3.280      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.873 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.792     ; 3.284      ;
; 3.874 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.794     ; 3.281      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                        ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 10.931 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.191     ; 8.867      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.179 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.151     ; 8.659      ;
; 11.222 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 8.597      ;
; 11.222 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 8.597      ;
; 11.222 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 8.597      ;
; 11.222 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 8.597      ;
; 11.222 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.170     ; 8.597      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.246 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.168     ; 8.575      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.348 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.065     ; 8.576      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 11.388 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.021      ; 8.622      ;
; 14.880 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.640     ; 4.469      ;
; 14.880 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.640     ; 4.469      ;
; 14.880 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.640     ; 4.469      ;
; 14.880 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.640     ; 4.469      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 14.895 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.627     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.063 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.459     ; 4.467      ;
; 15.211 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.317     ; 4.461      ;
; 15.489 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.033     ; 4.467      ;
; 15.489 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.033     ; 4.467      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                     ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.499 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.021     ; 4.469      ;
; 15.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.781     ; 3.265      ;
; 15.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.781     ; 3.265      ;
; 15.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.781     ; 3.265      ;
; 15.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.781     ; 3.265      ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                             ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.689 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 4.407      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.866     ; 4.393      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.868     ; 4.391      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.868     ; 4.391      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.868     ; 4.391      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.868     ; 4.391      ;
; 12.690 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 4.405      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][8]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][9]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][10]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][11]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.877     ; 4.381      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.861     ; 4.397      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 4.391      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][12]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 4.389      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 4.389      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][13]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[11][13] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.871     ; 4.387      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][13]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.871     ; 4.387      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][14]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.871     ; 4.387      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][14]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][14]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 4.385      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 4.389      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 4.389      ;
; 12.691 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][15]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.871     ; 4.387      ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.854 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.110     ; 6.035      ;
; 13.992 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.051     ; 5.956      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.804 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.149      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.807 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.146      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.818 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.129      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 5.065      ;
; 14.918 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.008     ; 5.073      ;
; 14.922 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.008     ; 5.069      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.956 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.991      ;
; 14.960 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.987      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 36.082 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.160     ; 3.757      ;
; 36.082 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.160     ; 3.757      ;
; 36.082 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.160     ; 3.757      ;
; 36.082 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.160     ; 3.757      ;
; 36.082 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.160     ; 3.757      ;
; 36.083 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.155     ; 3.761      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.447      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.094     ; 3.445      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.093     ; 3.446      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.447      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.447      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.447      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.447      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 3.448      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.443      ;
; 36.460 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.090     ; 3.449      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.096     ; 3.442      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.436      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.439      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.437      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
; 36.461 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.040 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 2.402      ;
; 2.103 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 2.465      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.241 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.507      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 2.297 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.563      ;
; 3.036 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.396      ;
; 3.148 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.508      ;
; 3.203 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.563      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.237 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.501      ;
; 3.274 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.634      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.349 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.613      ;
; 3.361 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.721      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.379 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.643      ;
; 3.415 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.189      ; 3.775      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
; 3.475 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 3.739      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.687 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.198      ; 3.086      ;
; 2.687 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.191      ; 3.079      ;
; 2.687 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.191      ; 3.079      ;
; 2.687 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.198      ; 3.086      ;
; 2.696 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.080      ;
; 2.696 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.183      ; 3.080      ;
; 2.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.182      ; 3.081      ;
; 2.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.182      ; 3.081      ;
; 2.698 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.182      ; 3.081      ;
; 2.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.019      ; 3.068      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.016      ; 3.069      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.872 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.003      ; 3.076      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.016     ; 3.068      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 3.069      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 3.069      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 3.069      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 3.069      ;
; 2.883 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.015     ; 3.069      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.121     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.059 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.181     ; 3.079      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.196     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.122 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.243     ; 3.080      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.125 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.256     ; 3.070      ;
; 3.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.300     ; 3.079      ;
; 3.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.300     ; 3.079      ;
; 3.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.300     ; 3.079      ;
; 3.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.300     ; 3.079      ;
; 3.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.300     ; 3.079      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.274 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.399     ; 3.076      ;
; 3.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.602     ; 3.086      ;
; 3.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.602     ; 3.086      ;
; 3.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.602     ; 3.086      ;
; 3.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.602     ; 3.086      ;
; 3.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.602     ; 3.086      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.215      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.215      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.215      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.215      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.214      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 3.212      ;
; 2.992 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.216      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.218      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.208      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 3.212      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 3.200      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 3.201      ;
; 2.993 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.219      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.209      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.209      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.218      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
; 2.994 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.217      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.649 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.832     ; 3.088      ;
; 4.649 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.832     ; 3.088      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.692 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.890     ; 3.073      ;
; 4.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.922     ; 3.077      ;
; 4.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.922     ; 3.077      ;
; 4.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.904     ; 3.100      ;
; 4.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.904     ; 3.100      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.073 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.257     ; 3.088      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.254     ; 3.091      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.261     ; 3.084      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.261     ; 3.084      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.255     ; 3.090      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.264     ; 3.082      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.264     ; 3.082      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.264     ; 3.082      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.264     ; 3.082      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.264     ; 3.082      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.285     ; 3.075      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
; 5.089 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.284     ; 3.076      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.677 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.865     ; 3.083      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 4.680 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.869     ; 3.082      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.256     ; 3.089      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.074 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.255     ; 3.090      ;
; 5.075 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.263     ; 3.083      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.274     ; 3.092      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.265     ; 3.101      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.274     ; 3.092      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.274     ; 3.092      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.274     ; 3.092      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.274     ; 3.092      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.273     ; 3.093      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.095 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.272     ; 3.094      ;
; 5.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.006     ; 3.457      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.174 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.011     ; 3.431      ;
; 5.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.015     ; 3.470      ;
; 5.195 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.020     ; 3.443      ;
; 5.195 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.020     ; 3.443      ;
; 5.195 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.020     ; 3.443      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ;
; 4.683 ; 4.901        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[16]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[17]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[19]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[4]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[5]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.782 ; 9.782        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                      ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.621 ; 19.854       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.622 ; 19.855       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.645 ; 19.878       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.645 ; 19.878       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.646 ; 19.879       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.655 ; 19.888       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 19.657 ; 19.890       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 19.658 ; 19.891       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 19.661 ; 19.894       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 19.661 ; 19.894       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 19.661 ; 19.894       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 19.661 ; 19.894       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 19.662 ; 19.895       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 19.662 ; 19.895       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 19.663 ; 19.896       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 19.663 ; 19.896       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 19.664 ; 19.897       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 19.664 ; 19.897       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 19.665 ; 19.898       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 19.667 ; 19.900       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 19.668 ; 19.901       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 19.671 ; 19.904       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 19.671 ; 19.904       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 19.671 ; 19.904       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 19.671 ; 19.904       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 19.680 ; 19.913       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 19.681 ; 19.914       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 19.682 ; 19.915       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 19.683 ; 19.916       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 19.684 ; 19.917       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 19.685 ; 19.918       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 19.685 ; 19.918       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 19.685 ; 19.918       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 19.685 ; 19.918       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 19.685 ; 19.918       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                            ;
; 19.688 ; 19.921       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 19.688 ; 19.921       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 19.688 ; 19.921       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 19.688 ; 19.921       ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 19.690 ; 19.908       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 19.700 ; 19.918       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 19.702 ; 19.920       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ;
; 19.702 ; 19.920       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ;
; 19.702 ; 19.920       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ;
; 19.702 ; 19.920       ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ;
; 19.709 ; 19.895       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 19.721 ; 19.907       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 19.721 ; 19.907       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 19.721 ; 19.907       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 19.721 ; 19.907       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 19.721 ; 19.907       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ;
; 19.724 ; 19.910       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 19.725 ; 19.911       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 19.726 ; 19.912       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ;
; 19.726 ; 19.912       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ;
; 19.726 ; 19.912       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ;
; 19.726 ; 19.912       ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.687 ; 19.905       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.704 ; 19.922       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][10]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][11]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][12]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][13]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][14]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][15]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][8]                                                                                                                                                      ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[0][9]                                                                                                                                                      ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][0]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][10]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][11]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][12]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][1]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][2]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][3]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][4]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][5]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][6]                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.580 ; 3.987 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.580 ; 3.987 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.587 ; 2.904 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.587 ; 2.904 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 3.094 ; 3.350 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.378 ; 2.712 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.465 ; 2.732 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.187 ; 2.540 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.685 ; 1.955 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.602 ; 2.969 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.546 ; 2.914 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.336 ; 2.669 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.846 ; 2.161 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.215 ; 2.464 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.864 ; 2.178 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.246 ; 2.493 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 3.094 ; 3.350 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.092 ; 2.397 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.708 ; 2.009 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 6.045 ; 6.214 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 6.045 ; 6.214 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.354 ; 2.703 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 5.179 ; 5.704 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.190 ; 5.583 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 5.086 ; 5.434 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 5.008 ; 5.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.931 ; 5.280 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 5.081 ; 5.428 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.947 ; 5.268 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.663 ; 5.022 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.896 ; 5.247 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.104 ; 4.382 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.314 ; 4.607 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.132 ; 5.497 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 3.287 ; 3.625 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 3.665 ; 3.989 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 3.332 ; 3.668 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 4.996 ; 5.346 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 4.966 ; 5.302 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 4.959 ; 5.304 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.040 ; 5.424 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.190 ; 5.583 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 4.941 ; 5.306 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.093 ; 5.464 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 4.494 ; 4.830 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 3.456 ; 3.765 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 4.499 ; 4.831 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 3.847 ; 4.155 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 3.237 ; 3.575 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 3.757 ; 4.044 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.971 ; 8.454 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 7.971 ; 8.454 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 5.718 ; 6.057 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 5.718 ; 6.057 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 5.406 ; 5.832 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 4.980 ; 5.400 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 4.435 ; 4.805 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 4.674 ; 5.045 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.449 ; 4.823 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 4.558 ; 4.965 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 4.463 ; 4.845 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 4.586 ; 4.913 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 4.632 ; 4.983 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.795 ; 5.152 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.119 ; 4.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.206 ; 4.548 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.318 ; 4.644 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.342 ; 4.643 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.386 ; 4.720 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 4.702 ; 5.047 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.520 ; 4.900 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 4.980 ; 5.400 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 9.412 ; 9.827 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 9.412 ; 9.827 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.772 ; -2.128 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.772 ; -2.128 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.167 ; -1.454 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.167 ; -1.454 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.290 ; -1.546 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.975 ; -2.293 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -2.077 ; -2.338 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.772 ; -2.109 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.290 ; -1.546 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.208 ; -2.566 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.139 ; -2.490 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.935 ; -2.252 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.468 ; -1.768 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.819 ; -2.055 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.485 ; -1.784 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.852 ; -2.087 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.662 ; -2.905 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.708 ; -1.998 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.331 ; -1.617 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -1.848 ; -2.176 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -5.448 ; -5.605 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -1.848 ; -2.176 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -4.545 ; -5.045 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -2.534 ; -2.853 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -4.324 ; -4.660 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -4.236 ; -4.570 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -4.161 ; -4.490 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -4.320 ; -4.655 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -4.178 ; -4.480 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -3.904 ; -4.243 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -4.128 ; -4.459 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -3.368 ; -3.629 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -3.585 ; -3.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -4.368 ; -4.720 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.585 ; -2.904 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.950 ; -3.255 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.631 ; -2.947 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.224 ; -4.554 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.195 ; -4.511 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -4.188 ; -4.513 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.267 ; -4.629 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -4.423 ; -4.802 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.170 ; -4.514 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -4.330 ; -4.687 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -3.741 ; -4.059 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -2.747 ; -3.037 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -3.747 ; -4.059 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -3.135 ; -3.432 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.534 ; -2.853 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -3.036 ; -3.305 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -6.146 ; -6.606 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -6.146 ; -6.606 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.377 ; -4.747 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -4.846 ; -5.197 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -4.377 ; -4.747 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.390 ; -3.690 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -3.670 ; -4.017 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -3.918 ; -4.274 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -3.684 ; -4.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -3.788 ; -4.171 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -3.696 ; -4.055 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -3.833 ; -4.147 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -3.879 ; -4.214 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -4.013 ; -4.350 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -3.390 ; -3.690 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -3.442 ; -3.751 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -3.581 ; -3.889 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -3.604 ; -3.888 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -3.645 ; -3.962 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -3.917 ; -4.229 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -3.739 ; -4.089 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.184 ; -4.568 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -6.863 ; -7.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -6.863 ; -7.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 13.159 ; 12.776 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.795  ; 7.584  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 12.876 ; 12.477 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 7.551  ; 7.542  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 7.824  ; 7.720  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 9.027  ; 8.861  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.925  ; 8.825  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 11.654 ; 11.378 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 11.999 ; 11.639 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.666  ; 9.482  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 11.798 ; 11.593 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 12.876 ; 12.477 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 8.154  ; 8.648  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 6.226  ; 5.978  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.226  ; 5.978  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.241  ; 4.970  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.780  ; 4.561  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.999  ; 5.809  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.120  ; 4.829  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.122  ; 4.928  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 4.547  ; 4.461  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.755  ; 5.504  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 4.890  ; 4.735  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 4.838  ; 4.664  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 5.107  ; 4.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.520  ; 5.256  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 5.569  ; 5.437  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.528  ; 4.425  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.569  ; 5.437  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 4.964  ; 4.737  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.000  ; 5.794  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.335  ; 5.105  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 15.264 ; 14.652 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 8.827  ; 8.729  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 10.150 ; 9.986  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.738  ; 9.603  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.099 ; 9.876  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 12.251 ; 11.990 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 10.207 ; 9.989  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.633  ; 9.562  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 10.043 ; 9.835  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 12.053 ; 11.740 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.819  ; 9.809  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 9.388  ; 9.205  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 9.349  ; 9.311  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 11.800 ; 11.438 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 9.563  ; 9.371  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 12.399 ; 12.030 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 10.161 ; 9.974  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.204 ; 10.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 14.260 ; 13.751 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 11.151 ; 10.937 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 15.264 ; 14.652 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 11.471 ; 11.280 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 11.430 ; 11.166 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 12.312 ; 11.770 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 9.709  ; 9.612  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 12.757 ; 12.411 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.605  ; 9.514  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 11.493 ; 11.309 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 10.407 ; 10.130 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 13.194 ; 12.788 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 10.607 ; 10.367 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 10.820 ; 10.522 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 9.522  ; 9.471  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 5.970  ; 5.634  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.970  ; 5.634  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.726  ; 3.613  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.736  ; 5.577  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 5.528  ; 5.460  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 4.984  ; 4.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 4.768  ; 4.591  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.370 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.659  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.642  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 10.224 ; 10.730 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.200  ; 9.073  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 10.224 ; 10.139 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 6.809  ; 6.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.797  ; 9.373  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 7.607  ; 7.590  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 10.173 ; 10.730 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 7.809  ; 7.955  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 7.841  ; 7.438  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 6.587  ; 6.513  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.355  ; 6.266  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 6.138  ; 6.055  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 7.841  ; 7.438  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.247  ; 6.665  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.246  ; 5.978  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.306  ; 4.110  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.513  ; 4.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.430  ; 4.255  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.405  ; 4.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.142  ; 3.962  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.205  ; 4.034  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.370  ; 4.160  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.213  ; 4.078  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.247  ; 6.665  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.477  ; 4.260  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.351  ; 5.106  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.945  ; 5.449  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.634  ; 4.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.325  ; 4.177  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.482  ; 6.031  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.012  ; 5.739  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.834  ; 3.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 3.853  ; 3.715  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.771  ; 6.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 13.164 ; 12.705 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 12.466 ; 12.132 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 12.711 ; 12.276 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 11.474 ; 11.362 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 12.412 ; 12.135 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 10.627 ; 10.380 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 12.269 ; 11.944 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.745 ; 11.396 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 10.655 ; 10.556 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 11.182 ; 10.887 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 10.726 ; 10.438 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 11.580 ; 11.299 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.418 ; 11.069 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.002 ; 10.740 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 12.891 ; 12.549 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 13.164 ; 12.705 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 11.263 ; 11.033 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 11.792 ; 12.261 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 6.681  ; 6.464  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.151  ; 5.998  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 6.563  ; 6.312  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 6.681  ; 6.464  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.625  ; 5.506  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.214  ; 6.084  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 6.044  ; 5.809  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 5.184  ; 5.160  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.759  ; 5.551  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.914  ; 4.690  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 6.055  ; 5.871  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 6.055  ; 5.871  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.845  ; 4.715  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.917  ; 4.804  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.216  ; 5.090  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 5.166  ; 5.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.987  ; 4.869  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.798  ; 5.600  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.171  ; 5.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.040  ; 4.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.093  ; 7.803  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.031  ; 6.772  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.289  ; 6.944  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.125  ; 6.837  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.172  ; 6.026  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.093  ; 7.762  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 6.586  ; 6.316  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 8.024  ; 7.803  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.824  ; 5.669  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 4.941  ; 4.818  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 12.653 ; 12.282 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 7.505  ; 7.299  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.269  ; 7.260  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 7.269  ; 7.260  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 7.531  ; 7.430  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 8.688  ; 8.528  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.591  ; 8.494  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 11.209 ; 10.943 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 11.541 ; 11.195 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.301  ; 9.123  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 11.349 ; 11.151 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 12.381 ; 11.998 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 7.478  ; 7.970  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 3.959  ; 3.872  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.573  ; 5.331  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 4.628  ; 4.363  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.182  ; 3.968  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.357  ; 5.171  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 4.512  ; 4.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.513  ; 4.323  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.959  ; 3.872  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.119  ; 4.874  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 4.291  ; 4.138  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 4.242  ; 4.070  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 4.497  ; 4.339  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 4.897  ; 4.639  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.940  ; 3.838  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 3.940  ; 3.838  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 4.943  ; 4.811  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 4.362  ; 4.140  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.357  ; 5.155  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 4.719  ; 4.493  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.582  ; 6.363  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 6.582  ; 6.363  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 7.803  ; 7.567  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 7.119  ; 6.873  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 7.700  ; 7.377  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.646  ; 9.289  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 8.038  ; 7.721  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 6.876  ; 6.774  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 7.485  ; 7.183  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 9.331  ; 8.927  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 7.137  ; 6.991  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 6.749  ; 6.552  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 6.710  ; 6.581  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 9.126  ; 8.720  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 6.966  ; 6.674  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 9.677  ; 9.221  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 7.558  ; 7.274  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.598  ; 7.372  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 11.487 ; 10.879 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 8.384  ; 8.123  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 12.108 ; 11.502 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 8.641  ; 8.371  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 8.522  ; 8.283  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 9.656  ; 9.025  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 7.112  ; 6.915  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 10.396 ; 9.958  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 7.258  ; 7.052  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 9.278  ; 9.019  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 8.086  ; 7.786  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 10.620 ; 10.101 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 8.090  ; 7.757  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 8.204  ; 7.903  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 7.082  ; 6.932  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 3.174  ; 3.061  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.330  ; 5.002  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 3.174  ; 3.061  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.105  ; 4.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 4.900  ; 4.831  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 4.382  ; 4.154  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 4.175  ; 4.001  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.870 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.160  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.142  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 5.843  ; 5.618  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 7.903  ; 7.854  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 8.562  ; 8.619  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 5.843  ; 5.618  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 8.472  ; 8.058  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 6.606  ; 6.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 8.715  ; 9.116  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 6.732  ; 6.873  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 5.491  ; 5.407  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 5.918  ; 5.844  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 5.699  ; 5.610  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 5.491  ; 5.407  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 7.195  ; 6.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.276  ; 3.141  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 5.593  ; 5.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 3.730  ; 3.538  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.930  ; 3.766  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 3.848  ; 3.677  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 3.826  ; 3.620  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 3.573  ; 3.396  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 3.634  ; 3.465  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 3.793  ; 3.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 3.642  ; 3.508  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.624  ; 6.048  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 3.897  ; 3.685  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.737  ; 4.497  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.375  ; 4.882  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 4.048  ; 3.897  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 3.750  ; 3.604  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 5.891  ; 5.440  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.369  ; 5.103  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 3.276  ; 3.141  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 3.295  ; 3.158  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.167  ; 5.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.245  ; 5.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 7.209  ; 6.785  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 7.441  ; 6.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.202  ; 5.958  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 7.190  ; 6.883  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.459  ; 5.219  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 6.794  ; 6.435  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 5.863  ; 5.636  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.245  ; 5.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.340  ; 6.069  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.770  ; 5.536  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.464  ; 6.104  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.763  ; 6.476  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.071  ; 5.858  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.710  ; 7.415  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 6.975  ; 6.677  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 5.854  ; 5.679  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 6.343  ; 6.662  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.572  ; 4.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 5.503  ; 5.352  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 5.899  ; 5.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 6.011  ; 5.798  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.998  ; 4.880  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 5.563  ; 5.435  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.399  ; 5.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 4.572  ; 4.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 5.125  ; 4.922  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.313  ; 4.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.247  ; 4.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 5.408  ; 5.228  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 4.247  ; 4.118  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.316  ; 4.204  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 4.602  ; 4.477  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 4.556  ; 4.393  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.385  ; 4.268  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 5.162  ; 4.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 4.561  ; 4.406  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 4.433  ; 4.274  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 5.186  ; 5.035  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 6.346  ; 6.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.593  ; 6.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.437  ; 6.157  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.521  ; 5.377  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 7.365  ; 7.043  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.919  ; 5.655  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 7.299  ; 7.083  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.186  ; 5.035  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 4.340  ; 4.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.742 ;    ;    ; 8.133 ;
; SW[1]      ; LEDR[1]     ; 7.559 ;    ;    ; 7.939 ;
; SW[2]      ; LEDR[2]     ; 7.741 ;    ;    ; 8.074 ;
; SW[3]      ; LEDR[3]     ; 7.589 ;    ;    ; 7.865 ;
; SW[4]      ; LEDR[4]     ; 7.507 ;    ;    ; 7.863 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.694 ;    ;    ; 8.095 ;
; SW[8]      ; LEDR[8]     ; 7.926 ;    ;    ; 8.317 ;
; SW[9]      ; LEDR[9]     ; 8.737 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.297 ;    ;    ; 8.703 ;
; SW[11]     ; LEDR[11]    ; 8.255 ;    ;    ; 8.646 ;
; SW[12]     ; LEDR[12]    ; 8.220 ;    ;    ; 8.592 ;
; SW[13]     ; LEDR[13]    ; 7.937 ;    ;    ; 8.345 ;
; SW[14]     ; LEDR[14]    ; 7.933 ;    ;    ; 8.343 ;
; SW[15]     ; LEDR[15]    ; 9.377 ;    ;    ; 9.824 ;
; SW[16]     ; LEDR[16]    ; 7.954 ;    ;    ; 8.368 ;
; SW[17]     ; LEDR[17]    ; 7.923 ;    ;    ; 8.323 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.463 ;    ;    ; 7.839 ;
; SW[1]      ; LEDR[1]     ; 7.285 ;    ;    ; 7.650 ;
; SW[2]      ; LEDR[2]     ; 7.460 ;    ;    ; 7.780 ;
; SW[3]      ; LEDR[3]     ; 7.313 ;    ;    ; 7.579 ;
; SW[4]      ; LEDR[4]     ; 7.234 ;    ;    ; 7.577 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.414 ;    ;    ; 7.801 ;
; SW[8]      ; LEDR[8]     ; 7.636 ;    ;    ; 8.012 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 7.992 ;    ;    ; 8.383 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.918 ;    ;    ; 8.276 ;
; SW[13]     ; LEDR[13]    ; 7.646 ;    ;    ; 8.039 ;
; SW[14]     ; LEDR[14]    ; 7.642 ;    ;    ; 8.036 ;
; SW[15]     ; LEDR[15]    ; 9.076 ;    ;    ; 9.508 ;
; SW[16]     ; LEDR[16]    ; 7.662 ;    ;    ; 8.060 ;
; SW[17]     ; LEDR[17]    ; 7.632 ;    ;    ; 8.017 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.524  ; 3.359  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.917  ; 4.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.886  ; 3.721  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.914  ; 3.749  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.898  ; 3.733  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.914  ; 3.749  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.883  ; 3.718  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.883  ; 3.718  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.246  ; 4.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.913  ; 3.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.913  ; 3.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.524  ; 3.359  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.233  ; 4.068  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.524  ; 3.359  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.886  ; 3.721  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.161  ; 4.031  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.913  ; 3.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.399  ; 4.234  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.593  ; 4.428  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.522  ; 4.357  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.554  ; 4.389  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.554  ; 4.389  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.915  ; 4.750  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.399  ; 4.234  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.570  ; 4.405  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.913  ; 3.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.231  ; 4.066  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.231  ; 4.066  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.231  ; 4.066  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.246  ; 4.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.238  ; 4.073  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.246  ; 4.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.909  ; 3.744  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 11.552 ; 11.387 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.179 ; 12.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 11.821 ; 11.676 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 11.817 ; 11.672 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 11.817 ; 11.672 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.166 ; 12.021 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.254 ; 12.109 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.254 ; 12.109 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.005 ; 11.860 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 12.358 ; 12.193 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 12.659 ; 12.494 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.023 ; 11.858 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 11.552 ; 11.387 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.121 ; 11.956 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.179 ; 12.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.166 ; 12.021 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.179 ; 12.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.002 ; 2.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.338 ; 4.173 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.349 ; 3.184 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.376 ; 3.211 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.360 ; 3.195 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.376 ; 3.211 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.346 ; 3.181 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.346 ; 3.181 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.694 ; 3.529 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.375 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.375 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.002 ; 2.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.682 ; 3.517 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.002 ; 2.837 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.349 ; 3.184 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.609 ; 3.479 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.375 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.841 ; 3.676 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.028 ; 3.863 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.960 ; 3.795 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.991 ; 3.826 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.991 ; 3.826 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.337 ; 4.172 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.841 ; 3.676 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.006 ; 3.841 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.375 ; 3.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.680 ; 3.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.680 ; 3.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.680 ; 3.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.694 ; 3.529 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.687 ; 3.522 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.694 ; 3.529 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.371 ; 3.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.003 ; 5.838 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.566 ; 6.421 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.223 ; 6.078 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.218 ; 6.073 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.218 ; 6.073 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.554 ; 6.409 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.638 ; 6.493 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.638 ; 6.493 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.400 ; 6.255 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.776 ; 6.611 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.065 ; 6.900 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.454 ; 6.289 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.003 ; 5.838 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.549 ; 6.384 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.567 ; 6.422 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.554 ; 6.409 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.567 ; 6.422 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.383     ; 3.548     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.740     ; 4.905     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.742     ; 3.907     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.775     ; 3.940     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.735     ; 3.900     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.775     ; 3.940     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.735     ; 3.900     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.735     ; 3.900     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.090     ; 4.255     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.771     ; 3.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.771     ; 3.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.383     ; 3.548     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.080     ; 4.245     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.383     ; 3.548     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.738     ; 3.903     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.043     ; 4.173     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.771     ; 3.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.225     ; 4.390     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.447     ; 4.612     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.374     ; 4.539     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.409     ; 4.574     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.409     ; 4.574     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.765     ; 4.930     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.225     ; 4.390     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.425     ; 4.590     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.771     ; 3.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.077     ; 4.242     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.077     ; 4.242     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.077     ; 4.242     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.090     ; 4.255     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.083     ; 4.248     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.090     ; 4.255     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.763     ; 3.928     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 11.100    ; 11.265    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 11.727    ; 11.872    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 11.370    ; 11.515    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 11.366    ; 11.511    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 11.366    ; 11.511    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 11.712    ; 11.857    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 11.732    ; 11.877    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 11.732    ; 11.877    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 11.490    ; 11.635    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 11.836    ; 12.001    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 12.118    ; 12.283    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 11.518    ; 11.683    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 11.100    ; 11.265    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 11.623    ; 11.788    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 11.726    ; 11.871    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 11.712    ; 11.857    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 11.726    ; 11.871    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.859     ; 3.024     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.162     ; 4.327     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.204     ; 3.369     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.236     ; 3.401     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.198     ; 3.363     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.236     ; 3.401     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.197     ; 3.362     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.197     ; 3.362     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.538     ; 3.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.232     ; 3.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.232     ; 3.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.859     ; 3.024     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.529     ; 3.694     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.859     ; 3.024     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.201     ; 3.366     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.491     ; 3.621     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.232     ; 3.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.668     ; 3.833     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.881     ; 4.046     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.811     ; 3.976     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.844     ; 4.009     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.844     ; 4.009     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.186     ; 4.351     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.668     ; 3.833     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.860     ; 4.025     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.232     ; 3.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.525     ; 3.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.525     ; 3.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.525     ; 3.690     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.538     ; 3.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.532     ; 3.697     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.538     ; 3.703     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.224     ; 3.389     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.698     ; 5.863     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.262     ; 6.407     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.920     ; 6.065     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.916     ; 6.061     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.916     ; 6.061     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.248     ; 6.393     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.267     ; 6.412     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.267     ; 6.412     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.035     ; 6.180     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.404     ; 6.569     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.675     ; 6.840     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.099     ; 6.264     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.698     ; 5.863     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.199     ; 6.364     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.261     ; 6.406     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.248     ; 6.393     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.261     ; 6.406     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.438 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.270  ; 0.000         ;
; D5M_PIXLCLK                               ; 15.014 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 15.397 ; 0.000         ;
; CLOCK2_50                                 ; 17.318 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 17.594 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.108 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.150 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.172 ; 0.000         ;
; CLOCK2_50                                 ; 0.181 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.181 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 6.149  ; 0.000         ;
; D5M_PIXLCLK                               ; 14.390 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 15.549 ; 0.000         ;
; CLOCK2_50                                 ; 16.436 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 37.686 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 1.049 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1.743 ; 0.000         ;
; D5M_PIXLCLK                               ; 1.746 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.818 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 2.827 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.758  ; 0.000         ;
; CLOCK2_50                                 ; 9.272  ; 0.000         ;
; CLOCK_50                                  ; 9.400  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; D5M_PIXLCLK                               ; 19.136 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.760 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.780 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.270 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.842     ; 2.825      ;
; 5.270 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.842     ; 2.825      ;
; 5.304 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.800      ;
; 5.304 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.800      ;
; 5.304 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.800      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.331 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.831     ; 2.775      ;
; 5.333 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.771      ;
; 5.333 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.771      ;
; 5.333 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.771      ;
; 5.333 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.833     ; 2.771      ;
; 5.352 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.829     ; 2.756      ;
; 5.388 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.828     ; 2.721      ;
; 5.388 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.828     ; 2.721      ;
; 5.400 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.828     ; 2.709      ;
; 5.406 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.837     ; 2.694      ;
; 5.406 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.837     ; 2.694      ;
; 5.406 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.837     ; 2.694      ;
; 5.479 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.830     ; 2.628      ;
; 5.479 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.830     ; 2.628      ;
; 5.479 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.830     ; 2.628      ;
; 5.763 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.835     ; 2.339      ;
; 5.777 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.084      ;
; 5.777 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.084      ;
; 5.802 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 4.071      ;
; 5.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 4.046      ;
; 5.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.826 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 4.046      ;
; 5.827 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 4.043      ;
; 5.827 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 4.043      ;
; 5.827 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 4.043      ;
; 5.827 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 4.043      ;
; 5.839 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 4.035      ;
; 5.843 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.018      ;
; 5.843 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.018      ;
; 5.843 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 4.020      ;
; 5.843 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 4.020      ;
; 5.845 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 4.030      ;
; 5.845 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.016      ;
; 5.845 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.126     ; 4.016      ;
; 5.851 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 4.014      ;
; 5.851 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 4.014      ;
; 5.862 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 4.013      ;
; 5.868 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 4.005      ;
; 5.870 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 4.003      ;
; 5.873 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 4.002      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.880 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 3.996      ;
; 5.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.992      ;
; 5.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.992      ;
; 5.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.992      ;
; 5.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.992      ;
; 5.885 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 3.980      ;
; 5.885 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.892 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.980      ;
; 5.893 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.977      ;
; 5.893 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.977      ;
; 5.893 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.977      ;
; 5.893 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.977      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.894 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.115     ; 3.978      ;
; 5.895 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.975      ;
; 5.895 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.975      ;
; 5.895 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.975      ;
; 5.895 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 3.975      ;
; 5.897 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 3.976      ;
; 5.897 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.114     ; 3.976      ;
; 5.901 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.109     ; 3.977      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.904 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.970      ;
; 5.905 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 3.969      ;
; 5.905 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 3.960      ;
; 5.905 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 3.960      ;
; 5.906 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 3.957      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.014 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.413      ; 5.376      ;
; 16.575 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.413      ; 3.815      ;
; 17.266 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.640     ; 2.123      ;
; 17.267 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.638     ; 2.124      ;
; 17.268 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.637     ; 2.124      ;
; 17.269 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.656     ; 2.050      ;
; 17.269 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.656     ; 2.050      ;
; 17.269 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.656     ; 2.050      ;
; 17.269 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.656     ; 2.050      ;
; 17.306 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.647     ; 2.076      ;
; 17.307 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.645     ; 2.077      ;
; 17.308 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.644     ; 2.077      ;
; 17.309 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.663     ; 2.003      ;
; 17.309 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.663     ; 2.003      ;
; 17.309 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.663     ; 2.003      ;
; 17.309 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.663     ; 2.003      ;
; 17.381 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.339     ; 2.287      ;
; 17.427 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.662     ; 1.940      ;
; 17.428 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.660     ; 1.941      ;
; 17.429 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.659     ; 1.941      ;
; 17.430 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.678     ; 1.867      ;
; 17.430 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.678     ; 1.867      ;
; 17.430 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.678     ; 1.867      ;
; 17.430 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.678     ; 1.867      ;
; 17.444 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.644     ; 1.941      ;
; 17.445 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.642     ; 1.942      ;
; 17.446 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.641     ; 1.942      ;
; 17.447 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.660     ; 1.868      ;
; 17.447 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.660     ; 1.868      ;
; 17.447 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.660     ; 1.868      ;
; 17.447 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.660     ; 1.868      ;
; 17.467 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.669     ; 1.893      ;
; 17.468 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.667     ; 1.894      ;
; 17.469 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.666     ; 1.894      ;
; 17.470 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.685     ; 1.820      ;
; 17.470 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.685     ; 1.820      ;
; 17.470 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.685     ; 1.820      ;
; 17.470 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.685     ; 1.820      ;
; 17.484 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.651     ; 1.894      ;
; 17.485 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.649     ; 1.895      ;
; 17.486 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.648     ; 1.895      ;
; 17.487 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.667     ; 1.821      ;
; 17.487 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.667     ; 1.821      ;
; 17.487 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.667     ; 1.821      ;
; 17.487 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.667     ; 1.821      ;
; 17.543 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 2.048      ;
; 17.579 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.339     ; 2.089      ;
; 17.583 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.339     ; 2.085      ;
; 17.585 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 2.006      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.606 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.707      ;
; 17.611 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 1.980      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.694     ; 1.660      ;
; 17.653 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 1.938      ;
; 17.661 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.746     ; 1.622      ;
; 17.662 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.744     ; 1.623      ;
; 17.663 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.743     ; 1.623      ;
; 17.664 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.762     ; 1.549      ;
; 17.664 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.762     ; 1.549      ;
; 17.664 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.762     ; 1.549      ;
; 17.664 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.762     ; 1.549      ;
; 17.679 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 1.912      ;
; 17.691 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.734     ; 1.604      ;
; 17.692 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.732     ; 1.605      ;
; 17.693 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.731     ; 1.605      ;
; 17.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.750     ; 1.531      ;
; 17.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.750     ; 1.531      ;
; 17.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.750     ; 1.531      ;
; 17.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.750     ; 1.531      ;
; 17.701 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.753     ; 1.575      ;
; 17.702 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.751     ; 1.576      ;
; 17.703 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.750     ; 1.576      ;
; 17.704 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.769     ; 1.502      ;
; 17.704 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.769     ; 1.502      ;
; 17.704 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.769     ; 1.502      ;
; 17.704 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.769     ; 1.502      ;
; 17.721 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.416     ; 1.870      ;
; 17.731 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.741     ; 1.557      ;
; 17.732 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.739     ; 1.558      ;
; 17.733 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.738     ; 1.558      ;
; 17.734 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 20.000       ; -0.757     ; 1.484      ;
+--------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                     ; Launch Clock                     ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+
; 15.397 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[28][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.297     ; 4.153      ;
; 15.411 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[31][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.300     ; 4.136      ;
; 15.462 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[30][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.316     ; 4.069      ;
; 15.470 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[27][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.307     ; 4.070      ;
; 15.564 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[24][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.292     ; 3.991      ;
; 15.637 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[19][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.308     ; 3.902      ;
; 15.748 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[20][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.279     ; 3.820      ;
; 15.752 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[25][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.314     ; 3.781      ;
; 15.792 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.329     ; 3.726      ;
; 15.879 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[18][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.314     ; 3.654      ;
; 15.894 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[23][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.301     ; 3.652      ;
; 15.933 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[10][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.333     ; 3.581      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 15.957 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.630      ;
; 16.025 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[37][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.326     ; 3.496      ;
; 16.042 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[11][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.329     ; 3.476      ;
; 16.053 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[21][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.323     ; 3.471      ;
; 16.059 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[26][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.305     ; 3.483      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.067 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.520      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.084 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.503      ;
; 16.089 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[1][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.325     ; 3.433      ;
; 16.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.481      ;
; 16.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.481      ;
; 16.110 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.481      ;
; 16.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.470      ;
; 16.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.470      ;
; 16.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.470      ;
; 16.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.470      ;
; 16.120 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.470      ;
; 16.121 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.469      ;
; 16.121 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.469      ;
; 16.121 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.469      ;
; 16.121 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.469      ;
; 16.121 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.469      ;
; 16.138 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[45][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.322     ; 3.387      ;
; 16.142 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[12][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.326     ; 3.379      ;
; 16.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[7][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.328     ; 3.376      ;
; 16.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[8][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.328     ; 3.376      ;
; 16.144 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[15][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.326     ; 3.377      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[4]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[2]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[7]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[5]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[6]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.144 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; sram_controller:sram_controller1|addr_r[9]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.260     ; 3.443      ;
; 16.178 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[2][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.329     ; 3.340      ;
; 16.180 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[22][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.322     ; 3.345      ;
; 16.181 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[4][14]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.329     ; 3.337      ;
; 16.196 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[13][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.338     ; 3.313      ;
; 16.206 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[29][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.331     ; 3.310      ;
; 16.206 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[17][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.331     ; 3.310      ;
; 16.220 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.371      ;
; 16.220 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.371      ;
; 16.220 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.371      ;
; 16.227 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[3][6]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.325     ; 3.295      ;
; 16.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.360      ;
; 16.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.360      ;
; 16.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.360      ;
; 16.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.360      ;
; 16.230 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.360      ;
; 16.231 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.359      ;
; 16.231 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.359      ;
; 16.231 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.359      ;
; 16.231 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.359      ;
; 16.231 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.359      ;
; 16.234 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[45][0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.322     ; 3.291      ;
; 16.237 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[11] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.354      ;
; 16.237 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[12] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.354      ;
; 16.237 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[16] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.256     ; 3.354      ;
; 16.247 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[1]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.343      ;
; 16.247 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[8]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.343      ;
; 16.247 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[13] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.343      ;
; 16.247 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[17] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.343      ;
; 16.247 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[18] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.343      ;
; 16.248 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[3]  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.342      ;
; 16.248 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[15] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.342      ;
; 16.248 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[10] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.342      ;
; 16.248 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[14] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.342      ;
; 16.248 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; sram_controller:sram_controller1|addr_r[19] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.257     ; 3.342      ;
; 16.257 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[5][0]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.346     ; 3.244      ;
; 16.259 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[38][0]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.338     ; 3.250      ;
; 16.273 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[16][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.304     ; 3.270      ;
; 16.284 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[26][14]           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.305     ; 3.258      ;
; 16.284 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[13][8]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.338     ; 3.225      ;
; 16.289 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                       ; VGA_Controller:u1|fores_r[17][8]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.336     ; 3.222      ;
; 16.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                       ; VGA_Controller:u1|fores_r[17][6]            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.336     ; 3.217      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.318 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.006      ; 2.675      ;
; 17.337 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.006      ; 2.656      ;
; 17.496 ; Reset_Delay:u2|Cont[15]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.006      ; 2.497      ;
; 17.586 ; Reset_Delay:u2|Cont[14]              ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.006      ; 2.407      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.589 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.350      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[24]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[25]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[26]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[27]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[28]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[31]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[30]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[29]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[23]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[22]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[21]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[16]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[17]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[18]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[19]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.608 ; Reset_Delay:u2|Cont[13]              ; Reset_Delay:u2|Cont[20]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.048     ; 2.331      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[15]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.305      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.629 ; I2C_CCD_Config:u8|combo_cnt[13]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.302      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[6]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.276      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.691 ; I2C_CCD_Config:u8|combo_cnt[14]      ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 2.240      ;
; 17.710 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.239      ;
; 17.715 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.234      ;
; 17.725 ; Reset_Delay:u2|Cont[12]              ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.222      ;
; 17.728 ; I2C_CCD_Config:u8|senosr_exposure[4] ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.221      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[9]       ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.196      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[9]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.196      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[9]       ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.196      ;
; 17.730 ; I2C_CCD_Config:u8|combo_cnt[9]       ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 2.196      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                               ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 17.594 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.998      ;
; 17.594 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.998      ;
; 17.594 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.998      ;
; 17.594 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.998      ;
; 17.595 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.997      ;
; 17.595 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.997      ;
; 17.595 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.997      ;
; 17.595 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.255     ; 1.997      ;
; 18.070 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 1.531      ;
; 18.241 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE       ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.246     ; 1.360      ;
; 19.071 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.533      ;
; 19.074 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.530      ;
; 19.077 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.527      ;
; 19.230 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.374      ;
; 19.230 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.374      ;
; 19.231 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.373      ;
; 19.231 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.373      ;
; 19.231 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.243     ; 0.373      ;
; 36.848 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.037      ;
; 36.848 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.037      ;
; 36.848 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.037      ;
; 36.848 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.037      ;
; 36.848 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.037      ;
; 36.905 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 2.984      ;
; 36.958 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.927      ;
; 36.958 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.927      ;
; 36.958 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.927      ;
; 36.958 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.927      ;
; 36.958 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.927      ;
; 36.975 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.910      ;
; 36.975 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.910      ;
; 36.975 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.910      ;
; 36.975 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.910      ;
; 36.975 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.910      ;
; 37.015 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 2.874      ;
; 37.032 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 2.857      ;
; 37.255 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.631      ;
; 37.255 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.631      ;
; 37.255 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.631      ;
; 37.255 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.631      ;
; 37.255 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.631      ;
; 37.312 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 2.578      ;
; 37.314 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.571      ;
; 37.314 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.571      ;
; 37.314 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.571      ;
; 37.314 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.571      ;
; 37.314 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 2.571      ;
; 37.326 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.560      ;
; 37.326 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.560      ;
; 37.326 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.560      ;
; 37.326 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.560      ;
; 37.326 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 2.560      ;
; 37.371 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 2.518      ;
; 37.383 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r   ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 2.507      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.318      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.726 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.208      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.743 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.191      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.803 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]     ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.053     ; 2.131      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.827 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]             ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.046     ; 2.114      ;
; 37.844 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 2.044      ;
; 37.844 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 2.044      ;
; 37.844 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 2.044      ;
; 37.844 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 2.044      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.108 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.211      ; 0.403      ;
; 0.115 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 0.484      ;
; 0.116 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 0.485      ;
; 0.117 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 0.486      ;
; 0.119 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 0.488      ;
; 0.134 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 0.503      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.211      ; 0.473      ;
; 0.194 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.325      ;
; 0.199 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.314      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.315      ;
; 0.209 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.316      ;
; 0.211 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.316      ;
; 0.211 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.316      ;
; 0.213 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.320      ;
; 0.222 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.331      ;
; 0.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.331      ;
; 0.231 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.325      ;
; 0.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.338      ;
; 0.233 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.327      ;
; 0.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.328      ;
; 0.244 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.338      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.376      ;
; 0.276 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.382      ;
; 0.276 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.382      ;
; 0.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.384      ;
; 0.277 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.480      ;
; 0.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.109      ; 0.471      ;
; 0.278 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.384      ;
; 0.278 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.386      ;
; 0.278 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.384      ;
; 0.279 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.387      ;
; 0.279 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.385      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.388      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.388      ;
; 0.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.388      ;
; 0.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.390      ;
; 0.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.389      ;
; 0.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.471      ;
; 0.296 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.099      ; 0.499      ;
; 0.304 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.398      ;
; 0.306 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.010      ; 0.400      ;
; 0.307 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.414      ;
; 0.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.058      ; 0.451      ;
; 0.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.416      ;
; 0.311 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.117      ; 0.512      ;
; 0.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.489      ;
; 0.313 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.420      ;
; 0.313 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.089      ; 0.506      ;
; 0.313 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.423      ;
; 0.314 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.117      ; 0.515      ;
; 0.316 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.073      ; 0.494      ;
; 0.317 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.013      ; 0.415      ;
; 0.318 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                                                      ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.428      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.150 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.230      ; 0.464      ;
; 0.152 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.163 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.165 ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.230      ; 0.479      ;
; 0.167 ; Sdram_Control:u7|mDATAOUT[25]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.177 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.191      ; 0.490      ;
; 0.195 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.481      ;
; 0.197 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.191      ; 0.492      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.490      ;
; 0.205 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.191      ; 0.502      ;
; 0.213 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.042      ; 0.339      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.172 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.314      ;
; 0.179 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.313      ;
; 0.185 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; VGA_Controller:u1|fore_color_r[16]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; VGA_Controller:u1|fore_color_r[13]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; VGA_Controller:u1|fore_color_r[18]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; VGA_Controller:u1|fore_color_r[12]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.320      ;
; 0.197 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.488      ;
; 0.198 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.326      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.492      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.492      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.188      ; 0.493      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.328      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.183      ; 0.493      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.334      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.336      ;
; 0.215 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.506      ;
; 0.221 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.349      ;
; 0.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.183      ; 0.511      ;
; 0.243 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.372      ;
; 0.245 ; VGA_Controller:u1|fore_color_r[4]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.373      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.376      ;
; 0.247 ; VGA_Controller:u1|fore_color_r[2]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.375      ;
; 0.251 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.051      ; 0.389      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.050      ; 0.388      ;
; 0.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.383      ;
; 0.260 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.392      ;
; 0.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.397      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.401      ;
; 0.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.187      ; 0.572      ;
; 0.282 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.408      ;
; 0.286 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.412      ;
; 0.286 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.412      ;
; 0.287 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.413      ;
; 0.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.422      ;
; 0.293 ; VGA_Controller:u1|fore_color_r[7]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.421      ;
; 0.293 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.422      ;
; 0.294 ; VGA_Controller:u1|fore_color_r[5]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.422      ;
; 0.294 ; VGA_Controller:u1|fore_color_r[14]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.422      ;
; 0.295 ; VGA_Controller:u1|fore_color_r[9]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; VGA_Controller:u1|fore_color_r[17]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; VGA_Controller:u1|fore_color_r[3]                                                                                                                                                    ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.423      ;
; 0.296 ; VGA_Controller:u1|fore_color_r[27]                                                                                                                                                   ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; VGA_Controller:u1|fore_color_r[15]                                                                                                                                                   ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.425      ;
; 0.299 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.325      ;
; 0.265 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.388      ;
; 0.265 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.388      ;
; 0.266 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.389      ;
; 0.291 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.414      ;
; 0.293 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.431      ;
; 0.308 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.431      ;
; 0.393 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.517      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.553      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.442 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.566      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.200 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.213 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.338      ;
; 0.252 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.259 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.386      ;
; 0.262 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.396      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.393      ;
; 0.276 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.402      ;
; 0.287 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.414      ;
; 0.289 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.301 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.429      ;
; 0.309 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.311 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.437      ;
; 0.314 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.439      ;
; 0.323 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.448      ;
; 0.324 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.450      ;
; 0.326 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.451      ;
; 0.326 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.453      ;
; 0.330 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.456      ;
; 0.330 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.455      ;
; 0.331 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.456      ;
; 0.334 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.344 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.469      ;
; 0.362 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.488      ;
; 0.362 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.486      ;
; 0.364 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.490      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.128      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.150 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.124      ;
; 6.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.628     ; 2.146      ;
; 6.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.631     ; 2.142      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.759     ; 1.955      ;
; 6.223 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.760     ; 1.954      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.390 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.275     ; 5.312      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.531 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.256     ; 5.190      ;
; 14.580 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.257     ; 5.140      ;
; 14.580 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.257     ; 5.140      ;
; 14.580 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.257     ; 5.140      ;
; 14.580 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.257     ; 5.140      ;
; 14.580 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.257     ; 5.140      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.581 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.261     ; 5.135      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.247     ; 5.136      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 14.644 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.180     ; 5.153      ;
; 17.327 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.034      ; 2.684      ;
; 17.327 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.034      ; 2.684      ;
; 17.327 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.034      ; 2.684      ;
; 17.327 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.034      ; 2.684      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.338 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.044      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.421 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.127      ; 2.683      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.438 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.595     ; 1.944      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.501     ; 1.934      ;
; 17.544 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; 0.244      ; 2.677      ;
; 17.588 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.452     ; 1.937      ;
; 17.588 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 20.000       ; -0.452     ; 1.937      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                             ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][9]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][10] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][11] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][12] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[26][14] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.758     ; 2.630      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[22][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.775     ; 2.613      ;
; 15.549 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[30][15] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.769     ; 2.619      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 2.598      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.767     ; 2.620      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.761     ; 2.626      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.760     ; 2.627      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.795     ; 2.592      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 2.596      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][0]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.799     ; 2.588      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 2.596      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.799     ; 2.588      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][1]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.795     ; 2.592      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.767     ; 2.620      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 2.598      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.761     ; 2.626      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.760     ; 2.627      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.799     ; 2.588      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][2]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.795     ; 2.592      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 2.596      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.760     ; 2.627      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.761     ; 2.626      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.767     ; 2.620      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 2.598      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[0][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.795     ; 2.592      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][3]   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.799     ; 2.588      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[13][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 2.596      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[17][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.789     ; 2.598      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.761     ; 2.626      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[25][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.767     ; 2.620      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.760     ; 2.627      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.779     ; 2.608      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[19][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.761     ; 2.626      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[27][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.760     ; 2.627      ;
; 15.550 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[29][4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.782     ; 2.605      ;
+--------+-----------------------+-----------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.436 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 3.478      ;
; 16.527 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.018     ; 3.442      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.943      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.026 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.940      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.047 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.914      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.088 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.878      ;
; 17.125 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.019      ; 2.881      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.127 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.834      ;
; 17.128 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.019      ; 2.878      ;
; 17.130 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.831      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.122     ; 2.179      ;
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.122     ; 2.179      ;
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.122     ; 2.179      ;
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.122     ; 2.179      ;
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.118     ; 2.183      ;
; 37.686 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.122     ; 2.179      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.895 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.074     ; 2.018      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.896 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 2.020      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.025      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.062     ; 2.028      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.063     ; 2.027      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.022      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 2.018      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 2.008      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 2.026      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 2.008      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 2.008      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.069     ; 2.021      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 2.008      ;
; 37.897 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.082     ; 2.008      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.049 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.140      ; 1.273      ;
; 1.061 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.140      ; 1.285      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.165 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.308      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.177 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 1.320      ;
; 1.586 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.808      ;
; 1.635 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.857      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.867      ;
; 1.668 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.890      ;
; 1.681 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.903      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.702 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.843      ;
; 1.704 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.926      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.969      ;
; 1.747 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.138      ; 1.969      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.751 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.892      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.761 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.902      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
; 1.784 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.925      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.846      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.017      ; 1.844      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.845      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.846      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.846      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.846      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.837      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 1.846      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.839      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 1.848      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.842      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.838      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.841      ;
; 1.743 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 1.849      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.746 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.535      ; 2.395      ;
; 1.752 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.528      ; 2.394      ;
; 1.752 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.528      ; 2.394      ;
; 1.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.099     ; 1.772      ;
; 1.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.099     ; 1.772      ;
; 1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 1.772      ;
; 1.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.107     ; 1.772      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.108     ; 1.773      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.108     ; 1.773      ;
; 1.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.108     ; 1.773      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.104     ; 1.778      ;
; 1.768 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.104     ; 1.778      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.813 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.166     ; 1.761      ;
; 1.821 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.175     ; 1.760      ;
; 1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.180     ; 1.761      ;
; 1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.180     ; 1.761      ;
; 1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.180     ; 1.761      ;
; 1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.180     ; 1.761      ;
; 1.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.180     ; 1.761      ;
; 1.836 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.190     ; 1.760      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.852 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.198     ; 1.768      ;
; 1.913 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.360      ; 2.387      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.265     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.282     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.946 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.288     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.311     ; 1.762      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.301     ; 1.772      ;
; 1.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.340     ; 1.772      ;
; 1.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.340     ; 1.772      ;
; 1.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.340     ; 1.772      ;
; 1.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.340     ; 1.772      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.818 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.223     ; 1.779      ;
; 2.818 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.223     ; 1.779      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.257     ; 1.765      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.268     ; 1.769      ;
; 2.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.268     ; 1.769      ;
; 2.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.254     ; 1.787      ;
; 2.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.254     ; 1.787      ;
; 3.031 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.780      ;
; 3.031 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.780      ;
; 3.031 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.780      ;
; 3.031 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.780      ;
; 3.031 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.435     ; 1.781      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.436     ; 1.780      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.778      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.778      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.438     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.441     ; 1.776      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.441     ; 1.776      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.441     ; 1.776      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.441     ; 1.776      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.441     ; 1.776      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.457     ; 1.767      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
; 3.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.456     ; 1.768      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.235     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 2.829 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.237     ; 1.776      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.440     ; 1.776      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.032 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.779      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.033 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.780      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.783      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.442     ; 1.787      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.783      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.783      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.783      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.783      ;
; 3.045 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.784      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.785      ;
; 3.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.296     ; 1.976      ;
; 3.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.300     ; 1.985      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.091 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.297     ; 1.984      ;
; 3.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.993      ;
; 3.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.993      ;
; 3.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.301     ; 1.993      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.396 ; 9.580        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.136 ; 19.366       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.136 ; 19.366       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.137 ; 19.367       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.141 ; 19.357       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ;
; 19.141 ; 19.357       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ;
; 19.144 ; 19.360       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 19.153 ; 19.383       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                                                    ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                                                    ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                                                     ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                                                     ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 19.154 ; 19.384       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 19.154 ; 19.338       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 19.155 ; 19.385       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 19.155 ; 19.385       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 19.158 ; 19.342       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ;
; 19.159 ; 19.343       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                                                ;
; 19.160 ; 19.390       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ;
; 19.160 ; 19.344       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ;
; 19.161 ; 19.391       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 19.161 ; 19.391       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 19.161 ; 19.391       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 19.161 ; 19.391       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 19.161 ; 19.391       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ;
; 19.161 ; 19.345       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ;
; 19.162 ; 19.392       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 19.164 ; 19.348       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 19.164 ; 19.348       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 19.165 ; 19.349       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ;
; 19.165 ; 19.349       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 19.165 ; 19.349       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 19.165 ; 19.349       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ;
; 19.167 ; 19.383       ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 19.168 ; 19.352       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 19.168 ; 19.352       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 19.168 ; 19.352       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 19.168 ; 19.352       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 19.168 ; 19.352       ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 19.169 ; 19.399       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 19.170 ; 19.400       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 19.171 ; 19.401       ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.762 ; 19.992       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.IDLE                                                                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 2.008 ; 2.814 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 2.008 ; 2.814 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 1.431 ; 2.239 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 1.431 ; 2.239 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 1.816 ; 2.682 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 1.472 ; 2.299 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.473 ; 2.250 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 1.358 ; 2.201 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.070 ; 1.826 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 1.582 ; 2.406 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 1.554 ; 2.414 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 1.448 ; 2.268 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.177 ; 1.940 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 1.359 ; 2.136 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.185 ; 1.948 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.367 ; 2.140 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 1.816 ; 2.682 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 1.317 ; 2.101 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.093 ; 1.846 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 2.762 ; 3.907 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 2.762 ; 3.907 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 0.843 ; 1.721 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 2.644 ; 3.260 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 3.062 ; 3.946 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 3.000 ; 3.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 2.974 ; 3.857 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 2.916 ; 3.790 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 3.007 ; 3.857 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 2.948 ; 3.810 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 2.790 ; 3.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 2.906 ; 3.777 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 2.460 ; 3.228 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 2.574 ; 3.336 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 3.015 ; 3.895 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 2.043 ; 2.762 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 2.256 ; 3.007 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 2.076 ; 2.799 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 2.962 ; 3.842 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 2.953 ; 3.821 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 2.926 ; 3.808 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 2.999 ; 3.886 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 3.062 ; 3.946 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 2.922 ; 3.804 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 2.991 ; 3.856 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 2.663 ; 3.501 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 2.107 ; 2.832 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 2.682 ; 3.512 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 2.293 ; 3.024 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 1.992 ; 2.711 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 2.262 ; 3.010 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 4.613 ; 5.769 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 4.613 ; 5.769 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 3.323 ; 4.231 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 3.323 ; 4.231 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 3.164 ; 4.091 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 2.949 ; 3.836 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 2.651 ; 3.471 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 2.764 ; 3.606 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 2.650 ; 3.480 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 2.727 ; 3.579 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 2.660 ; 3.496 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 2.709 ; 3.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 2.741 ; 3.578 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 2.822 ; 3.675 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 2.454 ; 3.232 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 2.494 ; 3.284 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 2.550 ; 3.345 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 2.581 ; 3.360 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 2.593 ; 3.394 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 2.766 ; 3.607 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 2.682 ; 3.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 2.949 ; 3.836 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 5.330 ; 6.556 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 5.330 ; 6.556 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -0.979 ; -1.809 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -0.979 ; -1.809 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.675 ; -1.451 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.675 ; -1.451 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.857 ; -1.598 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.255 ; -2.064 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.262 ; -2.030 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.133 ; -1.958 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -0.857 ; -1.598 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.367 ; -2.180 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.334 ; -2.175 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.232 ; -2.034 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.973 ; -1.721 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.146 ; -1.907 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.980 ; -1.728 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.155 ; -1.912 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.584 ; -2.430 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.110 ; -1.877 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.891 ; -1.628 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.566 ; -1.416 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.435 ; -3.550 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.566 ; -1.416 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.274 ; -2.887 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.586 ; -2.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.560 ; -3.413 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -2.530 ; -3.395 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.474 ; -3.329 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.567 ; -3.407 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.506 ; -3.351 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.354 ; -3.188 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.465 ; -3.317 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.038 ; -2.792 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.153 ; -2.907 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.574 ; -3.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -1.637 ; -2.344 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -1.843 ; -2.580 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -1.672 ; -2.383 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.518 ; -3.380 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.509 ; -3.359 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.484 ; -3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.553 ; -3.422 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.618 ; -3.491 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.479 ; -3.342 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.549 ; -3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.230 ; -3.051 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -1.698 ; -2.410 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.249 ; -3.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -1.880 ; -2.605 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -1.586 ; -2.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -1.847 ; -2.582 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -3.627 ; -4.685 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -3.627 ; -4.685 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.580 ; -3.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.821 ; -3.727 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -2.580 ; -3.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.033 ; -2.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.218 ; -3.006 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.332 ; -3.154 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.216 ; -3.015 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.290 ; -3.110 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.225 ; -3.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.279 ; -3.084 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.309 ; -3.127 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.379 ; -3.205 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.033 ; -2.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.057 ; -2.821 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.125 ; -2.904 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.155 ; -2.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.165 ; -2.950 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.320 ; -3.126 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.239 ; -3.039 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.496 ; -3.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -4.082 ; -4.873 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -4.082 ; -4.873 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 7.336  ; 7.854  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.546  ; 4.514  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.497  ; 8.053  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.685  ; 4.921  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.782  ; 5.011  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 5.424  ; 5.741  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.411  ; 5.739  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.892  ; 7.368  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 7.067  ; 7.560  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.754  ; 6.127  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 7.003  ; 7.520  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.497  ; 8.053  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 5.290  ; 5.279  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 3.346  ; 3.522  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.346  ; 3.522  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.810  ; 2.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.528  ; 2.611  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.277  ; 3.443  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.739  ; 2.813  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.764  ; 2.860  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 2.457  ; 2.553  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 3.057  ; 3.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 2.673  ; 2.757  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.627  ; 2.702  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 2.727  ; 2.861  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.973  ; 3.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.044  ; 3.199  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.449  ; 2.552  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.044  ; 3.199  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 2.684  ; 2.754  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 3.245  ; 3.408  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 2.860  ; 2.959  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 8.487  ; 9.010  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 5.060  ; 5.257  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 5.797  ; 6.053  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 5.597  ; 5.813  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 5.719  ; 5.969  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 6.900  ; 7.322  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 5.821  ; 6.087  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 5.577  ; 5.763  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 5.720  ; 5.951  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 6.755  ; 7.156  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 5.648  ; 5.938  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 5.425  ; 5.594  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 5.376  ; 5.604  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 6.600  ; 6.952  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 5.471  ; 5.688  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 6.870  ; 7.316  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 5.764  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 5.823  ; 6.085  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 7.903  ; 8.434  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 6.303  ; 6.630  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 8.487  ; 9.010  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 6.483  ; 6.846  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 6.472  ; 6.783  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 6.828  ; 7.165  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 5.543  ; 5.808  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 7.083  ; 7.557  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 5.507  ; 5.752  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 6.502  ; 6.893  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.914  ; 6.140  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 7.348  ; 7.800  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 5.998  ; 6.282  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 6.145  ; 6.391  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.496  ; 5.735  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 3.203  ; 3.328  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 3.203  ; 3.328  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.074  ; 2.068  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 3.183  ; 3.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.003  ; 3.190  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.674  ; 2.758  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.583  ; 2.666  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.494 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.527 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.534  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.502  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.514  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 6.486  ; 6.410  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 5.077  ; 5.382  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.824  ; 6.266  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 3.690  ; 3.839  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.369  ; 5.612  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 4.201  ; 4.551  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 6.486  ; 6.410  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.681  ; 4.398  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 4.856  ; 4.859  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 3.649  ; 3.925  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.552  ; 3.783  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.449  ; 3.663  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 4.856  ; 4.859  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.464  ; 4.360  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.451  ; 3.605  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.391  ; 2.417  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.543  ; 2.584  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.467  ; 2.510  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.456  ; 2.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.307  ; 2.323  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.369  ; 2.383  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.440  ; 2.463  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.381  ; 2.414  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.464  ; 4.360  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.516  ; 2.540  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.972  ; 3.076  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.812  ; 3.620  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.620  ; 2.682  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.450  ; 2.478  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.139  ; 3.982  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 3.321  ; 3.456  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.156  ; 2.159  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.164  ; 2.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 4.200  ; 4.083  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 7.172  ; 7.754  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 6.973  ; 7.154  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 7.047  ; 7.283  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 6.458  ; 6.633  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 6.917  ; 7.176  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.927  ; 6.044  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 6.807  ; 7.026  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.364  ; 6.964  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 6.012  ; 6.161  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.252  ; 6.423  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 5.988  ; 6.124  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.473  ; 6.616  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.392  ; 6.569  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.136  ; 6.297  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.172  ; 7.460  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 7.076  ; 7.754  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.302  ; 6.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 6.892  ; 6.461  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 3.709  ; 3.937  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.421  ; 3.622  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.620  ; 3.820  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 3.709  ; 3.937  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 3.137  ; 3.303  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.464  ; 3.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 3.359  ; 3.504  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 2.930  ; 3.092  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.200  ; 3.337  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.680  ; 2.754  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.482  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 3.333  ; 3.521  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 3.333  ; 3.521  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 2.694  ; 2.793  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 2.746  ; 2.851  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.903  ; 3.033  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 2.864  ; 2.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 2.801  ; 2.912  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.218  ; 3.366  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 2.884  ; 2.995  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.753  ; 2.866  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.430  ; 4.759  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.873  ; 4.112  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.970  ; 4.213  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.910  ; 4.157  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.416  ; 3.621  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 4.410  ; 4.718  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 3.616  ; 3.821  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 4.430  ; 4.759  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.236  ; 3.409  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.755  ; 2.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 7.067  ; 7.561  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.391  ; 4.357  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.534  ; 4.760  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.534  ; 4.760  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.627  ; 4.847  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 5.246  ; 5.550  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.233  ; 5.549  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.654  ; 7.111  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 6.823  ; 7.296  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.561  ; 5.920  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 6.762  ; 7.258  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.234  ; 7.768  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.894  ; 4.895  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.127  ; 2.218  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.983  ; 3.150  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.469  ; 2.551  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.195  ; 2.273  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 2.919  ; 3.076  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.401  ; 2.469  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.425  ; 2.514  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 2.127  ; 2.218  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.704  ; 2.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 2.338  ; 2.416  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.294  ; 2.363  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 2.387  ; 2.514  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.626  ; 2.728  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.119  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.119  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 2.694  ; 2.839  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 2.349  ; 2.413  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 2.888  ; 3.042  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 2.518  ; 2.610  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.582  ; 3.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 3.582  ; 3.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.261  ; 4.570  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 3.896  ; 4.163  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.156  ; 4.440  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 5.225  ; 5.684  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 4.380  ; 4.683  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.836  ; 4.113  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 4.076  ; 4.344  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 5.032  ; 5.434  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 3.945  ; 4.241  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.715  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.683  ; 3.928  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 4.898  ; 5.284  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 3.810  ; 4.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.152  ; 5.597  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.105  ; 4.404  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.144  ; 4.442  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 6.145  ; 6.670  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.533  ; 4.914  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 6.498  ; 7.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 4.692  ; 5.075  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 4.621  ; 5.006  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 5.111  ; 5.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 3.886  ; 4.162  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 5.581  ; 6.067  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 3.950  ; 4.239  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 5.046  ; 5.483  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 4.379  ; 4.699  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 5.673  ; 6.164  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.362  ; 4.696  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 4.443  ; 4.780  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 3.904  ; 4.199  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 1.763  ; 1.755  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.847  ; 2.965  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 1.763  ; 1.755  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.829  ; 2.964  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 2.651  ; 2.828  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.339  ; 2.417  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.252  ; 2.330  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 3.144  ; 3.303  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.307  ; 4.559  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.003  ; 5.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 3.144  ; 3.303  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 4.538  ; 4.778  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 3.639  ; 3.954  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.472  ; 5.581  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.061  ; 3.773  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.081  ; 3.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 3.269  ; 3.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.180  ; 3.399  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.081  ; 3.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 4.488  ; 4.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.835  ; 1.836  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.079  ; 3.225  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.062  ; 2.084  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.209  ; 2.246  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.133  ; 2.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.128  ; 2.150  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 1.981  ; 1.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.044  ; 2.055  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.113  ; 2.132  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.052  ; 2.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.112  ; 4.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.186  ; 2.207  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.624  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.487  ; 3.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.287  ; 2.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.122  ; 2.146  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.799  ; 3.636  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.955  ; 3.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 1.835  ; 1.836  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 1.843  ; 1.847  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.858  ; 3.734  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.899  ; 3.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 3.896  ; 4.104  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.995  ; 4.223  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 3.373  ; 3.552  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 3.919  ; 4.163  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.957  ; 3.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 3.661  ; 3.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.201  ; 3.349  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.899  ; 3.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.536  ; 3.575  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.214  ; 3.227  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.497  ; 3.662  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.772  ; 3.829  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 3.306  ; 3.519  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 4.181  ; 4.505  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.755  ; 4.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 3.195  ; 3.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 3.842  ; 3.593  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.579  ; 2.733  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.052  ; 3.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.243  ; 3.433  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 3.328  ; 3.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.779  ; 2.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.093  ; 3.294  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.991  ; 3.129  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 2.579  ; 2.733  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 2.839  ; 2.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.338  ; 2.407  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.352  ; 2.444  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 2.965  ; 3.144  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 2.352  ; 2.444  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 2.402  ; 2.501  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.552  ; 2.674  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 2.516  ; 2.628  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 2.457  ; 2.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 2.854  ; 2.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 2.535  ; 2.639  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.409  ; 2.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.872  ; 3.036  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.483  ; 3.711  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.577  ; 3.808  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.521  ; 3.755  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.044  ; 3.239  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.999  ; 4.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 3.237  ; 3.432  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 4.019  ; 4.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 2.872  ; 3.036  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.412  ; 2.512  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.535 ;    ;    ; 5.441 ;
; SW[1]      ; LEDR[1]     ; 4.387 ;    ;    ; 5.283 ;
; SW[2]      ; LEDR[2]     ; 4.465 ;    ;    ; 5.367 ;
; SW[3]      ; LEDR[3]     ; 4.364 ;    ;    ; 5.233 ;
; SW[4]      ; LEDR[4]     ; 4.351 ;    ;    ; 5.233 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.484 ;    ;    ; 5.397 ;
; SW[8]      ; LEDR[8]     ; 4.585 ;    ;    ; 5.514 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.259 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.730 ;
; SW[12]     ; LEDR[12]    ; 4.740 ;    ;    ; 5.693 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.535 ;
; SW[14]     ; LEDR[14]    ; 4.590 ;    ;    ; 5.532 ;
; SW[15]     ; LEDR[15]    ; 5.646 ;    ;    ; 6.660 ;
; SW[16]     ; LEDR[16]    ; 4.596 ;    ;    ; 5.543 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.379 ;    ;    ; 5.272 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.309 ;    ;    ; 5.199 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.328 ;    ;    ; 5.228 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.573 ;    ;    ; 5.511 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.478 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.433 ;    ;    ; 5.365 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.015 ; 1.922 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.779 ; 2.686 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.204 ; 2.111 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.226 ; 2.133 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.218 ; 2.125 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.226 ; 2.133 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.205 ; 2.112 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.205 ; 2.112 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.417 ; 2.324 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.229 ; 2.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.229 ; 2.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.015 ; 1.922 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.409 ; 2.316 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.015 ; 1.922 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.217 ; 2.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.333 ; 2.268 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.229 ; 2.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.475 ; 2.382 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.606 ; 2.513 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.560 ; 2.467 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.576 ; 2.483 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.576 ; 2.483 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.780 ; 2.687 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.475 ; 2.382 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.590 ; 2.497 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.229 ; 2.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.409 ; 2.316 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.409 ; 2.316 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.409 ; 2.316 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.417 ; 2.324 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.402 ; 2.309 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.417 ; 2.324 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.229 ; 2.136 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.138 ; 6.045 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.452 ; 6.378 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.249 ; 6.175 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.245 ; 6.171 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.245 ; 6.171 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.444 ; 6.370 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.450 ; 6.376 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.450 ; 6.376 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.322 ; 6.248 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.539 ; 6.446 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.697 ; 6.604 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.362 ; 6.269 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.138 ; 6.045 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.422 ; 6.329 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.453 ; 6.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.444 ; 6.370 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.453 ; 6.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.712 ; 1.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.445 ; 2.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.893 ; 1.800 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.915 ; 1.822 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.907 ; 1.814 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.915 ; 1.822 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.895 ; 1.802 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.895 ; 1.802 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.098 ; 2.005 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.917 ; 1.824 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.917 ; 1.824 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.712 ; 1.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.091 ; 1.998 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.712 ; 1.619 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.906 ; 1.813 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.015 ; 1.950 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.917 ; 1.824 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.154 ; 2.061 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.280 ; 2.187 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.235 ; 2.142 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.251 ; 2.158 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.251 ; 2.158 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.446 ; 2.353 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.154 ; 2.061 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.264 ; 2.171 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.917 ; 1.824 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.091 ; 1.998 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.091 ; 1.998 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.091 ; 1.998 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.098 ; 2.005 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.084 ; 1.991 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.098 ; 2.005 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.918 ; 1.825 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.292 ; 3.199 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.584 ; 3.510 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.389 ; 3.315 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.385 ; 3.311 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.385 ; 3.311 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.576 ; 3.502 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.582 ; 3.508 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.582 ; 3.508 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.459 ; 3.385 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.677 ; 3.584 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.829 ; 3.736 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.508 ; 3.415 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.292 ; 3.199 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.565 ; 3.472 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.585 ; 3.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.576 ; 3.502 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.585 ; 3.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.967     ; 2.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.843     ; 2.936     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.190     ; 2.283     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.220     ; 2.313     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.191     ; 2.284     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.220     ; 2.313     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.189     ; 2.282     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.189     ; 2.282     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.427     ; 2.520     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.219     ; 2.312     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.219     ; 2.312     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.967     ; 2.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.422     ; 2.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.967     ; 2.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.201     ; 2.294     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.379     ; 2.444     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.219     ; 2.312     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.494     ; 2.587     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.650     ; 2.743     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.593     ; 2.686     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.618     ; 2.711     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.618     ; 2.711     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.851     ; 2.944     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.494     ; 2.587     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.634     ; 2.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.219     ; 2.312     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.420     ; 2.513     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.420     ; 2.513     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.420     ; 2.513     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.427     ; 2.520     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.417     ; 2.510     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.427     ; 2.520     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.217     ; 2.310     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.484     ; 6.577     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.865     ; 6.939     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.635     ; 6.709     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.630     ; 6.704     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.630     ; 6.704     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.855     ; 6.929     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.854     ; 6.928     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.854     ; 6.928     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.706     ; 6.780     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.942     ; 7.035     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.115     ; 7.208     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.743     ; 6.836     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.484     ; 6.577     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.811     ; 6.904     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.864     ; 6.938     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.855     ; 6.929     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.864     ; 6.938     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.662     ; 1.755     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.503     ; 2.596     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.876     ; 1.969     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.905     ; 1.998     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 1.877     ; 1.970     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.905     ; 1.998     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.875     ; 1.968     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.875     ; 1.968     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.104     ; 2.197     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 1.904     ; 1.997     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 1.904     ; 1.997     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.662     ; 1.755     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.100     ; 2.193     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.662     ; 1.755     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 1.887     ; 1.980     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.056     ; 2.121     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 1.904     ; 1.997     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.169     ; 2.262     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.318     ; 2.411     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.263     ; 2.356     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.287     ; 2.380     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.287     ; 2.380     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.511     ; 2.604     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.169     ; 2.262     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.303     ; 2.396     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 1.904     ; 1.997     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.097     ; 2.190     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.097     ; 2.190     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.097     ; 2.190     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.104     ; 2.197     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.094     ; 2.187     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.104     ; 2.197     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.902     ; 1.995     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.459     ; 3.552     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.815     ; 3.889     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.594     ; 3.668     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.590     ; 3.664     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.590     ; 3.664     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.805     ; 3.879     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.805     ; 3.879     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.805     ; 3.879     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.663     ; 3.737     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.899     ; 3.992     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.064     ; 4.157     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.707     ; 3.800     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.459     ; 3.552     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.772     ; 3.865     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.815     ; 3.889     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.805     ; 3.879     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.815     ; 3.889     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.566 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 1.288  ; 0.108 ; 2.869    ; 1.049   ; 4.679               ;
;  CLOCK2_50                                 ; 14.500 ; 0.181 ; 13.206   ; 1.049   ; 9.272               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  D5M_PIXLCLK                               ; 10.303 ; 0.108 ; 10.152   ; 1.746   ; 19.136              ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.679 ; 0.181 ; 35.671   ; 1.743   ; 19.706              ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.288  ; 0.150 ; 2.869    ; 2.818   ; 4.679               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 11.207 ; 0.172 ; 11.806   ; 2.827   ; 19.687              ;
; Design-wide TNS                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  D5M_PIXLCLK                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.988  ; 4.504  ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.988  ; 4.504  ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 2.879  ; 3.318  ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 2.879  ; 3.318  ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 3.503  ; 3.931  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.734  ; 3.210  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.849  ; 3.224  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.540  ; 3.037  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.010  ; 2.387  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.984  ; 3.481  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.918  ; 3.436  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.688  ; 3.165  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.183  ; 2.595  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.578  ; 2.941  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 2.209  ; 2.617  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.600  ; 2.971  ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 3.503  ; 3.931  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.423  ; 2.857  ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.027  ; 2.433  ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 6.586  ; 7.088  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 6.586  ; 7.088  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.645  ; 3.169  ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 5.829  ; 6.340  ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.868  ; 6.425  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 5.756  ; 6.248  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 5.668  ; 6.189  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 5.591  ; 6.106  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 5.754  ; 6.237  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 5.602  ; 6.073  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 5.306  ; 5.808  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 5.552  ; 6.066  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.702  ; 5.092  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.936  ; 5.322  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.804  ; 6.329  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 3.831  ; 4.252  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.238  ; 4.653  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 3.876  ; 4.296  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.656  ; 6.174  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.625  ; 6.118  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.621  ; 6.133  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.710  ; 6.257  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.868  ; 6.425  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.605  ; 6.128  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 5.767  ; 6.292  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 5.121  ; 5.604  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.008  ; 4.409  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.120  ; 5.598  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 4.436  ; 4.831  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 3.781  ; 4.201  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 4.334  ; 4.719  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.850  ; 9.627  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.850  ; 9.627  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.431  ; 6.945  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 6.431  ; 6.945  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 6.093  ; 6.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.641  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.053  ; 5.558  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.307  ; 5.824  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 5.066  ; 5.579  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 5.191  ; 5.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 5.085  ; 5.603  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 5.205  ; 5.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 5.263  ; 5.751  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 5.443  ; 5.953  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.708  ; 5.139  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.813  ; 5.271  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.925  ; 5.378  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.947  ; 5.365  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.991  ; 5.460  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 5.344  ; 5.833  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 5.145  ; 5.668  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 5.641  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 10.400 ; 11.152 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 10.400 ; 11.152 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -0.979 ; -1.809 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -0.979 ; -1.809 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.675 ; -1.451 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.675 ; -1.451 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.857 ; -1.546 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.255 ; -2.064 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.262 ; -2.030 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.133 ; -1.958 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -0.857 ; -1.546 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.367 ; -2.180 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.334 ; -2.175 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.232 ; -2.034 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.973 ; -1.721 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.146 ; -1.907 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.980 ; -1.728 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.155 ; -1.912 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.584 ; -2.430 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.110 ; -1.877 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.891 ; -1.617 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.566 ; -1.416 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.435 ; -3.550 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.566 ; -1.416 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.274 ; -2.887 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.586 ; -2.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.560 ; -3.413 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -2.530 ; -3.395 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.474 ; -3.329 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -2.567 ; -3.407 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.506 ; -3.351 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.354 ; -3.188 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.465 ; -3.317 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.038 ; -2.792 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.153 ; -2.907 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.574 ; -3.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -1.637 ; -2.344 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -1.843 ; -2.580 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -1.672 ; -2.383 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.518 ; -3.380 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.509 ; -3.359 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.484 ; -3.347 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.553 ; -3.422 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.618 ; -3.491 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.479 ; -3.342 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.549 ; -3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.230 ; -3.051 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -1.698 ; -2.410 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.249 ; -3.063 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -1.880 ; -2.605 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -1.586 ; -2.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -1.847 ; -2.582 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -3.627 ; -4.685 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -3.627 ; -4.685 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.580 ; -3.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.821 ; -3.727 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -2.580 ; -3.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.033 ; -2.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.218 ; -3.006 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.332 ; -3.154 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.216 ; -3.015 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.290 ; -3.110 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.225 ; -3.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.279 ; -3.084 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.309 ; -3.127 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.379 ; -3.205 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.033 ; -2.796 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.057 ; -2.821 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.125 ; -2.904 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.155 ; -2.919 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.165 ; -2.950 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.320 ; -3.126 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.239 ; -3.039 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.496 ; -3.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -4.082 ; -4.873 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -4.082 ; -4.873 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 14.294 ; 14.198 ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 8.552  ; 8.338  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.943 ; 13.847 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 8.283  ; 8.380  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.561  ; 8.591  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 9.822  ; 9.866  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 9.727  ; 9.812  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.657 ; 12.613 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 13.011 ; 12.900 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 10.505 ; 10.551 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 12.820 ; 12.849 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.943 ; 13.847 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 9.106  ; 9.408  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 6.699  ; 6.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.699  ; 6.654  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.651  ; 5.524  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.108  ; 5.002  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.477  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.507  ; 5.370  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.536  ; 5.480  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 4.889  ; 4.887  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 6.156  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 5.303  ; 5.254  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.243  ; 5.182  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 5.470  ; 5.422  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.949  ; 5.840  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.025  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 4.865  ; 4.838  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.025  ; 6.041  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.359  ; 5.264  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.472  ; 6.446  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 5.750  ; 5.689  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 16.444 ; 16.298 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.630  ; 9.705  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.036 ; 11.111 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 10.627 ; 10.677 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.966 ; 11.002 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 13.271 ; 13.327 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 11.093 ; 11.091 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 10.523 ; 10.569 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 10.907 ; 10.942 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 13.042 ; 13.066 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 10.710 ; 10.901 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 10.237 ; 10.233 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 10.212 ; 10.364 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 12.748 ; 12.740 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.391 ; 10.417 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 13.333 ; 13.320 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 11.030 ; 11.089 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 11.089 ; 11.158 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 15.379 ; 15.295 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 12.097 ; 12.174 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 16.444 ; 16.298 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 12.448 ; 12.547 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 12.402 ; 12.439 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 13.254 ; 13.110 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 10.566 ; 10.694 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 13.776 ; 13.810 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 10.479 ; 10.585 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 12.475 ; 12.568 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.311 ; 11.282 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 14.261 ; 14.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.508 ; 11.540 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 11.750 ; 11.714 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 10.387 ; 10.535 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 6.414  ; 6.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 6.414  ; 6.267  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.062  ; 3.999  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 6.220  ; 6.167  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 5.950  ; 6.001  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 5.377  ; 5.280  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.162  ; 5.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 11.403 ; 11.633 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 9.981  ; 9.990  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 11.094 ; 11.326 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 7.395  ; 7.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 10.564 ; 10.306 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 8.185  ; 8.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 11.403 ; 11.633 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.606  ; 8.578  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 8.555  ; 8.325  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.076  ; 7.174  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.869  ; 6.972  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 6.642  ; 6.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 8.555  ; 8.325  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.888  ; 7.472  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 6.706  ; 6.550  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.622  ; 4.494  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.868  ; 4.743  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.774  ; 4.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.767  ; 4.658  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.444  ; 4.335  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.565  ; 4.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.727  ; 4.622  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.542  ; 4.453  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.888  ; 7.472  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.846  ; 4.726  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.775  ; 5.671  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.512  ; 6.110  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.024  ; 4.979  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.693  ; 4.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.123  ; 6.752  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.473  ; 6.298  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.133  ; 4.031  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.153  ; 4.051  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.388  ; 6.987  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 14.068 ; 14.086 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 13.431 ; 13.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 13.637 ; 13.391 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 12.404 ; 12.385 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 13.311 ; 13.222 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.397 ; 11.292 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 13.167 ; 13.023 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 12.562 ; 12.621 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 11.462 ; 11.457 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 12.040 ; 11.932 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 11.552 ; 11.438 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 12.459 ; 12.403 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 12.300 ; 12.124 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.830 ; 11.743 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 13.838 ; 13.692 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 14.068 ; 14.086 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.099 ; 12.009 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 13.018 ; 13.219 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 7.173  ; 7.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.600  ; 6.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 7.047  ; 6.935  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 7.173  ; 7.093  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 6.050  ; 6.042  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.676  ; 6.683  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 6.497  ; 6.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 5.579  ; 5.655  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 6.191  ; 6.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.296  ; 5.148  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 6.492  ; 6.463  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 6.492  ; 6.463  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 5.229  ; 5.170  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 5.286  ; 5.271  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.624  ; 5.577  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 5.550  ; 5.483  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 5.362  ; 5.333  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.239  ; 6.137  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.568  ; 5.494  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.421  ; 5.357  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 8.668  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 7.547  ; 7.437  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 7.801  ; 7.653  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.633  ; 7.526  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.624  ; 6.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 8.668  ; 8.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 7.059  ; 6.941  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 8.604  ; 8.594  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.242  ; 6.233  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.315  ; 5.286  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 7.067  ; 7.561  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 4.391  ; 4.357  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.534  ; 4.760  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 4.534  ; 4.760  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 4.627  ; 4.847  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 5.246  ; 5.550  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.233  ; 5.549  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.654  ; 7.111  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 6.823  ; 7.296  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.561  ; 5.920  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 6.762  ; 7.258  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.234  ; 7.768  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.894  ; 4.895  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.127  ; 2.218  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.983  ; 3.150  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.469  ; 2.551  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.195  ; 2.273  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 2.919  ; 3.076  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.401  ; 2.469  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.425  ; 2.514  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 2.127  ; 2.218  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.704  ; 2.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 2.338  ; 2.416  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.294  ; 2.363  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 2.387  ; 2.514  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.626  ; 2.728  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.119  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.119  ; 2.216  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 2.694  ; 2.839  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 2.349  ; 2.413  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 2.888  ; 3.042  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 2.518  ; 2.610  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.582  ; 3.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 3.582  ; 3.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.261  ; 4.570  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 3.896  ; 4.163  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.156  ; 4.440  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 5.225  ; 5.684  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 4.380  ; 4.683  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.836  ; 4.113  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 4.076  ; 4.344  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 5.032  ; 5.434  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 3.945  ; 4.241  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.715  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.683  ; 3.928  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 4.898  ; 5.284  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 3.810  ; 4.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.152  ; 5.597  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.105  ; 4.404  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.144  ; 4.442  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 6.145  ; 6.670  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.533  ; 4.914  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 6.498  ; 7.081  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 4.692  ; 5.075  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 4.621  ; 5.006  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 5.111  ; 5.476  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 3.886  ; 4.162  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 5.581  ; 6.067  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 3.950  ; 4.239  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 5.046  ; 5.483  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 4.379  ; 4.699  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 5.673  ; 6.164  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.362  ; 4.696  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 4.443  ; 4.780  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 3.904  ; 4.199  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 1.763  ; 1.755  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.847  ; 2.965  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 1.763  ; 1.755  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.829  ; 2.964  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 2.651  ; 2.828  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 2.339  ; 2.417  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.252  ; 2.330  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 3.144  ; 3.303  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.307  ; 4.559  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.003  ; 5.218  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 3.144  ; 3.303  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 4.538  ; 4.778  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 3.639  ; 3.954  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.472  ; 5.581  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.061  ; 3.773  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.081  ; 3.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 3.269  ; 3.532  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.180  ; 3.399  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.081  ; 3.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 4.488  ; 4.480  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.835  ; 1.836  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.079  ; 3.225  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.062  ; 2.084  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.209  ; 2.246  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.133  ; 2.172  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.128  ; 2.150  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 1.981  ; 1.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.044  ; 2.055  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.113  ; 2.132  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.052  ; 2.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.112  ; 4.002  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.186  ; 2.207  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.624  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.487  ; 3.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.287  ; 2.344  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.122  ; 2.146  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.799  ; 3.636  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 2.955  ; 3.082  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 1.835  ; 1.836  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 1.843  ; 1.847  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.858  ; 3.734  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.899  ; 3.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 3.896  ; 4.104  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.995  ; 4.223  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 3.373  ; 3.552  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 3.919  ; 4.163  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 2.957  ; 3.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 3.661  ; 3.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.201  ; 3.349  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.899  ; 3.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.536  ; 3.575  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.214  ; 3.227  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.497  ; 3.662  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.772  ; 3.829  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 3.306  ; 3.519  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 4.181  ; 4.505  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.755  ; 4.013  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 3.195  ; 3.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 3.842  ; 3.593  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.579  ; 2.733  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.052  ; 3.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 3.243  ; 3.433  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 3.328  ; 3.544  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.779  ; 2.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.093  ; 3.294  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.991  ; 3.129  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 2.579  ; 2.733  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 2.839  ; 2.968  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.338  ; 2.407  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.352  ; 2.444  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 2.965  ; 3.144  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 2.352  ; 2.444  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 2.402  ; 2.501  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.552  ; 2.674  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 2.516  ; 2.628  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 2.457  ; 2.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 2.854  ; 2.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 2.535  ; 2.639  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.409  ; 2.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.872  ; 3.036  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 3.483  ; 3.711  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.577  ; 3.808  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.521  ; 3.755  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.044  ; 3.239  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.999  ; 4.292  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 3.237  ; 3.432  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 4.019  ; 4.332  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 2.872  ; 3.036  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.412  ; 2.512  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.637  ;    ;    ; 9.178  ;
; SW[1]      ; LEDR[1]     ; 8.444  ;    ;    ; 8.977  ;
; SW[2]      ; LEDR[2]     ; 8.635  ;    ;    ; 9.127  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.384  ;    ;    ; 8.894  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.586  ;    ;    ; 9.146  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.146  ;    ;    ; 9.703  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.479 ;    ;    ; 11.151 ;
; SW[16]     ; LEDR[16]    ; 8.869  ;    ;    ; 9.457  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.379 ;    ;    ; 5.272 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.309 ;    ;    ; 5.199 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.328 ;    ;    ; 5.228 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.573 ;    ;    ; 5.511 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.478 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.433 ;    ;    ; 5.365 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1408     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22337    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 2105     ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 48       ; 842736   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0        ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660      ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1408     ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0        ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0        ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22337    ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 2105     ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 48       ; 842736   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 144      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1049     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 144      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1049     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 79    ; 79   ;
; Unconstrained Input Port Paths  ; 459   ; 459  ;
; Unconstrained Output Ports      ; 164   ; 164  ;
; Unconstrained Output Port Paths ; 798   ; 798  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Jun 06 15:50:03 2024
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[0]} {u6|sdram_pll_altpll_component|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[1]} {u6|sdram_pll_altpll_component|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[2]} {u6|sdram_pll_altpll_component|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[3]} {u6|sdram_pll_altpll_component|pll1|clk[3]}
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[0]} {my_qsys|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.288               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    10.303               0.000 D5M_PIXLCLK 
    Info (332119):    11.207               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.500               0.000 CLOCK2_50 
    Info (332119):    15.679               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 D5M_PIXLCLK 
    Info (332119):     0.358               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 2.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.869               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    10.152               0.000 D5M_PIXLCLK 
    Info (332119):    11.806               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    13.206               0.000 CLOCK2_50 
    Info (332119):    35.671               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 2.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.307               0.000 CLOCK2_50 
    Info (332119):     3.095               0.000 D5M_PIXLCLK 
    Info (332119):     3.370               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     5.283               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     5.311               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.690               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.687               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.582               0.000 D5M_PIXLCLK 
    Info (332119):    19.700               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.706               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.997 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.151               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    10.974               0.000 D5M_PIXLCLK 
    Info (332119):    11.925               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    15.023               0.000 CLOCK2_50 
    Info (332119):    15.981               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.266
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.266               0.000 D5M_PIXLCLK 
    Info (332119):     0.338               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.353               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.354               0.000 CLOCK2_50 
    Info (332119):     0.354               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.666               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    10.931               0.000 D5M_PIXLCLK 
    Info (332119):    12.689               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    13.854               0.000 CLOCK2_50 
    Info (332119):    36.082               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 2.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.040               0.000 CLOCK2_50 
    Info (332119):     2.687               0.000 D5M_PIXLCLK 
    Info (332119):     2.992               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     4.649               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     4.677               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.679               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.635               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.621               0.000 D5M_PIXLCLK 
    Info (332119):    19.687               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.709               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.438 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.270               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    15.014               0.000 D5M_PIXLCLK 
    Info (332119):    15.397               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    17.318               0.000 CLOCK2_50 
    Info (332119):    17.594               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.108               0.000 D5M_PIXLCLK 
    Info (332119):     0.150               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.172               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.181               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 6.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.149               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    14.390               0.000 D5M_PIXLCLK 
    Info (332119):    15.549               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    16.436               0.000 CLOCK2_50 
    Info (332119):    37.686               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 CLOCK2_50 
    Info (332119):     1.743               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     1.746               0.000 D5M_PIXLCLK 
    Info (332119):     2.818               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     2.827               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.758               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.136               0.000 D5M_PIXLCLK 
    Info (332119):    19.760               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.780               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.566 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5012 megabytes
    Info: Processing ended: Thu Jun 06 15:50:11 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:02


