###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:34:00 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin MINC0/SHA2/\h_reg[245] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[245] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.604
+ Removal                       0.460
+ Phase Shift                   0.000
= Required Time                 3.065
  Arrival Time                  3.140
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.950 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.121 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.291 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.746 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.329 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.053 | 
     | MINC0/SHA2/\h_reg[245]      | R ^        | DFFSR | 0.659 | 0.012 |   3.140 |    3.065 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.108 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.232 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.473 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.883 | 
     | clk__L4_I0             | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.290 | 
     | clk__L5_I2             | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.643 | 
     | clk__L6_I8             | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.045 | 
     | clk__L7_I26            | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.366 | 
     | clk__L8_I103           | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.663 | 
     | MINC0/SHA2/\h_reg[245] | CLK ^      | DFFSR | 0.299 | 0.017 |   2.604 |    2.680 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[4][2] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.569
+ Removal                       0.501
+ Phase Shift                   0.000
= Required Time                 3.071
  Arrival Time                  3.151
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.944 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.115 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.285 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.741 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.316 | 
     | MINC0/SHA2/FE_OFC9172_n_rst | A v -> Y ^ | INVX8 | 0.843 | 0.719 |   3.117 |    3.036 | 
     | MINC0/SHA2/C0/\h_reg[4][2]  | R ^        | DFFSR | 0.885 | 0.035 |   3.151 |    3.071 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.114 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.238 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.478 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    0.888 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.288 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.630 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |    1.981 | 
     | clk__L7_I51                | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |    2.329 | 
     | clk__L8_I203               | A v -> Y ^ | INVX8 | 0.325 | 0.303 |   2.551 |    2.632 | 
     | MINC0/SHA2/C0/\h_reg[4][2] | CLK ^      | DFFSR | 0.336 | 0.019 |   2.569 |    2.650 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][10] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.673
+ Removal                       0.466
+ Phase Shift                   0.000
= Required Time                 3.139
  Arrival Time                  3.223
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.941 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.112 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.282 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.738 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.314 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.129 | 
     | MINC0/SHA2/C0/\h_reg[3][10]    | R ^        | DFFSR | 0.668 | 0.010 |   3.223 |    3.139 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.117 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.241 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.481 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.891 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.291 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.633 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.001 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.403 | 
     | clk__L8_I214                | A v -> Y ^ | INVX8 | 0.324 | 0.322 |   2.641 |    2.725 | 
     | MINC0/SHA2/C0/\h_reg[3][10] | CLK ^      | DFFSR | 0.342 | 0.032 |   2.673 |    2.757 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[0][20] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[0][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.545
+ Removal                       0.494
+ Phase Shift                   0.000
= Required Time                 3.039
  Arrival Time                  3.125
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.938 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.109 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.279 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.735 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.311 | 
     | MINC0/SHA2/FE_OFC9172_n_rst | A v -> Y ^ | INVX8 | 0.843 | 0.719 |   3.117 |    3.030 | 
     | MINC0/SHA2/C0/\h_reg[0][20] | R ^        | DFFSR | 0.855 | 0.009 |   3.125 |    3.039 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.119 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.243 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.484 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    0.894 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.294 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.636 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |    1.987 | 
     | clk__L7_I51                 | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |    2.335 | 
     | clk__L8_I202                | A v -> Y ^ | INVX8 | 0.307 | 0.287 |   2.535 |    2.621 | 
     | MINC0/SHA2/C0/\h_reg[0][20] | CLK ^      | DFFSR | 0.311 | 0.010 |   2.545 |    2.632 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][22] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.598
+ Removal                       0.464
+ Phase Shift                   0.000
= Required Time                 3.062
  Arrival Time                  3.157
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.930 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.101 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.271 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.727 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.310 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.033 | 
     | MINC0/SHA2/C0/\h_reg[5][22] | R ^        | DFFSR | 0.687 | 0.029 |   3.157 |    3.062 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.128 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.252 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.492 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.902 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.309 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.662 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.065 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.386 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.683 | 
     | MINC0/SHA2/C0/\h_reg[5][22] | CLK ^      | DFFSR | 0.298 | 0.010 |   2.598 |    2.693 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][9] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][9] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.659
+ Removal                       0.466
+ Phase Shift                   0.000
= Required Time                 3.126
  Arrival Time                  3.222
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.929 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.100 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.270 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.726 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.301 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.117 | 
     | MINC0/SHA2/C0/\h_reg[3][9]     | R ^        | DFFSR | 0.668 | 0.009 |   3.222 |    3.126 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.129 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.253 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.494 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.904 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.303 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.646 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.013 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.415 | 
     | clk__L8_I215               | A v -> Y ^ | INVX8 | 0.324 | 0.316 |   2.635 |    2.731 | 
     | MINC0/SHA2/C0/\h_reg[3][9] | CLK ^      | DFFSR | 0.341 | 0.024 |   2.659 |    2.755 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][11] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][11] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.659
+ Removal                       0.466
+ Phase Shift                   0.000
= Required Time                 3.126
  Arrival Time                  3.222
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.929 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.100 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.270 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.726 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.301 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.116 | 
     | MINC0/SHA2/C0/\h_reg[3][11]    | R ^        | DFFSR | 0.668 | 0.009 |   3.222 |    3.126 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.129 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.253 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.494 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.904 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.303 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.646 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.014 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.416 | 
     | clk__L8_I215                | A v -> Y ^ | INVX8 | 0.324 | 0.316 |   2.635 |    2.732 | 
     | MINC0/SHA2/C0/\h_reg[3][11] | CLK ^      | DFFSR | 0.341 | 0.024 |   2.659 |    2.756 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][20] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.595
+ Removal                       0.464
+ Phase Shift                   0.000
= Required Time                 3.059
  Arrival Time                  3.157
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.927 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.098 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.268 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.724 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.306 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.030 | 
     | MINC0/SHA2/C0/\h_reg[5][20] | R ^        | DFFSR | 0.688 | 0.029 |   3.157 |    3.059 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.131 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.255 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.496 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.906 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.313 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.665 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.068 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.389 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.686 | 
     | MINC0/SHA2/C0/\h_reg[5][20] | CLK ^      | DFFSR | 0.297 | 0.007 |   2.595 |    2.693 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[4][5] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.569
+ Removal                       0.503
+ Phase Shift                   0.000
= Required Time                 3.073
  Arrival Time                  3.171
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.926 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.097 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.267 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.723 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.298 | 
     | MINC0/SHA2/FE_OFC9172_n_rst | A v -> Y ^ | INVX8 | 0.843 | 0.719 |   3.117 |    3.018 | 
     | MINC0/SHA2/C0/\h_reg[4][5]  | R ^        | DFFSR | 0.899 | 0.055 |   3.171 |    3.073 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.132 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.256 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.496 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.906 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.306 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.648 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |    2.000 | 
     | clk__L7_I51                | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |    2.347 | 
     | clk__L8_I203               | A v -> Y ^ | INVX8 | 0.325 | 0.303 |   2.551 |    2.650 | 
     | MINC0/SHA2/C0/\h_reg[4][5] | CLK ^      | DFFSR | 0.335 | 0.018 |   2.569 |    2.668 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][6] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.599
+ Removal                       0.511
+ Phase Shift                   0.000
= Required Time                 3.110
  Arrival Time                  3.212
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.923 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.094 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.264 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.720 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.303 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.083 | 
     | MINC0/SHA2/C0/\h_reg[5][6]  | R ^        | DFFSR | 0.936 | 0.026 |   3.212 |    3.110 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.135 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.259 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.499 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.909 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.309 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.651 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.006 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.359 | 
     | clk__L8_I191               | A v -> Y ^ | INVX8 | 0.320 | 0.314 |   2.571 |    2.673 | 
     | MINC0/SHA2/C0/\h_reg[5][6] | CLK ^      | DFFSR | 0.335 | 0.027 |   2.599 |    2.701 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[6][22] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[6][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.601
+ Removal                       0.468
+ Phase Shift                   0.000
= Required Time                 3.069
  Arrival Time                  3.171
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.923 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.094 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.264 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.720 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.303 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.026 | 
     | MINC0/SHA2/C0/\h_reg[6][22] | R ^        | DFFSR | 0.706 | 0.043 |   3.171 |    3.069 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.135 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.259 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.500 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.910 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.316 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.669 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.072 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.393 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.690 | 
     | MINC0/SHA2/C0/\h_reg[6][22] | CLK ^      | DFFSR | 0.299 | 0.013 |   2.601 |    2.703 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.599
+ Removal                       0.511
+ Phase Shift                   0.000
= Required Time                 3.110
  Arrival Time                  3.213
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.922 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.093 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.263 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.719 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.301 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.082 | 
     | MINC0/SHA2/C0/\h_reg[5][4]  | R ^        | DFFSR | 0.937 | 0.028 |   3.213 |    3.110 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.136 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.260 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.501 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.911 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.310 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.653 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.007 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.360 | 
     | clk__L8_I191               | A v -> Y ^ | INVX8 | 0.320 | 0.314 |   2.571 |    2.674 | 
     | MINC0/SHA2/C0/\h_reg[5][4] | CLK ^      | DFFSR | 0.335 | 0.027 |   2.599 |    2.702 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][5] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.596
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 3.106
  Arrival Time                  3.212
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.919 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.090 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.260 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.716 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.299 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.079 | 
     | MINC0/SHA2/C0/\h_reg[5][5]  | R ^        | DFFSR | 0.936 | 0.027 |   3.212 |    3.106 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.139 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.263 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.503 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.913 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.313 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.655 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.010 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.363 | 
     | clk__L8_I192               | A v -> Y ^ | INVX8 | 0.315 | 0.324 |   2.581 |    2.687 | 
     | MINC0/SHA2/C0/\h_reg[5][5] | CLK ^      | DFFSR | 0.326 | 0.015 |   2.596 |    2.702 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[7][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[7][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.596
+ Removal                       0.511
+ Phase Shift                   0.000
= Required Time                 3.107
  Arrival Time                  3.219
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.913 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.084 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.254 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.709 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.292 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.073 | 
     | MINC0/SHA2/C0/\h_reg[7][4]  | R ^        | DFFSR | 0.941 | 0.034 |   3.219 |    3.107 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.145 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.269 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.510 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.920 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.320 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.662 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.016 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.370 | 
     | clk__L8_I192               | A v -> Y ^ | INVX8 | 0.315 | 0.324 |   2.581 |    2.694 | 
     | MINC0/SHA2/C0/\h_reg[7][4] | CLK ^      | DFFSR | 0.326 | 0.014 |   2.596 |    2.708 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[7][22] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[7][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.604
+ Removal                       0.470
+ Phase Shift                   0.000
= Required Time                 3.074
  Arrival Time                  3.188
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.911 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.082 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.252 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.708 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.291 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.014 | 
     | MINC0/SHA2/C0/\h_reg[7][22] | R ^        | DFFSR | 0.722 | 0.060 |   3.188 |    3.074 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.147 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.271 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.511 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.921 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.328 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.681 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.084 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.405 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.702 | 
     | MINC0/SHA2/C0/\h_reg[7][22] | CLK ^      | DFFSR | 0.299 | 0.016 |   2.604 |    2.718 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][15] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][15] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.640
+ Removal                       0.462
+ Phase Shift                   0.000
= Required Time                 3.102
  Arrival Time                  3.220
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.907 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.078 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.248 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.704 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.280 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.095 | 
     | MINC0/SHA2/C0/\h_reg[3][15]    | R ^        | DFFSR | 0.668 | 0.007 |   3.220 |    3.102 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.151 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.275 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.515 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.925 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.325 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.667 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.035 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.437 | 
     | clk__L8_I216                | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.740 | 
     | MINC0/SHA2/C0/\h_reg[3][15] | CLK ^      | DFFSR | 0.301 | 0.018 |   2.640 |    2.758 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][8] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.641
+ Removal                       0.462
+ Phase Shift                   0.000
= Required Time                 3.103
  Arrival Time                  3.221
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.907 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.078 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.248 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.703 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.279 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.094 | 
     | MINC0/SHA2/C0/\h_reg[3][8]     | R ^        | DFFSR | 0.668 | 0.009 |   3.221 |    3.103 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.151 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.275 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.516 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.926 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.326 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.668 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.036 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.438 | 
     | clk__L8_I216               | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.741 | 
     | MINC0/SHA2/C0/\h_reg[3][8] | CLK ^      | DFFSR | 0.301 | 0.018 |   2.641 |    2.759 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][12] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.641
+ Removal                       0.462
+ Phase Shift                   0.000
= Required Time                 3.103
  Arrival Time                  3.222
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.906 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.077 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.248 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.703 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.279 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.094 | 
     | MINC0/SHA2/C0/\h_reg[3][12]    | R ^        | DFFSR | 0.668 | 0.009 |   3.222 |    3.103 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.151 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.275 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.516 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.926 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.326 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.668 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.036 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.438 | 
     | clk__L8_I216                | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.741 | 
     | MINC0/SHA2/C0/\h_reg[3][12] | CLK ^      | DFFSR | 0.301 | 0.019 |   2.641 |    2.759 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[7][7] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[7][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.598
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 3.112
  Arrival Time                  3.231
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.905 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.076 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.246 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.702 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.285 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.066 | 
     | MINC0/SHA2/C0/\h_reg[7][7]  | R ^        | DFFSR | 0.947 | 0.046 |   3.231 |    3.112 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.153 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.277 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.517 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.927 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.327 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.669 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.024 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.377 | 
     | clk__L8_I191               | A v -> Y ^ | INVX8 | 0.320 | 0.314 |   2.571 |    2.691 | 
     | MINC0/SHA2/C0/\h_reg[7][7] | CLK ^      | DFFSR | 0.335 | 0.027 |   2.598 |    2.718 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[4][10] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.565
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 3.078
  Arrival Time                  3.198
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.905 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.076 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.246 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.702 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.277 | 
     | MINC0/SHA2/FE_OFC9172_n_rst | A v -> Y ^ | INVX8 | 0.843 | 0.719 |   3.117 |    2.996 | 
     | MINC0/SHA2/C0/\h_reg[4][10] | R ^        | DFFSR | 0.945 | 0.082 |   3.198 |    3.078 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.153 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.277 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.518 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    0.928 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.327 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.670 | 
     | clk__L6_I18                 | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |    2.021 | 
     | clk__L7_I51                 | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |    2.368 | 
     | clk__L8_I203                | A v -> Y ^ | INVX8 | 0.325 | 0.303 |   2.551 |    2.671 | 
     | MINC0/SHA2/C0/\h_reg[4][10] | CLK ^      | DFFSR | 0.334 | 0.014 |   2.565 |    2.685 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[6][20] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[6][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.606
+ Removal                       0.472
+ Phase Shift                   0.000
= Required Time                 3.078
  Arrival Time                  3.201
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.902 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.073 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.243 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.699 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.281 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.005 | 
     | MINC0/SHA2/C0/\h_reg[6][20] | R ^        | DFFSR | 0.730 | 0.073 |   3.201 |    3.078 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.156 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.280 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.521 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.931 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.338 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.690 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.093 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.414 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.711 | 
     | MINC0/SHA2/C0/\h_reg[6][20] | CLK ^      | DFFSR | 0.299 | 0.018 |   2.606 |    2.729 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[6][4] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[6][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.598
+ Removal                       0.514
+ Phase Shift                   0.000
= Required Time                 3.112
  Arrival Time                  3.237
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.900 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.071 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.241 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.696 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.279 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.060 | 
     | MINC0/SHA2/C0/\h_reg[6][4]  | R ^        | DFFSR | 0.949 | 0.052 |   3.237 |    3.112 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.158 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.282 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.523 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.933 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.332 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.675 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.029 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.382 | 
     | clk__L8_I191               | A v -> Y ^ | INVX8 | 0.320 | 0.314 |   2.571 |    2.697 | 
     | MINC0/SHA2/C0/\h_reg[6][4] | CLK ^      | DFFSR | 0.335 | 0.027 |   2.598 |    2.723 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[1][7] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[1][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.641
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.103
  Arrival Time                  3.229
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.899 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.070 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.240 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.696 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.272 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.087 | 
     | MINC0/SHA2/C0/\h_reg[1][7]     | R ^        | DFFSR | 0.671 | 0.016 |   3.229 |    3.103 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.159 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.283 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.523 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.933 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.333 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.675 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.043 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.445 | 
     | clk__L8_I216               | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.748 | 
     | MINC0/SHA2/C0/\h_reg[1][7] | CLK ^      | DFFSR | 0.301 | 0.019 |   2.641 |    2.767 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[7][20] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[7][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.608
+ Removal                       0.472
+ Phase Shift                   0.000
= Required Time                 3.080
  Arrival Time                  3.206
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.899 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.070 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.240 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.696 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.279 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    3.002 | 
     | MINC0/SHA2/C0/\h_reg[7][20] | R ^        | DFFSR | 0.732 | 0.078 |   3.206 |    3.080 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.159 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.283 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.523 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.933 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.340 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.693 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.096 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.417 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.714 | 
     | MINC0/SHA2/C0/\h_reg[7][20] | CLK ^      | DFFSR | 0.299 | 0.020 |   2.608 |    2.734 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][6] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.641
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.104
  Arrival Time                  3.230
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.899 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.070 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.240 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.695 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.271 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.086 | 
     | MINC0/SHA2/C0/\h_reg[3][6]     | R ^        | DFFSR | 0.671 | 0.017 |   3.230 |    3.104 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.159 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.283 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.524 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.934 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.333 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.676 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.044 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.446 | 
     | clk__L8_I216               | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.749 | 
     | MINC0/SHA2/C0/\h_reg[3][6] | CLK ^      | DFFSR | 0.301 | 0.019 |   2.641 |    2.768 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][7] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.641
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.103
  Arrival Time                  3.230
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.899 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.070 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.240 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.695 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.271 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.086 | 
     | MINC0/SHA2/C0/\h_reg[3][7]     | R ^        | DFFSR | 0.671 | 0.017 |   3.230 |    3.103 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.159 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.283 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.524 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.934 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.334 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.676 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.044 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.446 | 
     | clk__L8_I216               | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.749 | 
     | MINC0/SHA2/C0/\h_reg[3][7] | CLK ^      | DFFSR | 0.301 | 0.018 |   2.641 |    2.767 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][14] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][14] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.640
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.102
  Arrival Time                  3.229
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.898 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.069 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.240 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.695 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.271 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.086 | 
     | MINC0/SHA2/C0/\h_reg[3][14]    | R ^        | DFFSR | 0.671 | 0.016 |   3.229 |    3.102 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.159 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.283 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.524 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.934 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.334 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.676 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.044 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.446 | 
     | clk__L8_I216                | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.749 | 
     | MINC0/SHA2/C0/\h_reg[3][14] | CLK ^      | DFFSR | 0.301 | 0.017 |   2.640 |    2.766 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin MINC0/SHA2/\h_reg[120] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[120] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.567
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.066
  Arrival Time                  3.196
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.895 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.066 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.236 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.267 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.032 | 
     | MINC0/SHA2/\h_reg[120]      | R ^        | DFFSR | 0.921 | 0.034 |   3.196 |    3.066 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.163 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.287 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.528 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.938 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.680 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.034 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.388 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.685 | 
     | MINC0/SHA2/\h_reg[120] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.567 |    2.697 | 
     +----------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[2][23] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[2][23] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.674
+ Removal                       0.469
+ Phase Shift                   0.000
= Required Time                 3.143
  Arrival Time                  3.274
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.894 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.065 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.236 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.267 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.082 | 
     | MINC0/SHA2/C0/\h_reg[2][23]    | R ^        | DFFSR | 0.684 | 0.061 |   3.274 |    3.143 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.163 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.287 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.528 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.938 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.680 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.048 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.450 | 
     | clk__L8_I214                | A v -> Y ^ | INVX8 | 0.324 | 0.322 |   2.641 |    2.772 | 
     | MINC0/SHA2/C0/\h_reg[2][23] | CLK ^      | DFFSR | 0.342 | 0.033 |   2.674 |    2.805 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin MINC0/SHA2/\h_reg[124] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[124] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.567
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.066
  Arrival Time                  3.197
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.894 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.065 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.235 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.267 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.032 | 
     | MINC0/SHA2/\h_reg[124]      | R ^        | DFFSR | 0.921 | 0.034 |   3.197 |    3.066 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.163 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.287 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.528 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.938 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.680 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.035 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.388 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.685 | 
     | MINC0/SHA2/\h_reg[124] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.567 |    2.697 | 
     +----------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin MINC0/SHA2/\h_reg[123] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[123] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.567
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.066
  Arrival Time                  3.197
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.894 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.065 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.235 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.266 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.032 | 
     | MINC0/SHA2/\h_reg[123]      | R ^        | DFFSR | 0.921 | 0.034 |   3.197 |    3.066 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.164 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.288 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.528 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.938 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.680 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.035 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.388 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.686 | 
     | MINC0/SHA2/\h_reg[123] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.567 |    2.697 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[1][22] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[1][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.675
+ Removal                       0.469
+ Phase Shift                   0.000
= Required Time                 3.144
  Arrival Time                  3.275
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.894 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.065 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.235 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.266 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.082 | 
     | MINC0/SHA2/C0/\h_reg[1][22]    | R ^        | DFFSR | 0.684 | 0.062 |   3.275 |    3.144 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.164 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.288 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.528 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.938 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.680 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.048 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.450 | 
     | clk__L8_I214                | A v -> Y ^ | INVX8 | 0.324 | 0.322 |   2.641 |    2.772 | 
     | MINC0/SHA2/C0/\h_reg[1][22] | CLK ^      | DFFSR | 0.342 | 0.033 |   2.675 |    2.806 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[1][23] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[1][23] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.675
+ Removal                       0.469
+ Phase Shift                   0.000
= Required Time                 3.144
  Arrival Time                  3.275
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.894 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.065 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.235 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.691 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.266 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.082 | 
     | MINC0/SHA2/C0/\h_reg[1][23]    | R ^        | DFFSR | 0.684 | 0.062 |   3.275 |    3.144 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.164 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.288 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.529 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.939 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.338 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.681 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.049 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.450 | 
     | clk__L8_I214                | A v -> Y ^ | INVX8 | 0.324 | 0.322 |   2.641 |    2.772 | 
     | MINC0/SHA2/C0/\h_reg[1][23] | CLK ^      | DFFSR | 0.342 | 0.034 |   2.675 |    2.806 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[7][21] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[7][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.609
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.082
  Arrival Time                  3.215
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.892 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.063 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.233 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.689 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.272 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.995 | 
     | MINC0/SHA2/C0/\h_reg[7][21] | R ^        | DFFSR | 0.736 | 0.086 |   3.215 |    3.082 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.166 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.290 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.530 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.940 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.347 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.700 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.103 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.424 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.721 | 
     | MINC0/SHA2/C0/\h_reg[7][21] | CLK ^      | DFFSR | 0.299 | 0.021 |   2.609 |    2.742 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin MINC0/SHA2/\h_reg[127] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[127] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.567
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.066
  Arrival Time                  3.199
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.892 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.063 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.233 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.688 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.264 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.029 | 
     | MINC0/SHA2/\h_reg[127]      | R ^        | DFFSR | 0.921 | 0.037 |   3.199 |    3.066 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.166 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.290 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.531 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.941 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.341 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.683 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.037 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.391 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.688 | 
     | MINC0/SHA2/\h_reg[127] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.567 |    2.700 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[4][8] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[4][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.560
+ Removal                       0.516
+ Phase Shift                   0.000
= Required Time                 3.076
  Arrival Time                  3.209
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.891 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.062 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.232 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.688 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.263 | 
     | MINC0/SHA2/FE_OFC9172_n_rst | A v -> Y ^ | INVX8 | 0.843 | 0.719 |   3.117 |    2.983 | 
     | MINC0/SHA2/C0/\h_reg[4][8]  | R ^        | DFFSR | 0.961 | 0.093 |   3.209 |    3.076 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.167 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.291 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.531 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    0.941 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.341 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.683 | 
     | clk__L6_I18                | A v -> Y ^ | INVX8 | 0.326 | 0.351 |   1.901 |    2.035 | 
     | clk__L7_I51                | A ^ -> Y v | INVX8 | 0.326 | 0.347 |   2.248 |    2.382 | 
     | clk__L8_I203               | A v -> Y ^ | INVX8 | 0.325 | 0.303 |   2.551 |    2.685 | 
     | MINC0/SHA2/C0/\h_reg[4][8] | CLK ^      | DFFSR | 0.332 | 0.009 |   2.560 |    2.694 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin MINC0/SHA2/\h_reg[48] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[48] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                    (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.673
+ Removal                       0.523
+ Phase Shift                   0.000
= Required Time                 3.197
  Arrival Time                  3.331
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.891 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.062 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.232 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.688 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.263 | 
     | MINC0/SHA2/FE_OFC9162_n_rst | A v -> Y ^ | INVX8 | 0.955 | 0.900 |   3.297 |    3.163 | 
     | MINC0/SHA2/\h_reg[48]       | R ^        | DFFSR | 0.993 | 0.033 |   3.331 |    3.197 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                       |            |       |       |       |  Time   |   Time   | 
     |-----------------------+------------+-------+-------+-------+---------+----------| 
     |                       | clk ^      |       | 0.079 |       |   0.033 |    0.167 | 
     | clk__L1_I0            | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.291 | 
     | clk__L2_I0            | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.532 | 
     | clk__L3_I0            | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.942 | 
     | clk__L4_I1            | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.341 | 
     | clk__L5_I5            | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.684 | 
     | clk__L6_I19           | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.051 | 
     | clk__L7_I54           | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.453 | 
     | clk__L8_I213          | A v -> Y ^ | INVX8 | 0.334 | 0.344 |   2.664 |    2.798 | 
     | MINC0/SHA2/\h_reg[48] | CLK ^      | DFFSR | 0.337 | 0.010 |   2.673 |    2.807 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[2][7] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[2][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.639
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.102
  Arrival Time                  3.236
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.891 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.062 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.232 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.687 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.263 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.078 | 
     | MINC0/SHA2/C0/\h_reg[2][7]     | R ^        | DFFSR | 0.672 | 0.023 |   3.236 |    3.102 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.167 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.291 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    0.532 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.942 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.342 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.550 |    1.684 | 
     | clk__L6_I19                | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.052 | 
     | clk__L7_I54                | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.454 | 
     | clk__L8_I216               | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.757 | 
     | MINC0/SHA2/C0/\h_reg[2][7] | CLK ^      | DFFSR | 0.300 | 0.016 |   2.639 |    2.773 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][26] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][26] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.610
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.083
  Arrival Time                  3.220
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.887 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.058 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.229 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.684 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.267 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.991 | 
     | MINC0/SHA2/C0/\h_reg[5][26] | R ^        | DFFSR | 0.737 | 0.092 |   3.220 |    3.083 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.170 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.294 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.535 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.945 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.352 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.705 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.107 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.428 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.725 | 
     | MINC0/SHA2/C0/\h_reg[5][26] | CLK ^      | DFFSR | 0.299 | 0.022 |   2.610 |    2.747 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin MINC0/SHA2/\h_reg[138] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[138] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.566
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.065
  Arrival Time                  3.203
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.887 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.058 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.228 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.684 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.259 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.025 | 
     | MINC0/SHA2/\h_reg[138]      | R ^        | DFFSR | 0.922 | 0.040 |   3.203 |    3.065 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.171 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.295 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.536 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.946 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.345 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.688 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.042 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.395 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.693 | 
     | MINC0/SHA2/\h_reg[138] | CLK ^      | DFFSR | 0.284 | 0.011 |   2.566 |    2.704 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin MINC0/SHA2/\h_reg[136] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[136] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.567
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.066
  Arrival Time                  3.204
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.887 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.058 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.228 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.684 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.259 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.024 | 
     | MINC0/SHA2/\h_reg[136]      | R ^        | DFFSR | 0.922 | 0.041 |   3.204 |    3.066 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.171 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.295 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.536 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.946 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.345 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.688 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.042 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.395 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.693 | 
     | MINC0/SHA2/\h_reg[136] | CLK ^      | DFFSR | 0.284 | 0.012 |   2.567 |    2.705 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][21] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.610
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.083
  Arrival Time                  3.222
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.886 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.057 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.227 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.683 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.266 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.989 | 
     | MINC0/SHA2/C0/\h_reg[5][21] | R ^        | DFFSR | 0.738 | 0.094 |   3.222 |    3.083 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.172 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.296 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.536 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.946 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.353 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.706 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.109 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.430 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.727 | 
     | MINC0/SHA2/C0/\h_reg[5][21] | CLK ^      | DFFSR | 0.299 | 0.023 |   2.610 |    2.749 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][24] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][24] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.594
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.067
  Arrival Time                  3.206
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.886 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.057 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.227 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.683 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.266 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.989 | 
     | MINC0/SHA2/C0/\h_reg[5][24] | R ^        | DFFSR | 0.732 | 0.078 |   3.206 |    3.067 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.172 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.296 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.536 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.946 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.353 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.706 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.109 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.430 | 
     | clk__L8_I105                | A v -> Y ^ | INVX8 | 0.296 | 0.287 |   2.578 |    2.717 | 
     | MINC0/SHA2/C0/\h_reg[5][24] | CLK ^      | DFFSR | 0.301 | 0.016 |   2.594 |    2.733 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][25] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][25] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.594
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.067
  Arrival Time                  3.206
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.886 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.057 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.227 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.682 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.265 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.989 | 
     | MINC0/SHA2/C0/\h_reg[5][25] | R ^        | DFFSR | 0.732 | 0.078 |   3.206 |    3.067 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.172 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.296 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.537 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.947 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.354 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.707 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.109 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.430 | 
     | clk__L8_I105                | A v -> Y ^ | INVX8 | 0.296 | 0.287 |   2.578 |    2.717 | 
     | MINC0/SHA2/C0/\h_reg[5][25] | CLK ^      | DFFSR | 0.301 | 0.016 |   2.594 |    2.734 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][27] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][27] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.594
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.067
  Arrival Time                  3.206
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.885 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.056 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.226 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.682 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.265 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.988 | 
     | MINC0/SHA2/C0/\h_reg[5][27] | R ^        | DFFSR | 0.732 | 0.078 |   3.206 |    3.067 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.172 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.296 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.537 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.947 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.354 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.707 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.109 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.430 | 
     | clk__L8_I105                | A v -> Y ^ | INVX8 | 0.296 | 0.287 |   2.578 |    2.718 | 
     | MINC0/SHA2/C0/\h_reg[5][27] | CLK ^      | DFFSR | 0.301 | 0.016 |   2.594 |    2.734 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin MINC0/SHA2/\h_reg[125] /CLK 
Endpoint:   MINC0/SHA2/\h_reg[125] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.566
+ Removal                       0.499
+ Phase Shift                   0.000
= Required Time                 3.065
  Arrival Time                  3.205
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.885 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.056 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.226 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.682 | 
     | MINC0/FE_OFC9154_n_rst      | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.258 | 
     | MINC0/SHA2/FE_OFC9173_n_rst | A v -> Y ^ | INVX8 | 0.902 | 0.765 |   3.163 |    3.023 | 
     | MINC0/SHA2/\h_reg[125]      | R ^        | DFFSR | 0.922 | 0.043 |   3.205 |    3.065 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |            |       |       |       |  Time   |   Time   | 
     |------------------------+------------+-------+-------+-------+---------+----------| 
     |                        | clk ^      |       | 0.079 |       |   0.033 |    0.173 | 
     | clk__L1_I0             | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.297 | 
     | clk__L2_I0             | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.537 | 
     | clk__L3_I0             | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.947 | 
     | clk__L4_I1             | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.347 | 
     | clk__L5_I5             | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.689 | 
     | clk__L6_I17            | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.044 | 
     | clk__L7_I48            | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.397 | 
     | clk__L8_I189           | A v -> Y ^ | INVX8 | 0.280 | 0.298 |   2.555 |    2.694 | 
     | MINC0/SHA2/\h_reg[125] | CLK ^      | DFFSR | 0.284 | 0.011 |   2.566 |    2.706 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[8][11] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[8][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: rx_data[596]                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.635
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 2.616
  Arrival Time                  2.756
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                |         |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                | rx_data[596] ^ |         | 0.120 |       |   0.000 |   -0.140 | 
     | MINC0/FE_PHC12710_rx_data_596_ | A ^ -> Y ^     | BUFX2   | 0.066 | 0.317 |   0.317 |    0.176 | 
     | MINC0/FE_PHC12307_rx_data_596_ | A ^ -> Y ^     | BUFX2   | 0.123 | 0.212 |   0.528 |    0.388 | 
     | MINC0/FE_PHC11927_rx_data_596_ | A ^ -> Y ^     | CLKBUF3 | 0.191 | 0.562 |   1.090 |    0.950 | 
     | MINC0/FE_PHC11493_rx_data_596_ | A ^ -> Y ^     | CLKBUF3 | 0.201 | 0.589 |   1.679 |    1.539 | 
     | MINC0/FE_PHC11247_rx_data_596_ | A ^ -> Y ^     | CLKBUF3 | 0.207 | 0.598 |   2.277 |    2.137 | 
     | MINC0/U804                     | A ^ -> Y ^     | AND2X2  | 0.180 | 0.266 |   2.544 |    2.403 | 
     | MINC0/SHA1/M0/U7900            | A ^ -> Y v     | MUX2X1  | 0.125 | 0.113 |   2.657 |    2.516 | 
     | MINC0/SHA1/M0/U3341            | A v -> Y ^     | INVX1   | 0.099 | 0.099 |   2.756 |    2.616 | 
     | MINC0/SHA1/M0/\w_reg[8][11]    | D ^            | DFFSR   | 0.099 | 0.000 |   2.756 |    2.616 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.173 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.297 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.538 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.948 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.355 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.707 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.110 | 
     | clk__L7_I25                 | A ^ -> Y v | INVX8 | 0.342 | 0.328 |   2.298 |    2.438 | 
     | clk__L8_I99                 | A v -> Y ^ | INVX8 | 0.305 | 0.311 |   2.609 |    2.750 | 
     | MINC0/SHA1/M0/\w_reg[8][11] | CLK ^      | DFFSR | 0.313 | 0.026 |   2.635 |    2.775 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[5][7] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[5][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.597
+ Removal                       0.514
+ Phase Shift                   0.000
= Required Time                 3.112
  Arrival Time                  3.253
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.884 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.055 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.225 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.681 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.264 | 
     | MINC0/SHA2/FE_OFC9165_n_rst | A v -> Y ^ | INVX8 | 0.912 | 0.781 |   3.185 |    3.044 | 
     | MINC0/SHA2/C0/\h_reg[5][7]  | R ^        | DFFSR | 0.952 | 0.068 |   3.253 |    3.112 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.079 |       |   0.033 |    0.174 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.298 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.538 | 
     | clk__L3_I0                 | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.948 | 
     | clk__L4_I1                 | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.348 | 
     | clk__L5_I5                 | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.690 | 
     | clk__L6_I17                | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.045 | 
     | clk__L7_I48                | A ^ -> Y v | INVX8 | 0.357 | 0.353 |   2.257 |    2.398 | 
     | clk__L8_I191               | A v -> Y ^ | INVX8 | 0.320 | 0.314 |   2.571 |    2.712 | 
     | MINC0/SHA2/C0/\h_reg[5][7] | CLK ^      | DFFSR | 0.335 | 0.026 |   2.597 |    2.738 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[6][21] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[6][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.610
+ Removal                       0.473
+ Phase Shift                   0.000
= Required Time                 3.083
  Arrival Time                  3.225
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | n_rst ^    |       | 0.070 |       |   1.025 |    0.884 | 
     | FE_PHC11319_n_rst           | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.055 | 
     | FE_PHC11777_n_rst           | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.225 | 
     | FE_PHC10930_n_rst           | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.680 | 
     | FE_OFC9155_n_rst            | A ^ -> Y v | INVX8 | 0.881 | 0.583 |   2.405 |    2.263 | 
     | MINC0/SHA2/FE_OFC9183_n_rst | A v -> Y ^ | INVX8 | 0.632 | 0.724 |   3.128 |    2.987 | 
     | MINC0/SHA2/C0/\h_reg[6][21] | R ^        | DFFSR | 0.738 | 0.097 |   3.225 |    3.083 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.174 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.298 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.539 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.949 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.356 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    1.709 | 
     | clk__L6_I8                  | A v -> Y ^ | INVX8 | 0.348 | 0.403 |   1.970 |    2.111 | 
     | clk__L7_I26                 | A ^ -> Y v | INVX8 | 0.325 | 0.321 |   2.291 |    2.432 | 
     | clk__L8_I103                | A v -> Y ^ | INVX8 | 0.293 | 0.297 |   2.588 |    2.729 | 
     | MINC0/SHA2/C0/\h_reg[6][21] | CLK ^      | DFFSR | 0.299 | 0.023 |   2.610 |    2.752 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin MINC0/SHA2/C0/\h_reg[3][13] /CLK 
Endpoint:   MINC0/SHA2/C0/\h_reg[3][13] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.638
+ Removal                       0.463
+ Phase Shift                   0.000
= Required Time                 3.100
  Arrival Time                  3.242
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |            |       |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                | n_rst ^    |       | 0.070 |       |   1.025 |    0.883 | 
     | FE_PHC11319_n_rst              | A ^ -> Y ^ | BUFX2 | 0.069 | 0.171 |   1.196 |    1.054 | 
     | FE_PHC11777_n_rst              | A ^ -> Y ^ | BUFX2 | 0.072 | 0.170 |   1.366 |    1.224 | 
     | FE_PHC10930_n_rst              | A ^ -> Y ^ | BUFX2 | 0.476 | 0.456 |   1.822 |    1.680 | 
     | MINC0/FE_OFC9154_n_rst         | A ^ -> Y v | INVX8 | 0.854 | 0.576 |   2.397 |    2.255 | 
     | MINC0/SHA2/C0/FE_OFC9187_n_rst | A v -> Y ^ | INVX8 | 0.665 | 0.815 |   3.213 |    3.071 | 
     | MINC0/SHA2/C0/\h_reg[3][13]    | R ^        | DFFSR | 0.673 | 0.030 |   3.242 |    3.100 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.175 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.299 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    0.540 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    0.950 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.349 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    1.692 | 
     | clk__L6_I19                 | A v -> Y ^ | INVX8 | 0.353 | 0.368 |   1.917 |    2.059 | 
     | clk__L7_I54                 | A ^ -> Y v | INVX8 | 0.396 | 0.402 |   2.319 |    2.461 | 
     | clk__L8_I216                | A v -> Y ^ | INVX8 | 0.292 | 0.303 |   2.622 |    2.764 | 
     | MINC0/SHA2/C0/\h_reg[3][13] | CLK ^      | DFFSR | 0.300 | 0.015 |   2.638 |    2.780 | 
     +---------------------------------------------------------------------------------------+ 

