// Seed: 1076619881
module module_0 (
    output wire id_0,
    output wor id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output supply1 id_5
);
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input wand id_10,
    input tri id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output tri1 id_16,
    input wire id_17,
    input wire id_18,
    inout wire id_19,
    input uwire id_20,
    input supply0 id_21,
    output wand id_22,
    output wor id_23,
    input tri1 id_24
);
  initial assume (id_19);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_19,
      id_10,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
