{"1aa4a2e3-f8a0-4bf6-9abb-94121c6170f6": {"id": "1aa4a2e3-f8a0-4bf6-9abb-94121c6170f6", "cost": null, "description": "The earner of this badge demonstrated the knowledge required for running a complete place and route flow on block-level designs using the Synopsys IC Compiler\u2122 II tool. This includes GUI usage for analyzing the layout during the various design phases, creating NDM reference libraries, creating block-level floorplans, performing concurrent MCMM standard cell placement and related optimizations, and generating the output files for signoff extraction and static timing analysis.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "IC Compiler II: Block Level Implementation Exam", "vanity_slug": "ic-compiler-ii-block-level-implementation-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": false, "translatable": false, "image": {"id": "97f4cd39-0f29-433d-9034-bda827f36e68", "url": "https://images.credly.com/images/97f4cd39-0f29-433d-9034-bda827f36e68/image.png"}, "image_url": "https://images.credly.com/images/97f4cd39-0f29-433d-9034-bda827f36e68/image.png", "url": "https://www.credly.com/org/synopsys/badge/ic-compiler-ii-block-level-implementation-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "a0d883a5-e810-4f99-9b38-a76a14284026", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn/home"}], "endorsements": [], "skills": [{"id": "360db4e3-c3e4-4f4f-928a-ce5582611c9f", "name": "EDA", "vanity_slug": "eda"}, {"id": "555be1c4-359b-49c1-8244-69d41b2d8f98", "name": "IC Compiler", "vanity_slug": "ic-compiler"}, {"id": "d66917af-38ad-452b-86ce-09e96d962062", "name": "IC Compiler II", "vanity_slug": "ic-compiler-ii"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "fd9ea49c-78ba-44b7-ac06-3631c309d9ee", "name": "Implementation", "vanity_slug": "implementation"}, {"id": "f6c27061-95e0-4fd1-9724-6fcd673d6197", "name": "Physical Verification", "vanity_slug": "physical-verification"}, {"id": "1bcb4397-b290-410f-a128-1dd96989e63b", "name": "Place And Route", "vanity_slug": "place-and-route"}, {"id": "a43a5697-a3c9-4ccd-b7ac-d6da562731b0", "name": "Synopsys", "vanity_slug": "synopsys"}, {"id": "bb1722d2-3869-4609-b7d0-2bd20bd0694b", "name": "Timing Analysis", "vanity_slug": "timing-analysis.1a32fa01"}]}, "718cc68b-acf5-417b-bcc4-8317b413e3c1": {"id": "718cc68b-acf5-417b-bcc4-8317b413e3c1", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required for design creation and synthesis using the Synopsys Fusion Compiler\u2122 tool. This includes GUI usage, creating design library, reading, and managing RTL, applying power intent, floor planning, performing MCMM set up, configuring CCD optimization, configuring power optimization, and employing techniques to improve timing and congestion.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Fusion Compiler: Design Creation and Synthesis Exam", "vanity_slug": "fusion-compiler-design-creation-and-synthesis-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": true, "translatable": false, "image": {"id": "b90d0e95-6f37-4d91-8fe9-71d2aa1f8d70", "url": "https://images.credly.com/images/b90d0e95-6f37-4d91-8fe9-71d2aa1f8d70/image.png"}, "image_url": "https://images.credly.com/images/b90d0e95-6f37-4d91-8fe9-71d2aa1f8d70/image.png", "url": "https://www.credly.com/org/synopsys/badge/fusion-compiler-design-creation-and-synthesis-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "1f704db8-df16-4501-89c3-26d30108dd03", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn/home"}], "endorsements": [], "skills": [{"id": "360db4e3-c3e4-4f4f-928a-ce5582611c9f", "name": "EDA", "vanity_slug": "eda"}, {"id": "22b9e57b-7316-445d-9401-65bbbdead6a3", "name": "Fusion Compiler", "vanity_slug": "fusion-compiler"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "bd1c537d-ba5e-4d4b-a45a-854cce12ef8b", "name": "RTL Synthesis", "vanity_slug": "rtl-synthesis"}, {"id": "a43a5697-a3c9-4ccd-b7ac-d6da562731b0", "name": "Synopsys", "vanity_slug": "synopsys"}, {"id": "2f7ed34b-1082-4ec9-9666-e502749aa172", "name": "Synthesis", "vanity_slug": "synthesis"}]}, "3e6caa48-96c1-4d17-af63-9c95ecaa70e6": {"id": "3e6caa48-96c1-4d17-af63-9c95ecaa70e6", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required on CMOS technology including CMOS device fabrication process, CMOS design rules, CMOS logic circuits and topologies, and circuit characterization and process enhancement techniques.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Purple Certification: CMOS Fundamentals Exam", "vanity_slug": "purple-certification-cmos-fundamentals-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": true, "translatable": false, "image": {"id": "41214b74-1aa8-40b1-b4eb-8aecb71ddbde", "url": "https://images.credly.com/images/41214b74-1aa8-40b1-b4eb-8aecb71ddbde/image.png"}, "image_url": "https://images.credly.com/images/41214b74-1aa8-40b1-b4eb-8aecb71ddbde/image.png", "url": "https://www.credly.com/org/synopsys/badge/purple-certification-cmos-fundamentals-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "46346f31-55c5-40ff-b4be-f426fbd24991", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn"}], "endorsements": [], "skills": [{"id": "1e25eb2b-6ee7-4f75-8403-e2c0575b389a", "name": "ASIC", "vanity_slug": "asic"}, {"id": "da48ae4e-1fa3-47d6-95d2-7621de761d2d", "name": "CMOS", "vanity_slug": "cmos"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "7b090d64-4fc2-481c-945b-9f638de55d43", "name": "Purple Certification", "vanity_slug": "purple-certification"}, {"id": "e0a63dd3-1dba-43ba-8f2c-13fa5d7f22b4", "name": "VLSI", "vanity_slug": "vlsi"}]}, "06b96044-f040-4d69-8c5e-e79926f9aca3": {"id": "06b96044-f040-4d69-8c5e-e79926f9aca3", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required for completing key block-level floorplanning steps using the Synopsys Fusion Compiler\u2122 tool. This includes executing clock tree synthesis (CTS) or the concurrent clock-and-data (CCD) flow, analyzing the clock tree, running post-CTS global route-based optimization, specifying timing and DRC constraints, performing routing setup and routing, and optimizing the post-route design.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Fusion Compiler: Design Implementation Exam", "vanity_slug": "fusion-compiler-design-implementation-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": false, "translatable": false, "image": {"id": "dbb9898d-c9f3-49d9-a98f-8cd093632593", "url": "https://images.credly.com/images/dbb9898d-c9f3-49d9-a98f-8cd093632593/image.png"}, "image_url": "https://images.credly.com/images/dbb9898d-c9f3-49d9-a98f-8cd093632593/image.png", "url": "https://www.credly.com/org/synopsys/badge/fusion-compiler-design-implementation-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "ed1dd234-5b3b-4c52-8a7f-e31b977a3f01", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn/home"}], "endorsements": [], "skills": [{"id": "360db4e3-c3e4-4f4f-928a-ce5582611c9f", "name": "EDA", "vanity_slug": "eda"}, {"id": "22b9e57b-7316-445d-9401-65bbbdead6a3", "name": "Fusion Compiler", "vanity_slug": "fusion-compiler"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "fd9ea49c-78ba-44b7-ac06-3631c309d9ee", "name": "Implementation", "vanity_slug": "implementation"}, {"id": "f6c27061-95e0-4fd1-9724-6fcd673d6197", "name": "Physical Verification", "vanity_slug": "physical-verification"}, {"id": "1bcb4397-b290-410f-a128-1dd96989e63b", "name": "Place And Route", "vanity_slug": "place-and-route"}, {"id": "a43a5697-a3c9-4ccd-b7ac-d6da562731b0", "name": "Synopsys", "vanity_slug": "synopsys"}, {"id": "bb1722d2-3869-4609-b7d0-2bd20bd0694b", "name": "Timing Analysis", "vanity_slug": "timing-analysis.1a32fa01"}]}, "90410c45-cdf8-4f1d-8cec-d0b0bdca13cc": {"id": "90410c45-cdf8-4f1d-8cec-d0b0bdca13cc", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required for different types of integrated circuits and their descriptions using system description languages, ASIC design flow and synthesis methods, the process of physical synthesis and ASIC design signoff for fabrication.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Purple Certification: ASIC Design Flow Exam", "vanity_slug": "purple-certification-asic-design-flow-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": false, "translatable": false, "image": {"id": "8c2b8aa5-e600-4927-85f7-cba2a58d314c", "url": "https://images.credly.com/images/8c2b8aa5-e600-4927-85f7-cba2a58d314c/image.png"}, "image_url": "https://images.credly.com/images/8c2b8aa5-e600-4927-85f7-cba2a58d314c/image.png", "url": "https://www.credly.com/org/synopsys/badge/purple-certification-asic-design-flow-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "db42eeb2-bf27-4cfd-b8fe-a3dfb524a066", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn/home"}], "endorsements": [], "skills": [{"id": "1e25eb2b-6ee7-4f75-8403-e2c0575b389a", "name": "ASIC", "vanity_slug": "asic"}, {"id": "360db4e3-c3e4-4f4f-928a-ce5582611c9f", "name": "EDA", "vanity_slug": "eda"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "7b090d64-4fc2-481c-945b-9f638de55d43", "name": "Purple Certification", "vanity_slug": "purple-certification"}, {"id": "a43a5697-a3c9-4ccd-b7ac-d6da562731b0", "name": "Synopsys", "vanity_slug": "synopsys"}, {"id": "e0a63dd3-1dba-43ba-8f2c-13fa5d7f22b4", "name": "VLSI", "vanity_slug": "vlsi"}]}, "3661d92e-7191-4f5c-b27d-9002a3a34597": {"id": "3661d92e-7191-4f5c-b27d-9002a3a34597", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required on digital logic design fundamentals, design techniques for logic optimization, sequential and combinational CMOS logic design, finite state machines, and timing basics in digital design.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Purple Certification: Digital Design Fundamentals Exam", "vanity_slug": "purple-certification-digital-design-fundamentals-ex", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": false, "translatable": false, "image": {"id": "27d292e1-f371-4606-bc19-d3e6a88039d7", "url": "https://images.credly.com/images/27d292e1-f371-4606-bc19-d3e6a88039d7/image.png"}, "image_url": "https://images.credly.com/images/27d292e1-f371-4606-bc19-d3e6a88039d7/image.png", "url": "https://www.credly.com/org/synopsys/badge/purple-certification-digital-design-fundamentals-ex", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "af41c5b6-1034-41ff-bdb5-3552925f1b6e", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn/home"}], "endorsements": [], "skills": [{"id": "2c9ad46c-103b-47dd-bbf2-78a84f14f75a", "name": "Digital Design", "vanity_slug": "digital-design"}, {"id": "360db4e3-c3e4-4f4f-928a-ce5582611c9f", "name": "EDA", "vanity_slug": "eda"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "7b090d64-4fc2-481c-945b-9f638de55d43", "name": "Purple Certification", "vanity_slug": "purple-certification"}, {"id": "a43a5697-a3c9-4ccd-b7ac-d6da562731b0", "name": "Synopsys", "vanity_slug": "synopsys"}, {"id": "e0a63dd3-1dba-43ba-8f2c-13fa5d7f22b4", "name": "VLSI", "vanity_slug": "vlsi"}]}, "fda5520a-134c-4efe-8e16-9428765bba7d": {"id": "fda5520a-134c-4efe-8e16-9428765bba7d", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required on very deep submicron (VDSM) fundamentals, VDSM design trends, challenges in VDSM designs, and methods to address these challenges.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Purple Certification: Very Deep Submicron (VDSM) Fundamentals Exam", "vanity_slug": "purple-certification-very-deep-submicron-vdsm-funda", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": true, "translatable": false, "image": {"id": "b6d3eaba-e7d5-473d-b404-8cddab6f5270", "url": "https://images.credly.com/images/b6d3eaba-e7d5-473d-b404-8cddab6f5270/image.png"}, "image_url": "https://images.credly.com/images/b6d3eaba-e7d5-473d-b404-8cddab6f5270/image.png", "url": "https://www.credly.com/org/synopsys/badge/purple-certification-very-deep-submicron-vdsm-funda", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "4ec5726c-9be3-4393-a970-0ad10d0f4ee8", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn"}], "endorsements": [], "skills": [{"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "7b090d64-4fc2-481c-945b-9f638de55d43", "name": "Purple Certification", "vanity_slug": "purple-certification"}, {"id": "ab6bd0c1-b97a-4033-97ef-576ca24e4630", "name": "VDSM", "vanity_slug": "vdsm"}, {"id": "1f7a4d6d-aa54-466b-bc20-20952d8dc5f9", "name": "Very Deep SubMicron", "vanity_slug": "very-deep-submicron"}]}, "5b39f165-1f4c-487a-a787-74b707be46bf": {"id": "5b39f165-1f4c-487a-a787-74b707be46bf", "cost": null, "description": "The earner of this badge has demonstrated the knowledge required on VLSI design basics including CMOS circuit representation, a re-convergent model for CMOS VLSI designs, logic synthesis, technology libraries, CMOS circuit timing parameters and delay estimations, and subsystem design basics.", "global_activity_url": "https://www.synopsys.com/support/training/badging-certification.html", "earn_this_badge_url": null, "enable_earn_this_badge": false, "enable_detail_attribute_visibility": true, "level": "Foundational", "name": "Purple Certification: VLSI Basics Exam", "vanity_slug": "purple-certification-vlsi-basics-exam", "time_to_earn": null, "type_category": "Validation", "show_badge_lmi": false, "show_skill_tag_links": false, "translatable": false, "image": {"id": "dba0becd-e30e-4f3a-bbc4-264ae5f1f382", "url": "https://images.credly.com/images/dba0becd-e30e-4f3a-bbc4-264ae5f1f382/image.png"}, "image_url": "https://images.credly.com/images/dba0becd-e30e-4f3a-bbc4-264ae5f1f382/image.png", "url": "https://www.credly.com/org/synopsys/badge/purple-certification-vlsi-basics-exam", "issuer": {"summary": "issued by Synopsys", "entities": [{"label": "Issued by", "primary": true, "entity": {"type": "Organization", "id": "162c2b13-05ab-4449-bd6b-d010645773b4", "name": "Synopsys", "url": "https://www.credly.com/api/v1/organizations/162c2b13-05ab-4449-bd6b-d010645773b4", "vanity_url": "https://www.credly.com/org/synopsys", "internationalize_badge_templates": false, "share_to_ziprecruiter": true, "verified": false}}]}, "alignments": [], "badge_template_activities": [{"id": "18b07d16-3183-4487-afa5-e8a521c493c1", "activity_type": "Assessment", "required_badge_template_id": null, "title": "Complete 60-minute exam of 50 questions and achieve 85% or higher score to earn this badge.", "url": "https://training.synopsys.com/learn"}], "endorsements": [], "skills": [{"id": "1e25eb2b-6ee7-4f75-8403-e2c0575b389a", "name": "ASIC", "vanity_slug": "asic"}, {"id": "d95e6192-f1e6-4d5d-bef6-934bff6fa0b1", "name": "IC Design", "vanity_slug": "ic-design"}, {"id": "7b090d64-4fc2-481c-945b-9f638de55d43", "name": "Purple Certification", "vanity_slug": "purple-certification"}, {"id": "e0a63dd3-1dba-43ba-8f2c-13fa5d7f22b4", "name": "VLSI", "vanity_slug": "vlsi"}]}}