xload final_rect/_0_0std_0_0cells_0_0TIELOX1
box 0 0 32 40
label prboundary
box 19 8 20 11
paint ndiffusion
box 20 9 20 9
label "GND" right ndiffusion
box 23 17 24 19
paint polysilicon
box 24 18 24 18
label "x" right polysilicon
box 23 19 28 20
paint polysilicon
box 24 20 24 20
label "x" right polysilicon
box 19 25 20 28
paint pdiffusion
box 20 26 20 26
label "x" right pdiffusion
box 16 8 19 11
paint ndiffusion
box 17 9 17 9
label "GND" right ndiffusion
box 27 16 28 19
paint polysilicon
box 28 17 28 17
label "x" right polysilicon
box 16 25 19 28
paint pdiffusion
box 17 26 17 26
label "x" right pdiffusion
box 15 6 20 8
paint ndiffusion
box 16 7 16 7
label "GND" right ndiffusion
box 15 8 16 11
paint ndiffusion
box 16 9 16 9
label "GND" right ndiffusion
box 15 11 20 12
paint ndiffusion
box 16 12 16 12
label "GND" right ndiffusion
box 12 7 13 10
paint ndiffusion
box 13 8 13 8
label "Y" right ndiffusion
box 24 16 27 19
paint polysilicon
box 25 17 25 17
label "x" right polysilicon
box 15 19 20 25
paint pdiffusion
box 16 20 16 20
label "x" right pdiffusion
box 15 25 16 28
paint pdiffusion
box 16 26 16 26
label "x" right pdiffusion
box 15 28 20 29
paint pdiffusion
box 16 29 16 29
label "x" right pdiffusion
box 12 25 13 28
paint pdiffusion
box 13 26 13 26
label "Vdd" right pdiffusion
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "x" right polysilicon
box 13 6 15 12
paint ntransistor
box 14 7 14 7
label "x" right ntransistor
box 9 7 12 10
paint ndiffusion
box 10 8 10 8
label "Y" right ndiffusion
box 13 12 15 15
paint polysilicon
box 14 13 14 13
label "x" right polysilicon
box 13 15 28 16
paint polysilicon
box 14 16 14 16
label "x" right polysilicon
box 13 16 24 17
paint polysilicon
box 14 17 14 17
label "x" right polysilicon
box 13 17 15 19
paint polysilicon
box 14 18 14 18
label "x" right polysilicon
box 13 19 15 29
paint ptransistor
box 14 20 14 20
label "x" right ptransistor
box 9 25 12 28
paint pdiffusion
box 10 26 10 26
label "Vdd" right pdiffusion
box 13 29 15 31
paint polysilicon
box 14 30 14 30
label "x" right polysilicon
box 8 6 13 7
paint ndiffusion
box 9 7 9 7
label "Y" right ndiffusion
box 8 7 9 10
paint ndiffusion
box 9 8 9 8
label "Y" right ndiffusion
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "Y" right ndiffusion
box 8 19 13 25
paint pdiffusion
box 9 20 9 20
label "Vdd" right pdiffusion
box 8 25 9 28
paint pdiffusion
box 9 26 9 26
label "Vdd" right pdiffusion
box 8 28 13 29
paint pdiffusion
box 9 29 9 29
label "Vdd" right pdiffusion
box 24 16 27 19
paint pc
box 25 17 25 17
label "x" right pc
box 16 8 19 11
paint ndc
box 17 9 17 9
label "GND" right ndc
box 16 25 19 28
paint pdc
box 17 26 17 26
label "x" right pdc
box 9 7 12 10
paint ndc
box 10 8 10 8
label "Y" right ndc
box 9 25 12 28
paint pdc
box 10 26 10 26
label "Vdd" right pdc
box 27 16 28 19
paint m1
box 28 17 28 17
label "x" right m1
box 27 32 28 35
paint m1
box 28 33 28 33
label "GND" right m1
box 24 16 27 19
paint m1
box 25 17 25 17
label "x" right m1
box 24 20 27 25
paint m1
box 25 21 25 21
label "x" right m1
box 24 32 27 35
paint m1
box 25 33 25 33
label "GND" right m1
box 24 8 27 11
paint m1
box 25 9 25 9
label "GND" right m1
box 23 15 28 16
paint m1
box 24 16 24 16
label "x" right m1
box 23 16 24 19
paint m1
box 24 17 24 17
label "x" right m1
box 23 19 28 20
paint m1
box 24 20 24 20
label "x" right m1
box 23 31 28 32
paint m1
box 24 32 24 32
label "GND" right m1
box 23 32 24 35
paint m1
box 24 33 24 33
label "GND" right m1
box 23 35 28 36
paint m1
box 24 36 24 36
label "GND" right m1
box 19 8 24 11
paint m1
box 20 9 20 9
label "GND" right m1
box 19 25 27 28
paint m1
box 20 26 20 26
label "x" right m1
box 16 8 19 11
paint m1
box 17 9 17 9
label "GND" right m1
box 16 25 19 28
paint m1
box 17 26 17 26
label "x" right m1
box 15 8 16 11
paint m1
box 16 9 16 9
label "GND" right m1
box 15 25 16 28
paint m1
box 16 26 16 26
label "x" right m1
box 9 7 12 10
paint m1
box 10 8 10 8
label "Y" right m1
port class output
port make
box 9 10 12 11
paint m1
box 10 11 10 11
label "Y" right m1
port class output
port make
box 9 24 12 25
paint m1
box 10 25 10 25
label "Vdd" right m1
box 9 25 12 28
paint m1
box 10 26 10 26
label "Vdd" right m1
box 9 28 12 32
paint m1
box 10 29 10 29
label "Vdd" right m1
box 8 4 12 7
paint m1
box 9 5 9 5
label "Y" right m1
port class output
port make
box 8 7 9 8
paint m1
box 9 8 9 8
label "Y" right m1
port class output
port make
box 8 32 12 36
paint m1
box 9 33 9 33
label "Vdd" right m1
box 24 8 27 11
paint mcon
box 25 9 25 9
label "GND" right mcon
box 24 32 27 35
paint mcon
box 25 33 25 33
label "GND" right mcon
box 27 8 28 11
paint m2
box 28 9 28 9
label "GND" right m2
box 27 32 28 35
paint m2
box 28 33 28 33
label "GND" right m2
box 24 8 27 11
paint m2
box 25 9 25 9
label "GND" right m2
box 24 12 27 31
paint m2
box 25 13 25 13
label "GND" right m2
box 24 32 27 35
paint m2
box 25 33 25 33
label "GND" right m2
box 23 7 28 8
paint m2
box 24 8 24 8
label "GND" right m2
box 23 8 24 11
paint m2
box 24 9 24 9
label "GND" right m2
box 23 11 28 12
paint m2
box 24 12 24 12
label "GND" right m2
box 23 31 28 32
paint m2
box 24 32 24 32
label "GND" right m2
box 23 32 24 35
paint m2
box 24 33 24 33
label "GND" right m2
box 23 35 28 36
paint m2
box 24 36 24 36
label "GND" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
