#ifndef NCR53C810_H
#define NCR53C810_H

// IO register map
#define NCR53C810_SCNTL 0x00
#define NCR53C810_SCID_SXFER_SDID_GPREG 0x04
#define NCR53C810_SBFR_SOCL_SSID_SBCL 0x08
#define NCR53C810_DSTAT_SSTAT 0x0c
#define NCR53C810_DSA 0x10
#define NCR53C810_ISTAT 0x14
#define NCR53C810_CTEST 0x18
#define NCR53C810_TEMP 0x1c
#define NCR53C810_DFIFO_CTEST 0x20
#define NCR53C810_DBC_DMA 0x24
#define NCR53C810_DNAD 0x28
#define NCR53C810_DSP 0x2c
#define NCR53C810_DSPS 0x30
#define NCR53C810_SCRATCH_A 0x34
#define NCR53C810_DMODE_DIEN_SBR_DCNTL 0x38
#define NCR53C810_ADDER 0x3c
#define NCR53C810_SIEN 0x40
#define NCR53C810_SLPAR_MACNTL_GPCNTL 0x44
#define NCR53C810_STIME_RESPID 0x48
#define NCR53C810_STEST 0x4c
#define NCR53C810_SIDL 0x50
#define NCR53C810_SODL 0x54
#define NCR53C810_SBDL 0x58
#define NCR53C810_SCRATCH_B 0x5c

#endif	/*  NCR53C810_H

