Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 12:56:01 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_23_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum53_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.891ns (26.821%)  route 2.431ns (73.179%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 6.216 - 4.000 ) 
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.711ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.646ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13971, routed)       1.779     2.730    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X127Y448       FDCE                                         r  Delay1No17_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y448       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.809 r  Delay1No17_instance/Y_reg[24]/Q
                         net (fo=9, routed)           0.509     3.318    Delay1No16_instance/Y_reg[33]_0[24]
    SLICE_X121Y443       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.442 r  Delay1No16_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.014     3.456    Sum53_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.612 r  Sum53_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.638    Sum53_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y444       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.690 r  Sum53_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.421     4.111    Delay1No17_instance/CO[0]
    SLICE_X119Y452       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.252 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.245     4.497    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X118Y449       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     4.550 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.096     4.646    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X118Y448       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     4.734 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.193     4.927    Delay1No17_instance/shiftVal__5[0]
    SLICE_X117Y448       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.977 r  Delay1No17_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.414     5.391    Delay1No17_instance/Sum53_2_impl_instance/level2[9]
    SLICE_X116Y448       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.539 r  Delay1No17_instance/shiftedFracY_d1[4]_i_1__0/O
                         net (fo=2, routed)           0.513     6.052    Sum53_2_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X117Y446       FDRE                                         r  Sum53_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13971, routed)       1.556     6.216    Sum53_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y446       FDRE                                         r  Sum53_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.410     6.626    
                         clock uncertainty           -0.035     6.591    
    SLICE_X117Y446       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.616    Sum53_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.564    




