# OSDT Weekly 2022-03-23 ç¬¬142æœŸ

ç‚¹å‡»ã€ŒæŸ¥çœ‹åŸæ–‡ã€è·³è½¬åˆ° GitHub ä¸Šå¯¹åº”æ–‡ä»¶ï¼Œé“¾æ¥å°±å¯ä»¥ç‚¹å‡»äº†ã€‚

### è¿‘æœŸæ´»åŠ¨

- ä¸Šå‘¨æ—¥çš„æ—¶å€™ openEuler Compiler SIG ä¸¾åŠäº†ä¸€æ¬¡çº¿ä¸Šçš„æŠ€æœ¯è®¨è®ºä¼šã€‚å›æ”¾å¯ä»¥ä»è¿™é‡Œçœ‹åˆ°ï¼š
  https://space.bilibili.com/1416344374/video
  ï¼ˆæœ‰Bç«™è´¦å·çš„ä¼™ä¼´å¯ä»¥å»å¤šå¤šæŠ•å¸å’Œç‚¹èµã€‚è¿™ä¸ªUPåªæœ‰13ä¸ªç²‰ä¸ï¼Œæœ‰ç‚¹æƒ¨ğŸ˜‚ï¼‰

## ç¼–è¯‘ç¤¾åŒºçš„å…«å¦ä¿¡æ¯

- C++ åŠ¨æ€æ–°é—»æ¨é€ ç¬¬54æœŸ https://zhuanlan.zhihu.com/p/483487746

### GCC

- LoongArchçš„ç¤¾åŒºreviewå¿«ç»“æŸäº†ï¼Œä¼°è®¡gcc13åˆå…¥ä¸»çº¿
  [PATCH v9 00/12] Add LoongArch support.
  https://gcc.gnu.org/pipermail/gcc-patches/2022-March/592116.html
  (Global maintainer Richard Sandifordç»™å‡ºç»¿ç¯ï¼‰

  Request a LoongArch port merge permission from the GCC Steering Committee
  https://gcc.gnu.org/pipermail/gcc/2022-March/238429.html

- [aarch64] Add Neoverse N2 tuning structs
  https://gcc.gnu.org/pipermail/gcc-patches/2022-March/591848.html

- [PATCH] x86: Disable SSE and AVX in ISA2 for -mgeneral-regs-only
  https://gcc.gnu.org/pipermail/gcc-patches/2022-March/592082.html

- [PATCH v2 00/11] OpenMP 5.0: C & C++ "declare mapper" support (plus struct rework, etc.)
  https://gcc.gnu.org/pipermail/gcc-patches/2022-March/591973.html

### Binutils/GDB

- åæ±‡ç¼–å‘½ä»¤è¡Œç€è‰²æ”¯æŒ
  [PATCHv2 0/3] disassembler syntax highlighting in objdump (via libopcodes)
  https://sourceware.org/pipermail/binutils/2022-March/120137.html

- [PATCH 0/3] x86: improve handling of equates to registers
  https://sourceware.org/pipermail/binutils/2022-March/120165.html

- Dwarf5æŒç»­æ”¹è¿› [PATCH 0/4] gas: Dwarf generation adjustments
  https://sourceware.org/pipermail/binutils/2022-March/120159.html

- æ³¨æ„ï¼šGDB: [PATCH v2 0/2] Remove Python 2 support
  https://sourceware.org/pipermail/gdb-patches/2022-March/186840.html

- GDB BSD Arm64åˆ·æ–° [PATCH v2 00/12] FreeBSD/aarch64 hardware watchpoint support
  https://sourceware.org/pipermail/gdb-patches/2022-March/186703.html

### GLIBC

- [PATCH 00/26] vfprintf rework to remove vtables
  https://sourceware.org/pipermail/libc-alpha/2022-March/137132.html

- [PATCH v3 0/7] Refactor syslog implementation
  https://sourceware.org/pipermail/libc-alpha/2022-March/137167.html

- Use Linux 5.17 in build-many-glibcs.py
  https://sourceware.org/pipermail/libc-alpha/2022-March/137225.html

### LLVM/Clang/LLDB/LLD

æœ¬èŠ‚å†…å®¹æ¥è‡ª [LLVM Weekly ç¬¬ 429 æœŸ](http://llvmweekly.org/issue/429)ï¼Œ
[Alex Bradbury](https://www.linkedin.com/in/alex-bradbury/) å¤§å“¥æŒç»­ç¨³å®šè¾“å‡ºã€‚

* Alex Bradbury ç¦»å¼€äº† lowRISC ä¹‹åï¼Œå»äº† Igaliaã€‚ä¸»è¦åš webassemblyã€‚

* Tobias Hieta [re-summarised] the status of the proposal to increase the GCC and Clang requirements to support C++17 in LLVM.

* Serge Guelton provided an [update on the include cleanup](https://discourse.llvm.org/t/include-what-you-use-include-cleanup/5831/31) with a graph showing the changes in the number of lines output by the preprocessor when building libLLVM.so.

* æˆ–è®¸æœ‰ç”¨ï¼Ÿ Ellis Hoag shared [details of how to use lightweight instrumentation and its results](https://discourse.llvm.org/t/instrprofiling-lightweight-instrumentation/59113/14).

* ç»§ç»­è¿ç§»ï¼š Tanya Lattner reshared an update from Discourse on [changes to outgoing/incoming email](https://discourse.llvm.org/t/outgoing-incoming-email-changes-on-march-21st/61005).

* è¿›æˆ‘çš„æ”¶è—å¤¹ï¼ The recording and slides from the MLIR meeting on ml_program are [now available](https://discourse.llvm.org/t/open-mlir-meeting-2-24-2022-continuing-discussion-re-ml-program/60441/9).  As are the ones from the meeting on [interfaces and dialects for controlling transformation](https://discourse.llvm.org/t/open-mlir-meeting-3-17-2022-interfaces-and-dialects-for-controlling-transformation/61003/2).

* ç®€å•äº†ä¸€ç‚¹ç‚¹ã€‚ Opaque pointers are now automatically detected in .ll files, meaning it's not necessary to specify `-opaque-pointers` when updating IR tests from typed pointers to opque pointers.
  [295172e](https://reviews.llvm.org/rG295172ef51c6).

* å¥½è€¶ï¼ The RISC-V backend gained support for the experimental Zvfh extension to support half types in vectors.
  [bbd2ecf](https://reviews.llvm.org/rGbbd2ecf9f095).

* LLVMå¼€å‘äººå‘˜æ³¨æ„ï¼š A CMake flag was added to turn `llvm_unreachable` into `builtin_trap` when assertions are disabled. [7b98391](https://reviews.llvm.org/rG7b983917d455).

* åˆæ˜¯ä¸€ä¸ªæ–°è¯­è¨€ï¼Ÿ Detailed documentation was added for the PDL Language (PDL), a custom frontend language for writing pattern rewrites targeting MLIR.
  [943ad66](https://reviews.llvm.org/rG943ad665e230).

* è¯¶ï¼Œè¿™æ˜¯ä»€ä¹ˆï¼Ÿ An initial language server was added for PDLL.
  [52b34df](https://reviews.llvm.org/rG52b34df9d670).

### QEMU (RISC-V)

- [PATCH v6] target/riscv: Add isa extenstion strings to the device tree.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00142.html

- [PATCH v3 0/2] target/riscv: Allow software access to MIP SEIP.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00147.html

- [PATCH v3] target/riscv: write back unmodified value for csrrc/csrrs with rs1 is not x0 but holding zero.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00156.html

- [PATCH v9 00/14] support subsets of scalar crypto extension.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00160.html

- [PATCH qemu] target/riscv: rvv: Add missing early exit condition for whole register load/store.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00176.html

- [RFC PATCH v1 0/4] RISC-V Smstateen support.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00204.html

- [PATCH qemu v3 00/14] Add tail agnostic behavior for rvv instructions.
  https://lists.nongnu.org/archive/html/qemu-riscv/2022-03/msg00224.html

### RISC-V in China

- PLCTå®éªŒå®¤ä¸é¦™å±±å¼€æºRISC-Vå›¢é˜Ÿå»ºç«‹äº†ä¸€ä¸ªæ–°çš„ç¤¾åŒºï¼Œäº¤æµé¦™å±±RISC-Vç³»åˆ—å¤„ç†çš„å„ç±»ç¼–è¯‘å™¨ã€æ¨¡æ‹Ÿå™¨ã€è™šæ‹Ÿæœºçš„ä¼˜åŒ–è¿›å±•ï¼ŒåŒ…å« GCC/Binutilsã€Clang/LLVMã€QEMUã€Gem5ã€Spartaã€V8ã€DartVMã€Spidermonkey ç­‰ã€‚

### RT-Thread ç¤¾åŒº

- [ã€AIç®€æŠ¥20220318æœŸã€‘ç”¨æ ‘è“æ´¾æ‰“é€ ä¸€å°æŒä¸Šç”µè„‘ã€ç»™5GåŸºå¸¦ä¹ŸåŠ ä¸Šæœºå™¨å­¦ä¹ å•å…ƒ](https://mp.weixin.qq.com/s/7h7zAfy7UdcUtK5SOm4XXg)
- [ã€å¸ˆèµ„åŸ¹è®­ã€‘åŸºäºDarco åµŒå…¥å¼ AI å¼€å‘æ¿å¸¦æ‚¨å…¥é—¨RT-Thread](https://mp.weixin.qq.com/s/0JRWKFpXY46qR7NJP8mE-g)
- [[ringbuffer] æ¶ˆé™¤c99](https://github.com/RT-Thread/rt-thread/pull/5696)
- [æ–°å¢è½¯ä»¶åŒ…ï¼šåŸºäºCè¯­è¨€çš„XMLè§£æå™¨](https://packages.rt-thread.org/detail.html?package=simple_xml)

### TVM / MLIR / AI Compilers

- é£å¹³æµªé™ã€‚

### æœ¬å‘¨å·¥å…·é“¾å²—ä½

**å¾€æœŸç¤¾æ‹›åŠå®ä¹ ç”Ÿæ‹›è˜é•¿æœŸæœ‰æ•ˆã€‚**

- [Intel æ‹›è˜ Compiler Engineer å’Œ Compiler Validation Engineerï¼ˆä¸Šæµ·ï¼‰](https://mp.weixin.qq.com/s/I3DWxXODNoLRr0kN2xMZLQ)
- [openEuler RISC-V ç¤¾åŒºæ‹›å‹Ÿé¡¹ç›®ç»ç†å®ä¹ ç”Ÿ](https://mp.weixin.qq.com/s/ejXV4xLmBOxZ3Oold3TuqQ)
- [å¤§ç–†èŠ¯ç‰‡éƒ¨é—¨æ‹›å‹Ÿç¼–è¯‘å™¨ã€æ¨¡æ‹Ÿå™¨ã€è°ƒåº¦æ¡†æ¶æ–¹å‘é«˜çº§å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/Wn5NzAtUTwQNXKRvMVQWLA)
- [PLCTå®éªŒå®¤ libcxx-simd é¡¹ç›®å®ä¹ ç”Ÿæ‹›è˜](https://mp.weixin.qq.com/s/EIVx5cY74GlodirySY97Qw)
- [å­—èŠ‚è·³åŠ¨ç³»ç»Ÿéƒ¨-åŸºç¡€åº“ä¸ç¼–è¯‘å·¥å…·é“¾ç ”å‘å®ä¹ ç”Ÿ](https://mp.weixin.qq.com/s/DrN1V3laXPapFISf7Nz5ug)
- [åœ°å¹³çº¿-ç¼–è¯‘å™¨ç ”å‘å·¥ç¨‹å¸ˆï¼ˆåŒ—äº¬/ä¸Šæµ·ï¼‰](https://mp.weixin.qq.com/s/MYObl7iWIbyrTz9hCmKWYA)
- [RISC-Væ“ä½œç³»ç»Ÿå›¢é˜Ÿæ‹›è˜æµ‹è¯•å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/inLFS4pI1F74m_oJ2I7xjQ)
- [(è¿œç¨‹/ä¸Šæµ·)Marvell DPU éƒ¨é—¨æ‹›è˜ç¼–è¯‘å™¨ç ”å‘](https://mp.weixin.qq.com/s/B6JjAhF3TZjezD1tjYHDaw)
- [(ä¸Šæµ·) ç¼–è¯‘å™¨å¼€å‘å·¥ç¨‹å¸ˆ - èŠ¯æ—ºå¾®ç”µå­](https://mp.weixin.qq.com/s/nqe1-7qffnc0CaejYkpKyw)
- [å¹³å¤´å“¥AIèŠ¯ç‰‡éƒ¨ç¼–è¯‘åŠå·¥å…·é“¾å›¢é˜Ÿæ‹›è˜ - æ ¡æ‹›+ç¤¾æ‹›](https://mp.weixin.qq.com/s/kARbXtJotRPCNMrV-yOanA)
- [(è…¾è®¯)ç¼–è¯‘å™¨é«˜çº§ç ”å‘å·¥ç¨‹å¸ˆ ï¼ˆåŒ—äº¬/ä¸Šæµ·/æ­å·/æ·±åœ³ï¼‰](https://mp.weixin.qq.com/s/DF-2qmHmpKZtJ1djHXM1Ug)
- [åä¸ºä¸­å¤®è½¯ä»¶é™¢ç¼–è¯‘å™¨ä¸ç¼–ç¨‹è¯­è¨€è½¯ä»¶ç²¾è‹±ä¸ä¸“å®¶æ‹›å‹Ÿè¿›è¡Œä¸­ï¼](https://mp.weixin.qq.com/s/VshbvWegM3eCdgK9d6v46A)
- [(ä¸Šæµ·) NVidia æ‹›è˜é«˜çº§LLVMç¼–è¯‘å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/y6UmneY-UvzyhEvyCaoyEg)
- [(åŒ—äº¬)IBMæ‹›è˜ç¼–è¯‘å™¨å¼€å‘å·¥ç¨‹å¸ˆ](https://mp.weixin.qq.com/s/B_d1gjyrgncevOGWnV_Jfw)
- [PLCTå®éªŒå®¤æ–°å¼€æ”¾æ–¹èˆŸç¼–è¯‘å™¨å¼€å‘å®ä¹ ç”Ÿï¼ˆNJ56ï¼‰](https://mp.weixin.qq.com/s/lPp5RvjYhpDIGsp-luLzKQ)
- [é˜¿é‡Œäº‘ä¸‹å±ç¥é¾™ç³»ç»Ÿè®¾è®¡å¼€å‘æ ¸å¿ƒå›¢é˜Ÿæ‹›è˜ç¼–è¯‘å™¨åŠç›¸å…³å·¥å…·é“¾ç ”å‘ä¸“å®¶](https://mp.weixin.qq.com/s/h3ELBXBHfNjZCyCRixqnOQ)
- [å¯’æ­¦çºªæ‹›è˜AIç¼–è¯‘å™¨ç­‰èŒä½](https://mp.weixin.qq.com/s/LWpDXEA2rJ1wx9mr8XoWxw)
- [Intelçš„æ–°å²—ä½](https://mp.weixin.qq.com/s/xs-deMCI4ob7WX0vIRZMZw)

### æœ¬å‘¨æ¨èé˜…è¯»

æœ¬å‘¨æ¨èï¼šã€Šæ²ƒé¡¿å•†å­¦é™¢æœ€å—æ¬¢è¿çš„è°ˆåˆ¤è¯¾ã€‹

æ¨èäººï¼šå°ç¼–1å·

è¿™æ˜¯å°ç¼–1å·ç›®å‰ä¸ºæ­¢çœ‹åˆ°çš„æœ€å¥½çš„å…¥é—¨è¯»ç‰©ã€‚

å¦‚æœä½ æœç´¢è±†ç“£ä¸Šæˆ–è€…å…¶å®ƒåœ°æ–¹å¯¹äºæœ¬ä¹¦çš„è¯„ä»·ï¼Œé‚£ä¹ˆå¯èƒ½ä¼šçœ‹åˆ°å‡ ç§ä¸åŒçš„è¯„ä»·æ„è§ã€‚å°ç¼–1å·è‡ªå·±ä¸ä»…é˜…è¯»äº†è¿™æœ¬ä¹¦ï¼Œå¹¶ä¸”åœ¨å½“å¹´é˜…è¯»ä¹‹åæ¨èäº†æ‰€æœ‰çš„ä¸»ç®¡å’Œç¤¾åŒºè¿è¥è´­ä¹°å’Œé˜…è¯»æœ¬ä¹¦ã€‚æ–¯å›¾å°”ç‰¹Â·æˆ´è’™å¾·çš„è¿™æœ¬è°ˆåˆ¤è¯¾ï¼Œæ˜¯æˆ‘è§è¿‡çš„æœ€é€‚åˆå…¥é—¨å¼€å§‹è½¬å˜è‡ªå·±æ€ç»´æ¨¡å¼çš„å…¥é—¨è¯»ç‰©ã€‚

å¯¹äºè°ˆåˆ¤è¿™ä¸€é—¨æŠ€æœ¯è€Œè¨€ï¼Œæ€ä¹ˆæ ·æ‰èƒ½ç®—æ˜¯å¯¹ä½ æœ‰ç”¨çš„å…¥é—¨è¯»ç‰©ï¼Ÿæ˜¯åœ¨é˜…è¯»çš„è¿‡ç¨‹ä¸­ï¼Œå°±æœ‰å…´è¶£å’Œå‹‡æ°”å¼€å§‹è¿ç”¨ä¹¦ä¸­æä¾›çš„æ€ç»´æ¨¡å¼å¼€å§‹è·Ÿè¿™ä¸ªä¸–ç•Œæ‰“äº¤é“ï¼Œå¹¶ä¸”æœ‰æ„è¯†çš„è¿ç”¨ä¹¦ä¸­çš„äº¤æµæ¡†æ¶ã€‚

æœ€é‡è¦çš„å°±æ˜¯æ‹¥æœ‰ã€Œè¿™æ˜¯è°ˆåˆ¤ã€ã€ã€Œè¿™æ˜¯å¯ä»¥äº¤æ¶‰çš„ã€è¿™ä¸¤ç‚¹æ„è¯†ã€‚æŠ€æœ¯ã€æŠ€å·§ã€æ–¹æ³•è®ºåè€Œä¸æ˜¯æœ€é‡è¦çš„ã€‚æ—¥å¸¸çš„è°ˆåˆ¤å†…å®¹ç”šè‡³ä¸éœ€è¦ä»»ä½•æŠ€å·§ã€‚

åœ¨è±†ç“£ä¸Šæœ‰ä¸å°‘è¯»å‹è¯„ä»·è¯´ï¼Œä¹¦ä¸­æç‚¼çš„æ€ç»´å¯¼å›¾å¯èƒ½åªæœ‰ä¸€é¡µï¼Œæ²¡æœ‰ä»€ä¹ˆè°ˆåˆ¤æŠ€å·§çš„æ€»ç»“ã€‚æˆ‘ä¸è¿™ä¹ˆè®¤ä¸ºã€‚æˆ‘è®¤ä¸ºæœ¬ä¹¦çš„é‡ç‚¹å†…å®¹å¯¹äºæ¯ä¸€ä¸ªè¯»è€…éƒ½æ˜¯ä¸ä¸€æ ·çš„ï¼šå½“ä½ é˜…è¯»ä¹¦ä¸­å‡ ä¹è¦†ç›–äº†æ‰€æœ‰æ—¥å¸¸ç”Ÿæ´»çš„å°æ•…äº‹ç³»åˆ—ï¼Œçªç„¶æ‰“åŠ¨åˆ°ä½ çš„é‚£ä¸€å°æ®µæ–‡å­—ï¼Œçªç„¶è®©ä½ å¼€å§‹æ„è¯†åˆ°è‡ªå·±è¦è¿ç”¨ã€åœ¨è¿ç”¨è°ˆåˆ¤æ€ç»´çš„ï¼Œå°±æ˜¯æœ¬ä¹¦çš„æœ€å¤§çš„ä»·å€¼æ‰€åœ¨ã€‚

é™„é€ä¸€ä¸ªä¹¦ä¸­çš„å°æŠ€å·§ï¼šä¸ç®¡å¼€ä»€ä¹ˆä¼šè®®ï¼Œä¸€å®šè¦è‡ªå·±å†™ä¼šè®®çºªè¦ã€‚
