0 Level 1 data cache misses
1 Level 1 instruction cache misses
2 Level 2 data cache misses
3 Level 2 instruction cache misses
4 Level 1 cache misses
5 Level 2 cache misses
6 Level 3 cache misses
7 Data translation lookaside buffer misses
8 Instruction translation lookaside buffer misses
9 Level 1 load misses
10 Level 1 store misses
11 Level 2 store misses
12 Cycles with no instruction issue
13 Unconditional branch instructions
14 Conditional branch instructions
15 Conditional branch instructions taken
16 Conditional branch instructions not taken
17 Conditional branch instructions mispredicted
18 Conditional branch instructions correctly predicted
19 Instructions completed
20 Floating point instructions
21 Load instructions
22 Store instructions
23 Branch instructions
24 Total cycles
25 Level 2 data cache hits
26 Level 2 data cache accesses
27 Level 3 data cache accesses
28 Level 2 data cache reads
29 Level 3 data cache reads
30 Level 2 data cache writes
31 Level 3 data cache writes
32 Level 2 instruction cache hits
33 Level 2 instruction cache accesses
34 Level 3 instruction cache accesses
35 Level 2 instruction cache reads
36 Level 3 instruction cache reads
37 Level 2 total cache accesses
38 Level 3 total cache accesses
39 Level 2 total cache reads
40 Level 3 total cache reads
41 Level 2 total cache writes
42 Level 3 total cache writes
43 Floating point divide instructions
44 Floating point operations
45 Floating point operations; optimized to count scaled single precision vector operations
46 Floating point operations; optimized to count scaled double precision vector operations
47 Single precision vector/SIMD instructions
48 Double precision vector/SIMD instructions
49 Reference clock cycles
