INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/LSR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSR2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/adder_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/counter0to5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter0to5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sources_1/imports/lab7/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/malak/vivadoprojects/lab6/lab6.srcs/sim_1/imports/lab7/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
