#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0095C338 .scope module, "ram2x4" "ram2x4" 2 4;
 .timescale 0 0;
v005EB158_0 .net "address", 0 0, C4<z>; 0 drivers
RS_005B6BEC .resolv tri, L_005EBD90, L_005EBE40, L_005EBEF0, L_005EBFA0;
v005EB1B0_0 .net8 "aux0", 3 0, RS_005B6BEC; 4 drivers
RS_005B6C04 .resolv tri, L_005ED0C0, L_005ED170, L_005ED220, L_005ED2D0;
v005EB208_0 .net8 "aux1", 3 0, RS_005B6C04; 4 drivers
v005EB260_0 .net "clear", 0 0, C4<z>; 0 drivers
v005EB2B8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005EB310_0 .var "demuxIn", 0 0;
v005EB368_0 .net "readWrite", 0 0, C4<z>; 0 drivers
v005EB3C0_0 .net "s", 3 0, v005A6BC8_0; 1 drivers
v005EB418_0 .net "w0", 0 0, v005EB050_0; 1 drivers
v005EB470_0 .net "w1", 0 0, v005EB0A8_0; 1 drivers
v005EB4C8_0 .net "x", 3 0, C4<zzzz>; 0 drivers
S_005A83B0 .scope module, "dmx1" "dmx1bit" 2 10, 3 1, S_0095C338;
 .timescale 0 0;
v005EAFF8_0 .alias "key", 0 0, v005EB158_0;
v005EB050_0 .var "s0", 0 0;
v005EB0A8_0 .var "s1", 0 0;
v005EB100_0 .net "x", 0 0, v005EB310_0; 1 drivers
E_005A2E48 .event edge, v005EB100_0, v005E96D8_0, v005EAB28_0, v005A6B70_0;
S_005A8658 .scope module, "ram1" "ram1x4" 2 11, 4 3, S_0095C338;
 .timescale 0 0;
L_005A2860 .functor NOT 1, L_005EB520, C4<0>, C4<0>, C4<0>;
L_005A2908 .functor NOT 1, L_005EB578, C4<0>, C4<0>, C4<0>;
L_005A2828 .functor NOT 1, L_005EB5D0, C4<0>, C4<0>, C4<0>;
L_005A2A20 .functor NOT 1, L_005EB628, C4<0>, C4<0>, C4<0>;
L_005A2AC8 .functor AND 1, C4<z>, C4<z>, v005EB050_0, C4<1>;
L_005A2BE0 .functor AND 1, L_005EBDE8, v005EB050_0, C4<1>, C4<1>;
L_005A2710 .functor AND 1, L_005EBE98, v005EB050_0, C4<1>, C4<1>;
L_005EC848 .functor AND 1, L_005EBF48, v005EB050_0, C4<1>, C4<1>;
L_005EC8F0 .functor AND 1, L_005EBFF8, v005EB050_0, C4<1>, C4<1>;
v005EA578_0 .net *"_s1", 0 0, L_005EB520; 1 drivers
v005EA5D0_0 .net *"_s3", 0 0, L_005EB578; 1 drivers
v005EA628_0 .net *"_s43", 0 0, L_005EBB28; 1 drivers
v005EA680_0 .net *"_s47", 0 0, L_005EBBD8; 1 drivers
v005EA6D8_0 .net *"_s5", 0 0, L_005EB5D0; 1 drivers
v005EA730_0 .net *"_s51", 0 0, L_005EBC88; 1 drivers
v005EA788_0 .net *"_s55", 0 0, L_005EBD38; 1 drivers
v005EA810_0 .net *"_s56", 0 0, L_005A2BE0; 1 drivers
v005EA868_0 .net *"_s59", 0 0, L_005EBDE8; 1 drivers
v005EA8C0_0 .net *"_s60", 0 0, L_005A2710; 1 drivers
v005EA918_0 .net *"_s63", 0 0, L_005EBE98; 1 drivers
v005EA970_0 .net *"_s64", 0 0, L_005EC848; 1 drivers
v005EA9C8_0 .net *"_s67", 0 0, L_005EBF48; 1 drivers
v005EAA20_0 .net *"_s68", 0 0, L_005EC8F0; 1 drivers
v005EAA78_0 .net *"_s7", 0 0, L_005EB628; 1 drivers
v005EAAD0_0 .net *"_s71", 0 0, L_005EBFF8; 1 drivers
v005EAB28_0 .alias "address", 0 0, v005EB418_0;
RS_005B7414 .resolv tri, L_005EBAD0, L_005EBB80, L_005EBC30, L_005EBCE0;
v005EAB80_0 .net8 "aux", 3 0, RS_005B7414; 4 drivers
v005EABD8_0 .alias "clear", 0 0, v005EB260_0;
v005EAC30_0 .alias "clk", 0 0, v005EB2B8_0;
v005EAC88_0 .net "not0", 0 0, L_005A2860; 1 drivers
v005EACE0_0 .net "not1", 0 0, L_005A2908; 1 drivers
v005EAD38_0 .net "not2", 0 0, L_005A2828; 1 drivers
v005EAD90_0 .net "not3", 0 0, L_005A2A20; 1 drivers
RS_005B742C .resolv tri, L_005EB680, L_005EB788, L_005EB8C0, L_005EB9C8;
v005EADE8_0 .net8 "q", 3 0, RS_005B742C; 4 drivers
RS_005B7444 .resolv tri, L_005EB6D8, L_005EB810, L_005EB918, L_005EBA20;
v005EAE40_0 .net8 "qnot", 3 0, RS_005B7444; 4 drivers
v005EAE98_0 .alias "readWrite", 0 0, v005EB368_0;
v005EAEF0_0 .alias "s", 3 0, v005EB1B0_0;
v005EAF48_0 .net "w", 0 0, L_005A2AC8; 1 drivers
v005EAFA0_0 .alias "x", 3 0, v005EB4C8_0;
L_005EB520 .part C4<zzzz>, 0, 1;
L_005EB578 .part C4<zzzz>, 1, 1;
L_005EB5D0 .part C4<zzzz>, 2, 1;
L_005EB628 .part C4<zzzz>, 3, 1;
L_005EB680 .part/pv v005EA4C8_0, 0, 1, 4;
L_005EB6D8 .part/pv v005EA520_0, 0, 1, 4;
L_005EB730 .part C4<zzzz>, 3, 1;
L_005EB788 .part/pv v005EA260_0, 1, 1, 4;
L_005EB810 .part/pv v005EA2B8_0, 1, 1, 4;
L_005EB868 .part C4<zzzz>, 2, 1;
L_005EB8C0 .part/pv v005E9FF8_0, 2, 1, 4;
L_005EB918 .part/pv v005EA050_0, 2, 1, 4;
L_005EB970 .part C4<zzzz>, 1, 1;
L_005EB9C8 .part/pv v005E9D90_0, 3, 1, 4;
L_005EBA20 .part/pv v005E9DE8_0, 3, 1, 4;
L_005EBA78 .part C4<zzzz>, 0, 1;
L_005EBAD0 .part/pv L_005EBB28, 0, 1, 4;
L_005EBB28 .part RS_005B742C, 3, 1;
L_005EBB80 .part/pv L_005EBBD8, 1, 1, 4;
L_005EBBD8 .part RS_005B742C, 2, 1;
L_005EBC30 .part/pv L_005EBC88, 2, 1, 4;
L_005EBC88 .part RS_005B742C, 1, 1;
L_005EBCE0 .part/pv L_005EBD38, 3, 1, 4;
L_005EBD38 .part RS_005B742C, 0, 1;
L_005EBD90 .part/pv L_005A2BE0, 0, 1, 4;
L_005EBDE8 .part RS_005B7414, 0, 1;
L_005EBE40 .part/pv L_005A2710, 1, 1, 4;
L_005EBE98 .part RS_005B7414, 1, 1;
L_005EBEF0 .part/pv L_005EC848, 2, 1, 4;
L_005EBF48 .part RS_005B7414, 2, 1;
L_005EBFA0 .part/pv L_005EC8F0, 3, 1, 4;
L_005EBFF8 .part RS_005B7414, 3, 1;
S_005A8438 .scope module, "flip1" "jkff" 4 17, 5 1, S_005A8658;
 .timescale 0 0;
v005EA310_0 .alias "clear", 0 0, v005EB260_0;
v005EA368_0 .alias "clk", 0 0, v005EAF48_0;
v005EA3C0_0 .net "j", 0 0, L_005EB730; 1 drivers
v005EA418_0 .alias "k", 0 0, v005EAD90_0;
v005EA470_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EA4C8_0 .var "q", 0 0;
v005EA520_0 .var "qnot", 0 0;
E_005A3468 .event posedge, v005EA470_0, v005A6C20_0, v005E9C30_0;
S_005A84C0 .scope module, "flip2" "jkff" 4 18, 5 1, S_005A8658;
 .timescale 0 0;
v005EA0A8_0 .alias "clear", 0 0, v005EB260_0;
v005EA100_0 .alias "clk", 0 0, v005EAF48_0;
v005EA158_0 .net "j", 0 0, L_005EB868; 1 drivers
v005EA1B0_0 .alias "k", 0 0, v005EAD38_0;
v005EA208_0 .net "preset", 0 0, C4<0>; 1 drivers
v005EA260_0 .var "q", 0 0;
v005EA2B8_0 .var "qnot", 0 0;
E_005A31C8 .event posedge, v005EA208_0, v005A6C20_0, v005E9C30_0;
S_005A8548 .scope module, "flip3" "jkff" 4 19, 5 1, S_005A8658;
 .timescale 0 0;
v005E9E40_0 .alias "clear", 0 0, v005EB260_0;
v005E9E98_0 .alias "clk", 0 0, v005EAF48_0;
v005E9EF0_0 .net "j", 0 0, L_005EB970; 1 drivers
v005E9F48_0 .alias "k", 0 0, v005EACE0_0;
v005E9FA0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E9FF8_0 .var "q", 0 0;
v005EA050_0 .var "qnot", 0 0;
E_005A3448 .event posedge, v005E9FA0_0, v005A6C20_0, v005E9C30_0;
S_005A85D0 .scope module, "flip4" "jkff" 4 20, 5 1, S_005A8658;
 .timescale 0 0;
v005E9BD8_0 .alias "clear", 0 0, v005EB260_0;
v005E9C30_0 .alias "clk", 0 0, v005EAF48_0;
v005E9C88_0 .net "j", 0 0, L_005EBA78; 1 drivers
v005E9CE0_0 .alias "k", 0 0, v005EAC88_0;
v005E9D38_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E9D90_0 .var "q", 0 0;
v005E9DE8_0 .var "qnot", 0 0;
E_005A34A8 .event posedge, v005E9D38_0, v005A6C20_0, v005E9C30_0;
S_005A8900 .scope module, "ram2" "ram1x4" 2 12, 4 3, S_0095C338;
 .timescale 0 0;
L_005EC998 .functor NOT 1, L_005EC050, C4<0>, C4<0>, C4<0>;
L_005ECA40 .functor NOT 1, L_005EC0A8, C4<0>, C4<0>, C4<0>;
L_005ECAE8 .functor NOT 1, L_005EC100, C4<0>, C4<0>, C4<0>;
L_005ECB90 .functor NOT 1, L_005EC158, C4<0>, C4<0>, C4<0>;
L_005ECC38 .functor AND 1, C4<z>, C4<z>, v005EB0A8_0, C4<1>;
L_005ECCE0 .functor AND 1, L_005ED118, v005EB0A8_0, C4<1>, C4<1>;
L_005A2668 .functor AND 1, L_005ED1C8, v005EB0A8_0, C4<1>, C4<1>;
L_005ECDC0 .functor AND 1, L_005ED278, v005EB0A8_0, C4<1>, C4<1>;
L_005ECE68 .functor AND 1, L_005ED328, v005EB0A8_0, C4<1>, C4<1>;
v005E9158_0 .net *"_s1", 0 0, L_005EC050; 1 drivers
v005E91B0_0 .net *"_s3", 0 0, L_005EC0A8; 1 drivers
v005E9208_0 .net *"_s43", 0 0, L_005EC628; 1 drivers
v005E9260_0 .net *"_s47", 0 0, L_005EC6D8; 1 drivers
v005E92B8_0 .net *"_s5", 0 0, L_005EC100; 1 drivers
v005E9310_0 .net *"_s51", 0 0, L_005EC788; 1 drivers
v005E9368_0 .net *"_s55", 0 0, L_005ED068; 1 drivers
v005E93C0_0 .net *"_s56", 0 0, L_005ECCE0; 1 drivers
v005E9418_0 .net *"_s59", 0 0, L_005ED118; 1 drivers
v005E9470_0 .net *"_s60", 0 0, L_005A2668; 1 drivers
v005E94C8_0 .net *"_s63", 0 0, L_005ED1C8; 1 drivers
v005E9520_0 .net *"_s64", 0 0, L_005ECDC0; 1 drivers
v005E9578_0 .net *"_s67", 0 0, L_005ED278; 1 drivers
v005E95D0_0 .net *"_s68", 0 0, L_005ECE68; 1 drivers
v005E9628_0 .net *"_s7", 0 0, L_005EC158; 1 drivers
v005E9680_0 .net *"_s71", 0 0, L_005ED328; 1 drivers
v005E96D8_0 .alias "address", 0 0, v005EB470_0;
RS_005B6FF4 .resolv tri, L_005EC5D0, L_005EC680, L_005EC730, L_005ED010;
v005E9730_0 .net8 "aux", 3 0, RS_005B6FF4; 4 drivers
v005E9788_0 .alias "clear", 0 0, v005EB260_0;
v005E9810_0 .alias "clk", 0 0, v005EB2B8_0;
v005E9868_0 .net "not0", 0 0, L_005EC998; 1 drivers
v005E98C0_0 .net "not1", 0 0, L_005ECA40; 1 drivers
v005E9918_0 .net "not2", 0 0, L_005ECAE8; 1 drivers
v005E9970_0 .net "not3", 0 0, L_005ECB90; 1 drivers
RS_005B7024 .resolv tri, L_005EC1B0, L_005EC2B8, L_005EC3C0, L_005EC4C8;
v005E99C8_0 .net8 "q", 3 0, RS_005B7024; 4 drivers
RS_005B703C .resolv tri, L_005EC208, L_005EC310, L_005EC418, L_005EC520;
v005E9A20_0 .net8 "qnot", 3 0, RS_005B703C; 4 drivers
v005E9A78_0 .alias "readWrite", 0 0, v005EB368_0;
v005E9AD0_0 .alias "s", 3 0, v005EB208_0;
v005E9B28_0 .net "w", 0 0, L_005ECC38; 1 drivers
v005E9B80_0 .alias "x", 3 0, v005EB4C8_0;
L_005EC050 .part C4<zzzz>, 0, 1;
L_005EC0A8 .part C4<zzzz>, 1, 1;
L_005EC100 .part C4<zzzz>, 2, 1;
L_005EC158 .part C4<zzzz>, 3, 1;
L_005EC1B0 .part/pv v005E90A8_0, 0, 1, 4;
L_005EC208 .part/pv v005E9100_0, 0, 1, 4;
L_005EC260 .part C4<zzzz>, 3, 1;
L_005EC2B8 .part/pv v005E8E40_0, 1, 1, 4;
L_005EC310 .part/pv v005E8E98_0, 1, 1, 4;
L_005EC368 .part C4<zzzz>, 2, 1;
L_005EC3C0 .part/pv v005E8BD8_0, 2, 1, 4;
L_005EC418 .part/pv v005E8C30_0, 2, 1, 4;
L_005EC470 .part C4<zzzz>, 1, 1;
L_005EC4C8 .part/pv v005E8970_0, 3, 1, 4;
L_005EC520 .part/pv v005E89C8_0, 3, 1, 4;
L_005EC578 .part C4<zzzz>, 0, 1;
L_005EC5D0 .part/pv L_005EC628, 0, 1, 4;
L_005EC628 .part RS_005B7024, 3, 1;
L_005EC680 .part/pv L_005EC6D8, 1, 1, 4;
L_005EC6D8 .part RS_005B7024, 2, 1;
L_005EC730 .part/pv L_005EC788, 2, 1, 4;
L_005EC788 .part RS_005B7024, 1, 1;
L_005ED010 .part/pv L_005ED068, 3, 1, 4;
L_005ED068 .part RS_005B7024, 0, 1;
L_005ED0C0 .part/pv L_005ECCE0, 0, 1, 4;
L_005ED118 .part RS_005B6FF4, 0, 1;
L_005ED170 .part/pv L_005A2668, 1, 1, 4;
L_005ED1C8 .part RS_005B6FF4, 1, 1;
L_005ED220 .part/pv L_005ECDC0, 2, 1, 4;
L_005ED278 .part RS_005B6FF4, 2, 1;
L_005ED2D0 .part/pv L_005ECE68, 3, 1, 4;
L_005ED328 .part RS_005B6FF4, 3, 1;
S_005A86E0 .scope module, "flip1" "jkff" 4 17, 5 1, S_005A8900;
 .timescale 0 0;
v005E8EF0_0 .alias "clear", 0 0, v005EB260_0;
v005E8F48_0 .alias "clk", 0 0, v005E9B28_0;
v005E8FA0_0 .net "j", 0 0, L_005EC260; 1 drivers
v005E8FF8_0 .alias "k", 0 0, v005E9970_0;
v005E9050_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E90A8_0 .var "q", 0 0;
v005E9100_0 .var "qnot", 0 0;
E_005B5AC0 .event posedge, v005E9050_0, v005A6C20_0, v005E8810_0;
S_005A8768 .scope module, "flip2" "jkff" 4 18, 5 1, S_005A8900;
 .timescale 0 0;
v005E8C88_0 .alias "clear", 0 0, v005EB260_0;
v005E8CE0_0 .alias "clk", 0 0, v005E9B28_0;
v005E8D38_0 .net "j", 0 0, L_005EC368; 1 drivers
v005E8D90_0 .alias "k", 0 0, v005E9918_0;
v005E8DE8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E8E40_0 .var "q", 0 0;
v005E8E98_0 .var "qnot", 0 0;
E_005B5A00 .event posedge, v005E8DE8_0, v005A6C20_0, v005E8810_0;
S_005A87F0 .scope module, "flip3" "jkff" 4 19, 5 1, S_005A8900;
 .timescale 0 0;
v005E8A20_0 .alias "clear", 0 0, v005EB260_0;
v005E8A78_0 .alias "clk", 0 0, v005E9B28_0;
v005E8AD0_0 .net "j", 0 0, L_005EC470; 1 drivers
v005E8B28_0 .alias "k", 0 0, v005E98C0_0;
v005E8B80_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E8BD8_0 .var "q", 0 0;
v005E8C30_0 .var "qnot", 0 0;
E_005B5AA0 .event posedge, v005E8B80_0, v005A6C20_0, v005E8810_0;
S_005A8878 .scope module, "flip4" "jkff" 4 20, 5 1, S_005A8900;
 .timescale 0 0;
v005A6C20_0 .alias "clear", 0 0, v005EB260_0;
v005E8810_0 .alias "clk", 0 0, v005E9B28_0;
v005E8868_0 .net "j", 0 0, L_005EC578; 1 drivers
v005E88C0_0 .alias "k", 0 0, v005E9868_0;
v005E8918_0 .net "preset", 0 0, C4<0>; 1 drivers
v005E8970_0 .var "q", 0 0;
v005E89C8_0 .var "qnot", 0 0;
E_005B3530 .event posedge, v005E8918_0, v005A6C20_0, v005E8810_0;
S_005A8108 .scope module, "mux1" "mux1bit" 2 13, 3 23, S_0095C338;
 .timescale 0 0;
v005A6AC0_0 .alias "i0", 3 0, v005EB1B0_0;
v005A6B18_0 .alias "i1", 3 0, v005EB208_0;
v005A6B70_0 .alias "key", 0 0, v005EB158_0;
v005A6BC8_0 .var "s", 3 0;
E_005B3550 .event edge, v005A6AC0_0, v005A6B18_0, v005A6B70_0;
    .scope S_005A83B0;
T_0 ;
    %set/v v005EB050_0, 0, 1;
    %set/v v005EB0A8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005A83B0;
T_1 ;
    %wait E_005A2E48;
    %load/v 8, v005EAFF8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v005EB100_0, 1;
    %set/v v005EB050_0, 8, 1;
    %set/v v005EB0A8_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %set/v v005EB050_0, 0, 1;
    %load/v 8, v005EB100_0, 1;
    %set/v v005EB0A8_0, 8, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_005A8438;
T_2 ;
    %wait E_005A3468;
    %load/v 8, v005EA310_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005EA4C8_0, 0, 1;
    %set/v v005EA520_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005EA470_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005EA4C8_0, 1, 1;
    %set/v v005EA520_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005EA3C0_0, 1;
    %load/v 9, v005EA418_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA4C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA520_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005EA3C0_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA418_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA4C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA520_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005EA3C0_0, 1;
    %load/v 9, v005EA418_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005EA4C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA4C8_0, 0, 8;
    %load/v 8, v005EA520_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA520_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005A84C0;
T_3 ;
    %wait E_005A31C8;
    %load/v 8, v005EA0A8_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005EA260_0, 0, 1;
    %set/v v005EA2B8_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005EA208_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005EA260_0, 1, 1;
    %set/v v005EA2B8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005EA158_0, 1;
    %load/v 9, v005EA1B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA260_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA2B8_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005EA158_0, 1;
    %inv 8, 1;
    %load/v 9, v005EA1B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA260_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA2B8_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005EA158_0, 1;
    %load/v 9, v005EA1B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005EA260_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA260_0, 0, 8;
    %load/v 8, v005EA2B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA2B8_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005A8548;
T_4 ;
    %wait E_005A3448;
    %load/v 8, v005E9E40_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005E9FF8_0, 0, 1;
    %set/v v005EA050_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005E9FA0_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005E9FF8_0, 1, 1;
    %set/v v005EA050_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005E9EF0_0, 1;
    %load/v 9, v005E9F48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9FF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA050_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005E9EF0_0, 1;
    %inv 8, 1;
    %load/v 9, v005E9F48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9FF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA050_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005E9EF0_0, 1;
    %load/v 9, v005E9F48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005E9FF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9FF8_0, 0, 8;
    %load/v 8, v005EA050_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EA050_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005A85D0;
T_5 ;
    %wait E_005A34A8;
    %load/v 8, v005E9BD8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005E9D90_0, 0, 1;
    %set/v v005E9DE8_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005E9D38_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005E9D90_0, 1, 1;
    %set/v v005E9DE8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005E9C88_0, 1;
    %load/v 9, v005E9CE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9D90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9DE8_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005E9C88_0, 1;
    %inv 8, 1;
    %load/v 9, v005E9CE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9D90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9DE8_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005E9C88_0, 1;
    %load/v 9, v005E9CE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005E9D90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9D90_0, 0, 8;
    %load/v 8, v005E9DE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9DE8_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005A86E0;
T_6 ;
    %wait E_005B5AC0;
    %load/v 8, v005E8EF0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005E90A8_0, 0, 1;
    %set/v v005E9100_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005E9050_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005E90A8_0, 1, 1;
    %set/v v005E9100_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005E8FA0_0, 1;
    %load/v 9, v005E8FF8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E90A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9100_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005E8FA0_0, 1;
    %inv 8, 1;
    %load/v 9, v005E8FF8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E90A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9100_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005E8FA0_0, 1;
    %load/v 9, v005E8FF8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005E90A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E90A8_0, 0, 8;
    %load/v 8, v005E9100_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E9100_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005A8768;
T_7 ;
    %wait E_005B5A00;
    %load/v 8, v005E8C88_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005E8E40_0, 0, 1;
    %set/v v005E8E98_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005E8DE8_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005E8E40_0, 1, 1;
    %set/v v005E8E98_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005E8D38_0, 1;
    %load/v 9, v005E8D90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E98_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005E8D38_0, 1;
    %inv 8, 1;
    %load/v 9, v005E8D90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E98_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005E8D38_0, 1;
    %load/v 9, v005E8D90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v005E8E40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E40_0, 0, 8;
    %load/v 8, v005E8E98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8E98_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005A87F0;
T_8 ;
    %wait E_005B5AA0;
    %load/v 8, v005E8A20_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005E8BD8_0, 0, 1;
    %set/v v005E8C30_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005E8B80_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005E8BD8_0, 1, 1;
    %set/v v005E8C30_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005E8AD0_0, 1;
    %load/v 9, v005E8B28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8C30_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v005E8AD0_0, 1;
    %inv 8, 1;
    %load/v 9, v005E8B28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8C30_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v005E8AD0_0, 1;
    %load/v 9, v005E8B28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v005E8BD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8BD8_0, 0, 8;
    %load/v 8, v005E8C30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8C30_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005A8878;
T_9 ;
    %wait E_005B3530;
    %load/v 8, v005A6C20_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v005E8970_0, 0, 1;
    %set/v v005E89C8_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005E8918_0, 1;
    %jmp/0xz  T_9.2, 8;
    %set/v v005E8970_0, 1, 1;
    %set/v v005E89C8_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005E8868_0, 1;
    %load/v 9, v005E88C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8970_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E89C8_0, 0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v005E8868_0, 1;
    %inv 8, 1;
    %load/v 9, v005E88C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005E89C8_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/v 8, v005E8868_0, 1;
    %load/v 9, v005E88C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.8, 8;
    %load/v 8, v005E8970_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E8970_0, 0, 8;
    %load/v 8, v005E89C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005E89C8_0, 0, 8;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005A8108;
T_10 ;
    %wait E_005B3550;
    %load/v 8, v005A6B70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v005A6AC0_0, 4;
    %set/v v005A6BC8_0, 8, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005A6B18_0, 4;
    %set/v v005A6BC8_0, 8, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0095C338;
T_11 ;
    %set/v v005EB310_0, 1, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ram2x4.v";
    "./plexers.v";
    "./ram1x4.v";
    "./jkff.v";
