// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2020 Atmark Techno, Inc. All Rights Reserved.
 */

/dts-v1/;

#include "imx6ull.dtsi"

/ {
	model = "Atmark Techno Armadillo-610";
	compatible = "atmark,a610", "fsl,imx6ull";

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x20000000>;
	};

	gpio-leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <
			&pinctrl_gpio_leds
			&pinctrl_ext_gpio_leds /* for dtbo */
		>;

		yellow {
			label = "yellow";
			gpios = <&gpio1 18 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "none";
		};
	};

	reg_onboard_sd2_vmmc: regulator-onboardsd2vmmc {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_onboard_sd2_vmmc>;
		compatible = "regulator-fixed";
		regulator-name = "VDD_ONBOARD_SD2";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio4 10 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	se_en: se-enable {
		compatible = "gpio-reset";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_se_reset_n>;
		reset-gpios = <&gpio2 15 GPIO_ACTIVE_LOW>;
		reset-assert-in-suspend;
	};
};

#include "armadillo-600-onboard-usdhc2.dtsi"

&usdhc1 {
	assigned-clocks = <&clks IMX6UL_CLK_USDHC1_SEL>, <&clks IMX6UL_CLK_USDHC1>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL2_PFD2>;
	assigned-clock-rates = <0>, <198000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	no-1-8-v;
	non-removable;
	keep-power-in-suspend;
	wakeup-source;
	status = "okay";
};

&iomuxc {
	pinctrl_ext_gpio_leds: extgpioledsgrp {
		/* this group left empty for expansion GPIO LEDs */
	};

	pinctrl_enet1: enet1grp {
		fsl,pins = <
			MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x0b808
			MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x0b008
			MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x0b010
			MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x0b010
			MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
			MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
			MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
			MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
			MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b018
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6UL_PAD_UART4_TX_DATA__I2C1_SCL	0x4001b8b0
			MX6UL_PAD_UART4_RX_DATA__I2C1_SDA	0x4001b8b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_RX_DATA0__I2C3_SCL	0x4001b8b0
			MX6UL_PAD_ENET2_RX_DATA1__I2C3_SDA	0x4001b8b0
		>;
	};

	pinctrl_switch_lcd_data18: switchlcddata18grp {
		fsl,pins = <
			MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13	0x400010b0
		>;
	};

	pinctrl_se_reset_n: seresetngrp {
		fsl,pins = <
			MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	0x400010b0
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x17059
			MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x17059
			MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x17059
			MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x17059
			MX6UL_PAD_NAND_READY_B__USDHC1_DATA4	0x17059
			MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5	0x17059
			MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6	0x17059
			MX6UL_PAD_NAND_CLE__USDHC1_DATA7	0x17059
			MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x17059
			MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x17059
			MX6UL_PAD_GPIO1_IO09__USDHC1_RESET_B	0x17059
		>;
	};

	pinctrl_gpio_leds: gpioledsgrp {
		fsl,pins = <
			MX6UL_PAD_UART1_CTS_B__GPIO1_IO18  0x00008
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
		>;
	};

	pinctrl_onboard_sd2_vmmc: onboardsd2vmmcgrp {
		fsl,pins = <
			MX6UL_PAD_NAND_ALE__GPIO4_IO10  0x00008
		>;
	};
};

&iomuxc_snvs {
	pinctrl-names = "default";
	pinctrl-0 = <
			&pinctrl_expansion_interfacehog_snvs
		    >;

	pinctrl_expansion_interfacehog_snvs: expansioninterfacehogsnvsgrp {
		/* this group left empty for at-dtweb expansion GPIOs */
	};
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	clock-frequency = <384000>;
	status = "okay";

	pmic: pfuze3000@8 {
		compatible = "fsl,pfuze3000";
		reg = <0x08>;

		regulators {
			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};
		};
	};

	/* for SE050 secure element */
};

&i2c3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	clock-frequency = <100000>;
	status = "okay";

	/* for A71CH secure element (for old revision compatibility) */
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		reset-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <800>;
		reset-post-delay-us = <15000>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			clocks = <&clks IMX6UL_CLK_ENET_REF>;
			clock-names = "rmii-ref";
			smsc,disable-energy-detect;
		};
	};
};

&snvs_poweroff {
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	timeout-sec = <10>;
	fsl,ext-reset-output;
};

&gpio2 {
	switch_lcd_data18 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_switch_lcd_data18>;

		gpio-hog;
		gpios = <13 GPIO_ACTIVE_HIGH>;
		line-name = "SWITCH_LCD_DATA18";
		output-high;
	};
};
