#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jan 10 11:56:13 2024
# Process ID: 9172
# Current directory: C:/FPGA/project_5/project_5.runs/impl_1
# Command line: vivado.exe -log fpga_reloj.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_reloj.tcl -notrace
# Log file: C:/FPGA/project_5/project_5.runs/impl_1/fpga_reloj.vdi
# Journal file: C:/FPGA/project_5/project_5.runs/impl_1\vivado.jou
# Running On: Jorge, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8356 MB
#-----------------------------------------------------------
source fpga_reloj.tcl -notrace
