{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 06:34:00 2016 " "Info: Processing started: Wed Oct 12 06:34:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off oscila -c oscila --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off oscila -c oscila --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register counter:Prescaler\|COUNT_OUT\[12\] register counter:Prescaler\|COUNT_OUT\[3\] 160.75 MHz 6.221 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 160.75 MHz between source register \"counter:Prescaler\|COUNT_OUT\[12\]\" and destination register \"counter:Prescaler\|COUNT_OUT\[3\]\" (period= 6.221 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.957 ns + Longest register register " "Info: + Longest register to register delay is 5.957 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:Prescaler\|COUNT_OUT\[12\] 1 REG LCFF_X13_Y8_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y8_N31; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[12\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:Prescaler|COUNT_OUT[12] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.651 ns) 1.898 ns counter:Prescaler\|Equal0~3 2 COMB LCCOMB_X13_Y6_N8 1 " "Info: 2: + IC(1.247 ns) + CELL(0.651 ns) = 1.898 ns; Loc. = LCCOMB_X13_Y6_N8; Fanout = 1; COMB Node = 'counter:Prescaler\|Equal0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { counter:Prescaler|COUNT_OUT[12] counter:Prescaler|Equal0~3 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.206 ns) 3.199 ns counter:Prescaler\|Equal0~4 3 COMB LCCOMB_X13_Y7_N26 2 " "Info: 3: + IC(1.095 ns) + CELL(0.206 ns) = 3.199 ns; Loc. = LCCOMB_X13_Y7_N26; Fanout = 2; COMB Node = 'counter:Prescaler\|Equal0~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter:Prescaler|Equal0~3 counter:Prescaler|Equal0~4 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.623 ns) 4.201 ns counter:Prescaler\|COUNT_OUT\[5\]~106 4 COMB LCCOMB_X13_Y7_N30 26 " "Info: 4: + IC(0.379 ns) + CELL(0.623 ns) = 4.201 ns; Loc. = LCCOMB_X13_Y7_N30; Fanout = 26; COMB Node = 'counter:Prescaler\|COUNT_OUT\[5\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { counter:Prescaler|Equal0~4 counter:Prescaler|COUNT_OUT[5]~106 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.660 ns) 5.957 ns counter:Prescaler\|COUNT_OUT\[3\] 5 REG LCFF_X13_Y8_N13 3 " "Info: 5: + IC(1.096 ns) + CELL(0.660 ns) = 5.957 ns; Loc. = LCFF_X13_Y8_N13; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 35.92 % ) " "Info: Total cell delay = 2.140 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.817 ns ( 64.08 % ) " "Info: Total interconnect delay = 3.817 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.957 ns" { counter:Prescaler|COUNT_OUT[12] counter:Prescaler|Equal0~3 counter:Prescaler|Equal0~4 counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.957 ns" { counter:Prescaler|COUNT_OUT[12] {} counter:Prescaler|Equal0~3 {} counter:Prescaler|Equal0~4 {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 1.247ns 1.095ns 0.379ns 1.096ns } { 0.000ns 0.651ns 0.206ns 0.623ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.738 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns counter:Prescaler\|COUNT_OUT\[3\] 3 REG LCFF_X13_Y8_N13 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X13_Y8_N13; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.738 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns counter:Prescaler\|COUNT_OUT\[12\] 3 REG LCFF_X13_Y8_N31 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X13_Y8_N31; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[12\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[12] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[12] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[12] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[12] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[12] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.957 ns" { counter:Prescaler|COUNT_OUT[12] counter:Prescaler|Equal0~3 counter:Prescaler|Equal0~4 counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.957 ns" { counter:Prescaler|COUNT_OUT[12] {} counter:Prescaler|Equal0~3 {} counter:Prescaler|Equal0~4 {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 1.247ns 1.095ns 0.379ns 1.096ns } { 0.000ns 0.651ns 0.206ns 0.623ns 0.660ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[12] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[12] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter:Prescaler\|COUNT_OUT\[3\] SRST CLK 7.428 ns register " "Info: tsu for register \"counter:Prescaler\|COUNT_OUT\[3\]\" (data pin = \"SRST\", clock pin = \"CLK\") is 7.428 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.206 ns + Longest pin register " "Info: + Longest pin to register delay is 10.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 7; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.115 ns) + CELL(0.370 ns) 8.450 ns counter:Prescaler\|COUNT_OUT\[5\]~106 2 COMB LCCOMB_X13_Y7_N30 26 " "Info: 2: + IC(7.115 ns) + CELL(0.370 ns) = 8.450 ns; Loc. = LCCOMB_X13_Y7_N30; Fanout = 26; COMB Node = 'counter:Prescaler\|COUNT_OUT\[5\]~106'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.485 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.660 ns) 10.206 ns counter:Prescaler\|COUNT_OUT\[3\] 3 REG LCFF_X13_Y8_N13 3 " "Info: 3: + IC(1.096 ns) + CELL(0.660 ns) = 10.206 ns; Loc. = LCFF_X13_Y8_N13; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 19.55 % ) " "Info: Total cell delay = 1.995 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.211 ns ( 80.45 % ) " "Info: Total interconnect delay = 8.211 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.206 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.206 ns" { SRST {} SRST~combout {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 7.115ns 1.096ns } { 0.000ns 0.965ns 0.370ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.738 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns counter:Prescaler\|COUNT_OUT\[3\] 3 REG LCFF_X13_Y8_N13 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X13_Y8_N13; Fanout = 3; REG Node = 'counter:Prescaler\|COUNT_OUT\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.206 ns" { SRST counter:Prescaler|COUNT_OUT[5]~106 counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.206 ns" { SRST {} SRST~combout {} counter:Prescaler|COUNT_OUT[5]~106 {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 7.115ns 1.096ns } { 0.000ns 0.965ns 0.370ns 0.660ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl counter:Prescaler|COUNT_OUT[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:Prescaler|COUNT_OUT[3] {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DISPLAY1\[0\] counter:COUNTER_10_S\|COUNT_OUT\[0\] 10.704 ns register " "Info: tco from clock \"CLK\" to destination pin \"DISPLAY1\[0\]\" through register \"counter:COUNTER_10_S\|COUNT_OUT\[0\]\" is 10.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.720 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns counter:COUNTER_10_S\|COUNT_OUT\[0\] 3 REG LCFF_X15_Y6_N15 9 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.680 ns + Longest register pin " "Info: + Longest register to pin delay is 7.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:COUNTER_10_S\|COUNT_OUT\[0\] 1 REG LCFF_X15_Y6_N15 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.680 ns) + CELL(0.647 ns) 2.327 ns bcd7seg:BCD7SEG_10S\|Mux6~0 2 COMB LCCOMB_X14_Y1_N20 1 " "Info: 2: + IC(1.680 ns) + CELL(0.647 ns) = 2.327 ns; Loc. = LCCOMB_X14_Y1_N20; Fanout = 1; COMB Node = 'bcd7seg:BCD7SEG_10S\|Mux6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/bcd7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(3.256 ns) 7.680 ns DISPLAY1\[0\] 3 PIN PIN_71 0 " "Info: 3: + IC(2.097 ns) + CELL(3.256 ns) = 7.680 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'DISPLAY1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.903 ns ( 50.82 % ) " "Info: Total cell delay = 3.903 ns ( 50.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.777 ns ( 49.18 % ) " "Info: Total interconnect delay = 3.777 ns ( 49.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { counter:COUNTER_10_S|COUNT_OUT[0] {} bcd7seg:BCD7SEG_10S|Mux6~0 {} DISPLAY1[0] {} } { 0.000ns 1.680ns 2.097ns } { 0.000ns 0.647ns 3.256ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { counter:COUNTER_10_S|COUNT_OUT[0] bcd7seg:BCD7SEG_10S|Mux6~0 DISPLAY1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { counter:COUNTER_10_S|COUNT_OUT[0] {} bcd7seg:BCD7SEG_10S|Mux6~0 {} DISPLAY1[0] {} } { 0.000ns 1.680ns 2.097ns } { 0.000ns 0.647ns 3.256ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter:COUNTER_10_S\|COUNT_OUT\[2\] SRST CLK -5.087 ns register " "Info: th for register \"counter:COUNTER_10_S\|COUNT_OUT\[2\]\" (data pin = \"SRST\", clock pin = \"CLK\") is -5.087 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.744 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 35 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns counter:COUNTER_10_S\|COUNT_OUT\[2\] 3 REG LCFF_X14_Y1_N25 9 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[2] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.137 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns SRST 1 PIN PIN_3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 7; PIN Node = 'SRST'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRST } "NODE_NAME" } } { "oscila.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/oscila.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.858 ns) + CELL(0.206 ns) 8.029 ns counter:COUNTER_10_S\|COUNT_OUT~9 2 COMB LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(6.858 ns) + CELL(0.206 ns) = 8.029 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; COMB Node = 'counter:COUNTER_10_S\|COUNT_OUT~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { SRST counter:COUNTER_10_S|COUNT_OUT~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.137 ns counter:COUNTER_10_S\|COUNT_OUT\[2\] 3 REG LCFF_X14_Y1_N25 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.137 ns; Loc. = LCFF_X14_Y1_N25; Fanout = 9; REG Node = 'counter:COUNTER_10_S\|COUNT_OUT\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter:COUNTER_10_S|COUNT_OUT~9 counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p8b/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 15.72 % ) " "Info: Total cell delay = 1.279 ns ( 15.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.858 ns ( 84.28 % ) " "Info: Total interconnect delay = 6.858 ns ( 84.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { SRST counter:COUNTER_10_S|COUNT_OUT~9 counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { SRST {} SRST~combout {} counter:COUNTER_10_S|COUNT_OUT~9 {} counter:COUNTER_10_S|COUNT_OUT[2] {} } { 0.000ns 0.000ns 6.858ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { CLK CLK~clkctrl counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { CLK {} CLK~combout {} CLK~clkctrl {} counter:COUNTER_10_S|COUNT_OUT[2] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.137 ns" { SRST counter:COUNTER_10_S|COUNT_OUT~9 counter:COUNTER_10_S|COUNT_OUT[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.137 ns" { SRST {} SRST~combout {} counter:COUNTER_10_S|COUNT_OUT~9 {} counter:COUNTER_10_S|COUNT_OUT[2] {} } { 0.000ns 0.000ns 6.858ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 06:34:01 2016 " "Info: Processing ended: Wed Oct 12 06:34:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
