INFO-FLOW: Workspace /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1 opened at Thu Aug 15 17:56:38 EDT 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 2.98 sec.
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.11 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=200MHz 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
Execute     config_export -vivado_clock=200MHz 
Command   open_solution done; 3.13 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-10] Analyzing design file 'cpp/CancellationUnit.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/CancellationUnit.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/CancellationUnit.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.cpp.clang.err.log 
Command       ap_eval done; 0.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.72 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.68 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.26 sec.
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.31 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.67 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventProcessor.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/EventProcessor.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/EventProcessor.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.67 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.11 sec.
Command       clang_tidy done; 1.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.61 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventQueue.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/EventQueue.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/EventQueue.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.cpp.clang.err.log 
Command       ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.88 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.65 sec.
Command       clang_tidy done; 1.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.84 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.94 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/EventRouter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/EventRouter.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/EventRouter.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.58 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.53 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.96 sec.
Command       clang_tidy done; 0.98 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.53 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.58 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/LFSR_PRNG.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/LFSR_PRNG.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/LFSR_PRNG.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.45 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.69 sec.
Command       clang_tidy done; 0.72 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.41 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.47 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCore.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/LPCore.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/LPCore.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.65 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.11 sec.
Command       clang_tidy done; 1.13 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.59 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.67 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/LPCoreControl.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/LPCoreControl.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/LPCoreControl.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.56 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.54 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.96 sec.
Command       clang_tidy done; 0.98 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.54 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.59 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/LPMapping.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/LPMapping.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/LPMapping.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.pp.0.cpp.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'cpp/RollbackControl.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/RollbackControl.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/RollbackControl.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.56 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.53 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.95 sec.
Command       clang_tidy done; 0.98 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.53 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.56 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/StateBuffer.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/StateBuffer.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/StateBuffer.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.18 sec.
Command       clang_tidy done; 1.22 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.65 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.72 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/TimeWarpSimulation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/TimeWarpSimulation.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/TimeWarpSimulation.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.cpp.clang.err.log 
Command       ap_eval done; 0.16 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.64 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.93 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.07 sec.
Command       clang_tidy done; 1.1 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.58 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.65 sec.
INFO: [HLS 200-10] Analyzing design file 'cpp/VirtualLP.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling cpp/VirtualLP.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang cpp/VirtualLP.cpp -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.cpp.clang.err.log 
Command       ap_eval done; 0.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top simulation_top -name=simulation_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.62 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/.systemc_flag -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp std=gnu++14 -target fpga  -directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/all.directive.json -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang-tidy.loop-label.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.06 sec.
Command       clang_tidy done; 1.08 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.58 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.65 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.33 seconds. CPU system time: 7.12 seconds. Elapsed time: 56.6 seconds; current allocated memory: 776.184 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc -args  "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.g.bc" "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.g.bc"  
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/CancellationUnit.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventProcessor.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventQueue.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/EventRouter.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LFSR_PRNG.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCore.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPCoreControl.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/LPMapping.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/RollbackControl.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/StateBuffer.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/TimeWarpSimulation.g.bc /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/VirtualLP.g.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.15 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.62 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.62 sec.
Execute       run_link_or_opt -opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=simulation_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=simulation_top -reflow-float-conversion -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.07 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.07 sec.
Execute       run_link_or_opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       run_link_or_opt -opt -out /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=simulation_top 
Execute         ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=simulation_top -mllvm -hls-db-dir -mllvm /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 > /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 19.06 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_1' (cpp/EventQueue.cpp:234:23) in function 'EventQueue::commit' completely with a factor of 4 (cpp/EventQueue.cpp:231:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::is_matching_anti_message(TimeWarpEvent const&) const (.204.210.218.224.232.238.246.252.260.266.274.280.288.294.302.308.316.322.330.2061.2078.2127.2144.2193.2210.2259.2276.2325.2342.2391.2408.2457.2474.2523.2540.2589.2606.2655)' into 'EventQueue::process_anti_message(TimeWarpEvent const&)' (cpp/EventQueue.cpp:290:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'EventProcessorInput::EventProcessorInput()' (cpp/sys_defs.hpp:54:0)
INFO: [HLS 214-178] Inlining function 'LFSR_PRNG::generate() (.574.580.586.3188.3216.3226.3254)' into 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' (cpp/LFSR_PRNG.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'LPMapping::get_idx(int)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'MultiLFSR_PRNG::generate(int) (.3178.3185.3213.3223.3251)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent(ap_int<32>, ap_int<32>, ap_int<32>, ap_int<16>, ap_int<16>, ap_uint<1>)' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::rollback(RollbackInfo&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::process_anti_message(TimeWarpEvent const&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::is_full()' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'EventQueue::issue(TimeWarpEvent&)' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&)' (cpp/EventQueue.hpp:49:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::rollback(RollbackInfo&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::is_full()' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::push(LPState const&)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::peek(ap_int<16>) const' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'StateBuffer::commit(ap_int<32>)' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&)' (cpp/StateBuffer.hpp:43:0)
INFO: [HLS 214-178] Inlining function 'EventProcessorInput::EventProcessorInput()' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/EventProcessor.hpp:32:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::rollback(RollbackInfo&, hls::stream<TimeWarpEvent, 0>&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'TimeWarpEvent::TimeWarpEvent() (.15.18.130.211.353)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::push(TimeWarpEvent const&)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-178] Inlining function 'CancellationUnit::commit(ap_int<32>)' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&)' (cpp/CancellationUnit.hpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_init_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_event_queue_full_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_anti_message_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_enqueue_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_output_event_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_cancellation_unit_output_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'lpcore_commit_time_stream': Complete partitioning on dimension 1. (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'causality_violation_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:80:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_input_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:84:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cancellation_unit_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:88:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:87:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_queue_rollback_info_stream' with compact=bit mode in 48-bits (cpp/LPCore.hpp:86:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'event_processor_input_stream' with compact=bit mode in 209-bits (cpp/LPCore.hpp:83:55)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'state_buffer_input_stream' with compact=bit mode in 80-bits (cpp/LPCore.hpp:82:43)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'issued_event_stream' with compact=bit mode in 129-bits (cpp/LPCore.hpp:81:49)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_1' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_commit_time_stream_0' with compact=bit mode in 32-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_cancellation_unit_output_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_output_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_enqueue_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_anti_message_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_1' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_event_queue_full_stream_0' with compact=bit mode in 1-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_1' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lpcore_init_event_stream_0' with compact=bit mode in 129-bits (cpp/TimeWarpSimulation.cpp:12:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.sl_s_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<32>ss_struct.ap_int<16>ss_struct.ap_int<16>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.RollbackInfos' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i48.s_struct.RollbackInfos.1' into 'EventQueue::enqueue(TimeWarpEvent const&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<0>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.sl_s_struct.ap_int<16>ss_struct.ap_int<32>ss_struct.ap_int<32>ss' into '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_s_struct.TimeWarpEventss_struct.LPStatess' into '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.LPStates' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i80.s_struct.LPStates.1' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'EventProcessor::process_event(TimeWarpEvent&, LPState&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<0>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<0>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'lpcore_commit_control(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&) (.4769.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void event_queue_top<1>(hls::stream<TimeWarpEvent, 0>&, hls::stream<bool, 0>&, hls::stream<RollbackInfo, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<RollbackInfo, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i209.s_struct.EventProcessorInputs.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.LPStates.i80.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.EventProcessorInputs' into 'void state_buffer_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<EventProcessorInput, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.EventProcessorInputs.i209.1' into 'void event_processor_top<1>(hls::stream<EventProcessorInput, 0>&, hls::stream<LPState, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.RollbackInfos.i48.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.TimeWarpEvents.i129.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_struct.TimeWarpEvents.1' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i160.s_struct.TimeWarpEvents' into 'void cancellation_unit_top<1>(hls::stream<RollbackInfo, 0>&, hls::stream<ap_int<32>, 0>&, hls::stream<TimeWarpEvent, 0>&, hls::stream<TimeWarpEvent, 0>&) (.1)' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.71 seconds. CPU system time: 1.7 seconds. Elapsed time: 24.9 seconds; current allocated memory: 776.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.184 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top simulation_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.0.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.81 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 904.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.1.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.28 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.2.prechk.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 1.8 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.09 seconds; current allocated memory: 1.149 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.g.1.bc to /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.1.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_237_2' in function 'EventQueue::commit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_131_1' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' in function 'state_buffer_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_271_1' (cpp/EventQueue.cpp:273) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (cpp/EventQueue.cpp:205) in function 'event_queue_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<1>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' in function 'cancellation_unit_top<0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_2' in function 'cancellation_unit_top<0>' automatically.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'causality_violation_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'issued_event_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_processor_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_input_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_rollback_info_stream' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'event_queue_commit_time_stream' (cpp/LPCore.hpp:89) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'state_buffer_commit_time_stream' (cpp/LPCore.hpp:90) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cancellation_unit_commit_time_stream' (cpp/LPCore.hpp:91) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<0>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control'
	 'lpcore_commit_control'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<0>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<0>'
	 'event_queue_top<0>'
	 'state_buffer_top<0>'
	 'event_processor_top<0>'
	 'cancellation_unit_top<0>'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_control_top<1>' (cpp/LPCoreControl.hpp:30:1), detected/extracted 2 process function(s): 
	 'lpcore_rollback_control.1'
	 'lpcore_commit_control.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lpcore_kernel<1>' (cpp/LPCore.hpp:32:1), detected/extracted 5 process function(s): 
	 'lpcore_control_top<1>'
	 'event_queue_top<1>'
	 'state_buffer_top<1>'
	 'event_processor_top<1>'
	 'cancellation_unit_top<1>'.
INFO: [XFORM 203-712] Applying dataflow to function 'simulation_top' (cpp/TimeWarpSimulation.cpp:3:1), detected/extracted 2 process function(s): 
	 'lpcore_kernel<0>'
	 'lpcore_kernel<1>'.
Command         transform done; 2.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.1.tmp.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cpp/EventQueue.cpp:205:40) to (cpp/EventQueue.cpp:205:23) in function 'event_queue_top<0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'EventProcessor::process_event' (/afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0:9)...6 expression(s) balanced.
Command         transform done; 1.44 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.05 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.79 seconds; current allocated memory: 1.430 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.2.bc -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_81_2'in function 'state_buffer_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<1>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_93_2'in function 'cancellation_unit_top<0>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_1' (cpp/StateBuffer.cpp:75:39) in function 'state_buffer_top<0>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<1>' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_1' (cpp/CancellationUnit.cpp:88:39) in function 'cancellation_unit_top<0>' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_sizes.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:135:25)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:137:30)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.state.lp_id.V.1' (cpp/StateBuffer.cpp:39:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:40:33)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:41:27)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.lp_heads.V.1' (cpp/StateBuffer.cpp:97:41)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:101:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_buffer.buffer.next.V.1' (cpp/StateBuffer.cpp:104:42)
INFO: [HLS 200-472] Inferring partial write operation for 'this_prng_generators' (cpp/LFSR_PRNG.cpp:9:11)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:269:16)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:276:39)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:280:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:301:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_heads.V.1' (cpp/EventQueue.cpp:305:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_tails.V.1' (cpp/EventQueue.cpp:309:33)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.next.V.1' (cpp/EventQueue.cpp:311:34)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:315:43)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.buffer.is_issued.V.1' (cpp/EventQueue.cpp:219:35)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_oldest_unissued.V.1' (cpp/EventQueue.cpp:221:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lp_youngest_issued.V.1' (cpp/EventQueue.cpp:222:37)
INFO: [HLS 200-472] Inferring partial write operation for 'event_queue.lvt.V.1' (cpp/EventQueue.cpp:223:22)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.0.0' (cpp/EventQueue.cpp:100:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.1' (cpp/EventQueue.cpp:101:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:102:28)
INFO: [HLS 200-472] Inferring partial write operation for 'this.3' (cpp/EventQueue.cpp:109:35)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:114:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:115:25)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:131:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:132:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:136:36)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:137:31)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:141:33)
INFO: [HLS 200-472] Inferring partial write operation for 'this.1' (cpp/EventQueue.cpp:241:29)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0.2' (cpp/EventQueue.cpp:243:39)
INFO: [HLS 200-472] Inferring partial write operation for 'this.4' (cpp/EventQueue.cpp:248:43)
INFO: [HLS 200-472] Inferring partial write operation for 'this.2' (cpp/EventQueue.cpp:253:33)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V' (cpp/CancellationUnit.cpp:109:38)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:67:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:73:30)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.event.send_time.V.1' (cpp/CancellationUnit.cpp:42:29)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:44:31)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.lp_heads.V.1' (cpp/CancellationUnit.cpp:102:37)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:106:39)
INFO: [HLS 200-472] Inferring partial write operation for 'cancellation_unit.buffer.next.V.1' (cpp/CancellationUnit.cpp:109:38)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.send_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.recv_time.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.data.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.sender_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.receiver_id.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.event.is_anti_message.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.is_issued.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'event_queue.buffer.next.V.1'.
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<0> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-657] Generating channel causality_violation_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel state_buffer_input_stream that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process lpcore_control_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process event_queue_top<1> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
Command         transform done; 2.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.75 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.867 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 13.36 sec.
Command     elaborate done; 94.88 sec.
Execute     ap_eval exec zip -j /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.32 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'simulation_top' ...
Execute       ap_set_top_model simulation_top 
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<0>' to 'lpcore_control_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<0>' to 'event_queue_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<0>' to 'state_buffer_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<0>' to 'event_processor_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<0>' to 'cancellation_unit_top_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<0>' to 'lpcore_kernel_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_rollback_control.1' to 'lpcore_rollback_control_1'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_commit_control.2' to 'lpcore_commit_control_2'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_control_top<1>' to 'lpcore_control_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_205_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>_Pipeline_VITIS_LOOP_271_1' to 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
WARNING: [SYN 201-103] Legalizing function name 'event_queue_top<1>' to 'event_queue_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1' to 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
WARNING: [SYN 201-103] Legalizing function name 'state_buffer_top<1>' to 'state_buffer_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'event_processor_top<1>' to 'event_processor_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1' to 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
WARNING: [SYN 201-103] Legalizing function name 'cancellation_unit_top<1>' to 'cancellation_unit_top_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lpcore_kernel<1>' to 'lpcore_kernel_1_s'.
Command       ap_set_top_model done; 0.16 sec.
Execute       get_model_list simulation_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model simulation_top 
Execute       preproc_iomode -model lpcore_kernel<1> 
Execute       preproc_iomode -model cancellation_unit_top<1> 
Execute       preproc_iomode -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       preproc_iomode -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       preproc_iomode -model event_processor_top<1> 
Execute       preproc_iomode -model state_buffer_top<1> 
Execute       preproc_iomode -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       preproc_iomode -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       preproc_iomode -model event_queue_top<1> 
Execute       preproc_iomode -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       preproc_iomode -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       preproc_iomode -model lpcore_control_top<1> 
Execute       preproc_iomode -model lpcore_commit_control.2 
Execute       preproc_iomode -model lpcore_rollback_control.1 
Execute       preproc_iomode -model lpcore_kernel<0> 
Execute       preproc_iomode -model cancellation_unit_top<0> 
Execute       preproc_iomode -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       preproc_iomode -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       preproc_iomode -model event_processor_top<0> 
Execute       preproc_iomode -model process_event 
Execute       preproc_iomode -model state_buffer_top<0> 
Execute       preproc_iomode -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       preproc_iomode -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       preproc_iomode -model event_queue_top<0> 
Execute       preproc_iomode -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       preproc_iomode -model enqueue 
Execute       preproc_iomode -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       preproc_iomode -model commit 
Execute       preproc_iomode -model commit_Pipeline_VITIS_LOOP_237_23 
Execute       preproc_iomode -model commit_Pipeline_VITIS_LOOP_237_22 
Execute       preproc_iomode -model commit_Pipeline_VITIS_LOOP_237_21 
Execute       preproc_iomode -model commit_Pipeline_VITIS_LOOP_237_2 
Execute       preproc_iomode -model lpcore_control_top<0> 
Execute       preproc_iomode -model lpcore_commit_control 
Execute       preproc_iomode -model lpcore_rollback_control 
Execute       get_model_list simulation_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: lpcore_rollback_control lpcore_commit_control lpcore_control_top<0> commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 event_queue_top<0> state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<0> process_event event_processor_top<0> cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<0> lpcore_kernel<0> lpcore_rollback_control.1 lpcore_commit_control.2 lpcore_control_top<1> event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 event_queue_top<1> state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<1> event_processor_top<1> cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<1> lpcore_kernel<1> simulation_top
INFO-FLOW: Configuring Module : lpcore_rollback_control ...
Execute       set_default_model lpcore_rollback_control 
Execute       apply_spec_resource_limit lpcore_rollback_control 
INFO-FLOW: Configuring Module : lpcore_commit_control ...
Execute       set_default_model lpcore_commit_control 
Execute       apply_spec_resource_limit lpcore_commit_control 
INFO-FLOW: Configuring Module : lpcore_control_top<0> ...
Execute       set_default_model lpcore_control_top<0> 
Execute       apply_spec_resource_limit lpcore_control_top<0> 
INFO-FLOW: Configuring Module : commit_Pipeline_VITIS_LOOP_237_2 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_2 
Execute       apply_spec_resource_limit commit_Pipeline_VITIS_LOOP_237_2 
INFO-FLOW: Configuring Module : commit_Pipeline_VITIS_LOOP_237_21 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_21 
Execute       apply_spec_resource_limit commit_Pipeline_VITIS_LOOP_237_21 
INFO-FLOW: Configuring Module : commit_Pipeline_VITIS_LOOP_237_22 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_22 
Execute       apply_spec_resource_limit commit_Pipeline_VITIS_LOOP_237_22 
INFO-FLOW: Configuring Module : commit_Pipeline_VITIS_LOOP_237_23 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_23 
Execute       apply_spec_resource_limit commit_Pipeline_VITIS_LOOP_237_23 
INFO-FLOW: Configuring Module : commit ...
Execute       set_default_model commit 
Execute       apply_spec_resource_limit commit 
INFO-FLOW: Configuring Module : event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       apply_spec_resource_limit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Configuring Module : enqueue ...
Execute       set_default_model enqueue 
Execute       apply_spec_resource_limit enqueue 
INFO-FLOW: Configuring Module : event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 ...
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       apply_spec_resource_limit event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
INFO-FLOW: Configuring Module : event_queue_top<0> ...
Execute       set_default_model event_queue_top<0> 
Execute       apply_spec_resource_limit event_queue_top<0> 
INFO-FLOW: Configuring Module : state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       apply_spec_resource_limit state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Configuring Module : state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 ...
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       apply_spec_resource_limit state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
INFO-FLOW: Configuring Module : state_buffer_top<0> ...
Execute       set_default_model state_buffer_top<0> 
Execute       apply_spec_resource_limit state_buffer_top<0> 
INFO-FLOW: Configuring Module : process_event ...
Execute       set_default_model process_event 
Execute       apply_spec_resource_limit process_event 
INFO-FLOW: Configuring Module : event_processor_top<0> ...
Execute       set_default_model event_processor_top<0> 
Execute       apply_spec_resource_limit event_processor_top<0> 
INFO-FLOW: Configuring Module : cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 ...
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       apply_spec_resource_limit cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
INFO-FLOW: Configuring Module : cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       apply_spec_resource_limit cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Configuring Module : cancellation_unit_top<0> ...
Execute       set_default_model cancellation_unit_top<0> 
Execute       apply_spec_resource_limit cancellation_unit_top<0> 
INFO-FLOW: Configuring Module : lpcore_kernel<0> ...
Execute       set_default_model lpcore_kernel<0> 
Execute       apply_spec_resource_limit lpcore_kernel<0> 
INFO-FLOW: Configuring Module : lpcore_rollback_control.1 ...
Execute       set_default_model lpcore_rollback_control.1 
Execute       apply_spec_resource_limit lpcore_rollback_control.1 
INFO-FLOW: Configuring Module : lpcore_commit_control.2 ...
Execute       set_default_model lpcore_commit_control.2 
Execute       apply_spec_resource_limit lpcore_commit_control.2 
INFO-FLOW: Configuring Module : lpcore_control_top<1> ...
Execute       set_default_model lpcore_control_top<1> 
Execute       apply_spec_resource_limit lpcore_control_top<1> 
INFO-FLOW: Configuring Module : event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       apply_spec_resource_limit event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Configuring Module : event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 ...
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       apply_spec_resource_limit event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
INFO-FLOW: Configuring Module : event_queue_top<1> ...
Execute       set_default_model event_queue_top<1> 
Execute       apply_spec_resource_limit event_queue_top<1> 
INFO-FLOW: Configuring Module : state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       apply_spec_resource_limit state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Configuring Module : state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 ...
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       apply_spec_resource_limit state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
INFO-FLOW: Configuring Module : state_buffer_top<1> ...
Execute       set_default_model state_buffer_top<1> 
Execute       apply_spec_resource_limit state_buffer_top<1> 
INFO-FLOW: Configuring Module : event_processor_top<1> ...
Execute       set_default_model event_processor_top<1> 
Execute       apply_spec_resource_limit event_processor_top<1> 
INFO-FLOW: Configuring Module : cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 ...
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       apply_spec_resource_limit cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
INFO-FLOW: Configuring Module : cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       apply_spec_resource_limit cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Configuring Module : cancellation_unit_top<1> ...
Execute       set_default_model cancellation_unit_top<1> 
Execute       apply_spec_resource_limit cancellation_unit_top<1> 
INFO-FLOW: Configuring Module : lpcore_kernel<1> ...
Execute       set_default_model lpcore_kernel<1> 
Execute       apply_spec_resource_limit lpcore_kernel<1> 
INFO-FLOW: Configuring Module : simulation_top ...
Execute       set_default_model simulation_top 
Execute       apply_spec_resource_limit simulation_top 
INFO-FLOW: Model list for preprocess: lpcore_rollback_control lpcore_commit_control lpcore_control_top<0> commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 event_queue_top<0> state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<0> process_event event_processor_top<0> cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<0> lpcore_kernel<0> lpcore_rollback_control.1 lpcore_commit_control.2 lpcore_control_top<1> event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 event_queue_top<1> state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<1> event_processor_top<1> cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<1> lpcore_kernel<1> simulation_top
INFO-FLOW: Preprocessing Module: lpcore_rollback_control ...
Execute       set_default_model lpcore_rollback_control 
Execute       cdfg_preprocess -model lpcore_rollback_control 
Execute       rtl_gen_preprocess lpcore_rollback_control 
INFO-FLOW: Preprocessing Module: lpcore_commit_control ...
Execute       set_default_model lpcore_commit_control 
Execute       cdfg_preprocess -model lpcore_commit_control 
Execute       rtl_gen_preprocess lpcore_commit_control 
INFO-FLOW: Preprocessing Module: lpcore_control_top<0> ...
Execute       set_default_model lpcore_control_top<0> 
Execute       cdfg_preprocess -model lpcore_control_top<0> 
Execute       rtl_gen_preprocess lpcore_control_top<0> 
INFO-FLOW: Preprocessing Module: commit_Pipeline_VITIS_LOOP_237_2 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_2 
Execute       cdfg_preprocess -model commit_Pipeline_VITIS_LOOP_237_2 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_2 
INFO-FLOW: Preprocessing Module: commit_Pipeline_VITIS_LOOP_237_21 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_21 
Execute       cdfg_preprocess -model commit_Pipeline_VITIS_LOOP_237_21 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_21 
INFO-FLOW: Preprocessing Module: commit_Pipeline_VITIS_LOOP_237_22 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_22 
Execute       cdfg_preprocess -model commit_Pipeline_VITIS_LOOP_237_22 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_22 
INFO-FLOW: Preprocessing Module: commit_Pipeline_VITIS_LOOP_237_23 ...
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_23 
Execute       cdfg_preprocess -model commit_Pipeline_VITIS_LOOP_237_23 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_23 
INFO-FLOW: Preprocessing Module: commit ...
Execute       set_default_model commit 
Execute       cdfg_preprocess -model commit 
Execute       rtl_gen_preprocess commit 
INFO-FLOW: Preprocessing Module: event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       cdfg_preprocess -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Preprocessing Module: enqueue ...
Execute       set_default_model enqueue 
Execute       cdfg_preprocess -model enqueue 
Execute       rtl_gen_preprocess enqueue 
INFO-FLOW: Preprocessing Module: event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 ...
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       cdfg_preprocess -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       rtl_gen_preprocess event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
INFO-FLOW: Preprocessing Module: event_queue_top<0> ...
Execute       set_default_model event_queue_top<0> 
Execute       cdfg_preprocess -model event_queue_top<0> 
Execute       rtl_gen_preprocess event_queue_top<0> 
INFO-FLOW: Preprocessing Module: state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       cdfg_preprocess -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       rtl_gen_preprocess state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Preprocessing Module: state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 ...
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       cdfg_preprocess -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       rtl_gen_preprocess state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
INFO-FLOW: Preprocessing Module: state_buffer_top<0> ...
Execute       set_default_model state_buffer_top<0> 
Execute       cdfg_preprocess -model state_buffer_top<0> 
Execute       rtl_gen_preprocess state_buffer_top<0> 
INFO-FLOW: Preprocessing Module: process_event ...
Execute       set_default_model process_event 
Execute       cdfg_preprocess -model process_event 
Execute       rtl_gen_preprocess process_event 
INFO-FLOW: Preprocessing Module: event_processor_top<0> ...
Execute       set_default_model event_processor_top<0> 
Execute       cdfg_preprocess -model event_processor_top<0> 
Execute       rtl_gen_preprocess event_processor_top<0> 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 ...
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       cdfg_preprocess -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       rtl_gen_preprocess cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       cdfg_preprocess -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<0> ...
Execute       set_default_model cancellation_unit_top<0> 
Execute       cdfg_preprocess -model cancellation_unit_top<0> 
Execute       rtl_gen_preprocess cancellation_unit_top<0> 
INFO-FLOW: Preprocessing Module: lpcore_kernel<0> ...
Execute       set_default_model lpcore_kernel<0> 
Execute       cdfg_preprocess -model lpcore_kernel<0> 
Execute       rtl_gen_preprocess lpcore_kernel<0> 
INFO-FLOW: Preprocessing Module: lpcore_rollback_control.1 ...
Execute       set_default_model lpcore_rollback_control.1 
Execute       cdfg_preprocess -model lpcore_rollback_control.1 
Execute       rtl_gen_preprocess lpcore_rollback_control.1 
INFO-FLOW: Preprocessing Module: lpcore_commit_control.2 ...
Execute       set_default_model lpcore_commit_control.2 
Execute       cdfg_preprocess -model lpcore_commit_control.2 
Execute       rtl_gen_preprocess lpcore_commit_control.2 
INFO-FLOW: Preprocessing Module: lpcore_control_top<1> ...
Execute       set_default_model lpcore_control_top<1> 
Execute       cdfg_preprocess -model lpcore_control_top<1> 
Execute       rtl_gen_preprocess lpcore_control_top<1> 
INFO-FLOW: Preprocessing Module: event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       cdfg_preprocess -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Preprocessing Module: event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 ...
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       cdfg_preprocess -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       rtl_gen_preprocess event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
INFO-FLOW: Preprocessing Module: event_queue_top<1> ...
Execute       set_default_model event_queue_top<1> 
Execute       cdfg_preprocess -model event_queue_top<1> 
Execute       rtl_gen_preprocess event_queue_top<1> 
INFO-FLOW: Preprocessing Module: state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 ...
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       cdfg_preprocess -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       rtl_gen_preprocess state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
INFO-FLOW: Preprocessing Module: state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 ...
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       cdfg_preprocess -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       rtl_gen_preprocess state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
INFO-FLOW: Preprocessing Module: state_buffer_top<1> ...
Execute       set_default_model state_buffer_top<1> 
Execute       cdfg_preprocess -model state_buffer_top<1> 
Execute       rtl_gen_preprocess state_buffer_top<1> 
INFO-FLOW: Preprocessing Module: event_processor_top<1> ...
Execute       set_default_model event_processor_top<1> 
Execute       cdfg_preprocess -model event_processor_top<1> 
Execute       rtl_gen_preprocess event_processor_top<1> 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 ...
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       cdfg_preprocess -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       rtl_gen_preprocess cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       cdfg_preprocess -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Preprocessing Module: cancellation_unit_top<1> ...
Execute       set_default_model cancellation_unit_top<1> 
Execute       cdfg_preprocess -model cancellation_unit_top<1> 
Execute       rtl_gen_preprocess cancellation_unit_top<1> 
INFO-FLOW: Preprocessing Module: lpcore_kernel<1> ...
Execute       set_default_model lpcore_kernel<1> 
Execute       cdfg_preprocess -model lpcore_kernel<1> 
Execute       rtl_gen_preprocess lpcore_kernel<1> 
INFO-FLOW: Preprocessing Module: simulation_top ...
Execute       set_default_model simulation_top 
Execute       cdfg_preprocess -model simulation_top 
Execute       rtl_gen_preprocess simulation_top 
INFO-FLOW: Model list for synthesis: lpcore_rollback_control lpcore_commit_control lpcore_control_top<0> commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 event_queue_top<0> state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<0> process_event event_processor_top<0> cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<0> lpcore_kernel<0> lpcore_rollback_control.1 lpcore_commit_control.2 lpcore_control_top<1> event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 event_queue_top<1> state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<1> event_processor_top<1> cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<1> lpcore_kernel<1> simulation_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_rollback_control 
Execute       schedule -model lpcore_rollback_control 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_rollback_control.
Execute       set_default_model lpcore_rollback_control 
Execute       bind -model lpcore_rollback_control 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.bind.adb -f 
INFO-FLOW: Finish binding lpcore_rollback_control.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_commit_control 
Execute       schedule -model lpcore_commit_control 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_commit_control.
Execute       set_default_model lpcore_commit_control 
Execute       bind -model lpcore_commit_control 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.bind.adb -f 
INFO-FLOW: Finish binding lpcore_commit_control.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_control_top<0> 
Execute       schedule -model lpcore_control_top<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_control_top<0>.
Execute       set_default_model lpcore_control_top<0> 
Execute       bind -model lpcore_control_top<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.bind.adb -f 
INFO-FLOW: Finish binding lpcore_control_top<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_2 
Execute       schedule -model commit_Pipeline_VITIS_LOOP_237_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.sched.adb -f 
INFO-FLOW: Finish scheduling commit_Pipeline_VITIS_LOOP_237_2.
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_2 
Execute       bind -model commit_Pipeline_VITIS_LOOP_237_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.bind.adb -f 
INFO-FLOW: Finish binding commit_Pipeline_VITIS_LOOP_237_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_21 
Execute       schedule -model commit_Pipeline_VITIS_LOOP_237_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.sched.adb -f 
INFO-FLOW: Finish scheduling commit_Pipeline_VITIS_LOOP_237_21.
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_21 
Execute       bind -model commit_Pipeline_VITIS_LOOP_237_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.bind.adb -f 
INFO-FLOW: Finish binding commit_Pipeline_VITIS_LOOP_237_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_22 
Execute       schedule -model commit_Pipeline_VITIS_LOOP_237_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.sched.adb -f 
INFO-FLOW: Finish scheduling commit_Pipeline_VITIS_LOOP_237_22.
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_22 
Execute       bind -model commit_Pipeline_VITIS_LOOP_237_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.bind.adb -f 
INFO-FLOW: Finish binding commit_Pipeline_VITIS_LOOP_237_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_23 
Execute       schedule -model commit_Pipeline_VITIS_LOOP_237_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1069')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1085')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_237_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.sched.adb -f 
INFO-FLOW: Finish scheduling commit_Pipeline_VITIS_LOOP_237_23.
Execute       set_default_model commit_Pipeline_VITIS_LOOP_237_23 
Execute       bind -model commit_Pipeline_VITIS_LOOP_237_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.bind.adb -f 
INFO-FLOW: Finish binding commit_Pipeline_VITIS_LOOP_237_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model commit 
Execute       schedule -model commit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.sched.adb -f 
INFO-FLOW: Finish scheduling commit.
Execute       set_default_model commit 
Execute       bind -model commit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.bind.adb -f 
INFO-FLOW: Finish binding commit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       schedule -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<0>_Pipeline_VITIS_LOOP_205_1.
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       bind -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<0>_Pipeline_VITIS_LOOP_205_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model enqueue 
Execute       schedule -model enqueue 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.sched.adb -f 
INFO-FLOW: Finish scheduling enqueue.
Execute       set_default_model enqueue 
Execute       bind -model enqueue 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.bind.adb -f 
INFO-FLOW: Finish binding enqueue.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       schedule -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_1_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V_1' and 'load' operation ('event_queue_lp_oldest_unissued_V_1_load') on array 'event_queue_lp_oldest_unissued_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<0>_Pipeline_VITIS_LOOP_271_1.
Execute       set_default_model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       bind -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<0>_Pipeline_VITIS_LOOP_271_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<0> 
Execute       schedule -model event_queue_top<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<0>.
Execute       set_default_model event_queue_top<0> 
Execute       bind -model event_queue_top<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       schedule -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_1_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_1_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V_1' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2.
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       bind -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       schedule -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1.
Execute       set_default_model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       bind -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<0> 
Execute       schedule -model state_buffer_top<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<0>.
Execute       set_default_model state_buffer_top<0> 
Execute       bind -model state_buffer_top<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_event 
Execute       schedule -model process_event 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.sched.adb -f 
INFO-FLOW: Finish scheduling process_event.
Execute       set_default_model process_event 
Execute       bind -model process_event 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.bind.adb -f 
INFO-FLOW: Finish binding process_event.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_processor_top<0> 
Execute       schedule -model event_processor_top<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling event_processor_top<0>.
Execute       set_default_model event_processor_top<0> 
Execute       bind -model event_processor_top<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.bind.adb -f 
INFO-FLOW: Finish binding event_processor_top<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       schedule -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_1_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_1_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V_1' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2.
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       bind -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       schedule -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1.
Execute       set_default_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       bind -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<0> 
Execute       schedule -model cancellation_unit_top<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<0>.
Execute       set_default_model cancellation_unit_top<0> 
Execute       bind -model cancellation_unit_top<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_kernel<0> 
Execute       schedule -model lpcore_kernel<0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_kernel<0>.
Execute       set_default_model lpcore_kernel<0> 
Execute       bind -model lpcore_kernel<0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.bind.adb -f 
INFO-FLOW: Finish binding lpcore_kernel<0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_rollback_control.1 
Execute       schedule -model lpcore_rollback_control.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_rollback_control.1.
Execute       set_default_model lpcore_rollback_control.1 
Execute       bind -model lpcore_rollback_control.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.bind.adb -f 
INFO-FLOW: Finish binding lpcore_rollback_control.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_commit_control.2 
Execute       schedule -model lpcore_commit_control.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_commit_control.2.
Execute       set_default_model lpcore_commit_control.2 
Execute       bind -model lpcore_commit_control.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.bind.adb -f 
INFO-FLOW: Finish binding lpcore_commit_control.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_control_top<1> 
Execute       schedule -model lpcore_control_top<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_control_top<1>.
Execute       set_default_model lpcore_control_top<1> 
Execute       bind -model lpcore_control_top<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.bind.adb -f 
INFO-FLOW: Finish binding lpcore_control_top<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       schedule -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<1>_Pipeline_VITIS_LOOP_205_1.
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       bind -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<1>_Pipeline_VITIS_LOOP_205_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       schedule -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_1'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
WARNING: [HLS 200-880] The II Violation in module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' (loop 'VITIS_LOOP_271_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('event_queue_lp_oldest_unissued_V_addr_write_ln280', cpp/EventQueue.cpp:280) of variable 'current.V' on array 'event_queue_lp_oldest_unissued_V' and 'load' operation ('event_queue_lp_oldest_unissued_V_load') on array 'event_queue_lp_oldest_unissued_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_271_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<1>_Pipeline_VITIS_LOOP_271_1.
Execute       set_default_model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       bind -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<1>_Pipeline_VITIS_LOOP_271_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_queue_top<1> 
Execute       schedule -model event_queue_top<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling event_queue_top<1>.
Execute       set_default_model event_queue_top<1> 
Execute       bind -model event_queue_top<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.bind.adb -f 
INFO-FLOW: Finish binding event_queue_top<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       schedule -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' (loop 'VITIS_LOOP_81_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_buffer_buffer_next_V_addr_write_ln104', cpp/StateBuffer.cpp:104) of variable 'state_buffer_free_head_V_load', cpp/StateBuffer.cpp:104 on array 'state_buffer_buffer_next_V' and 'load' operation ('current.V', cpp/StateBuffer.cpp:115) on array 'state_buffer_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_81_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2.
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       bind -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       schedule -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_131_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1.
Execute       set_default_model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       bind -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model state_buffer_top<1> 
Execute       schedule -model state_buffer_top<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling state_buffer_top<1>.
Execute       set_default_model state_buffer_top<1> 
Execute       bind -model state_buffer_top<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.bind.adb -f 
INFO-FLOW: Finish binding state_buffer_top<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model event_processor_top<1> 
Execute       schedule -model event_processor_top<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling event_processor_top<1>.
Execute       set_default_model event_processor_top<1> 
Execute       bind -model event_processor_top<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.bind.adb -f 
INFO-FLOW: Finish binding event_processor_top<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       schedule -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_2'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
WARNING: [HLS 200-880] The II Violation in module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' (loop 'VITIS_LOOP_93_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cancellation_unit_buffer_next_V_addr_write_ln109', cpp/CancellationUnit.cpp:109) of variable 'cancellation_unit_free_head_V_load', cpp/CancellationUnit.cpp:109 on array 'cancellation_unit_buffer_next_V' and 'load' operation ('current.V', cpp/CancellationUnit.cpp:120) on array 'cancellation_unit_buffer_next_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_93_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2.
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       bind -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       schedule -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln1081')) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1.
Execute       set_default_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       bind -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cancellation_unit_top<1> 
Execute       schedule -model cancellation_unit_top<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling cancellation_unit_top<1>.
Execute       set_default_model cancellation_unit_top<1> 
Execute       bind -model cancellation_unit_top<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.bind.adb -f 
INFO-FLOW: Finish binding cancellation_unit_top<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lpcore_kernel<1> 
Execute       schedule -model lpcore_kernel<1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling lpcore_kernel<1>.
Execute       set_default_model lpcore_kernel<1> 
Execute       bind -model lpcore_kernel<1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.bind.adb -f 
INFO-FLOW: Finish binding lpcore_kernel<1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simulation_top 
Execute       schedule -model simulation_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.sched.adb -f 
INFO-FLOW: Finish scheduling simulation_top.
Execute       set_default_model simulation_top 
Execute       bind -model simulation_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.bind.adb -f 
INFO-FLOW: Finish binding simulation_top.
Execute       get_model_list simulation_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess lpcore_rollback_control 
Execute       rtl_gen_preprocess lpcore_commit_control 
Execute       rtl_gen_preprocess lpcore_control_top<0> 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_2 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_21 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_22 
Execute       rtl_gen_preprocess commit_Pipeline_VITIS_LOOP_237_23 
Execute       rtl_gen_preprocess commit 
Execute       rtl_gen_preprocess event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess enqueue 
Execute       rtl_gen_preprocess event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 
Execute       rtl_gen_preprocess event_queue_top<0> 
Execute       rtl_gen_preprocess state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 
Execute       rtl_gen_preprocess state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 
Execute       rtl_gen_preprocess state_buffer_top<0> 
Execute       rtl_gen_preprocess process_event 
Execute       rtl_gen_preprocess event_processor_top<0> 
Execute       rtl_gen_preprocess cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 
Execute       rtl_gen_preprocess cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess cancellation_unit_top<0> 
Execute       rtl_gen_preprocess lpcore_kernel<0> 
Execute       rtl_gen_preprocess lpcore_rollback_control.1 
Execute       rtl_gen_preprocess lpcore_commit_control.2 
Execute       rtl_gen_preprocess lpcore_control_top<1> 
Execute       rtl_gen_preprocess event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 
Execute       rtl_gen_preprocess event_queue_top<1> 
Execute       rtl_gen_preprocess state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 
Execute       rtl_gen_preprocess state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 
Execute       rtl_gen_preprocess state_buffer_top<1> 
Execute       rtl_gen_preprocess event_processor_top<1> 
Execute       rtl_gen_preprocess cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 
Execute       rtl_gen_preprocess cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess cancellation_unit_top<1> 
Execute       rtl_gen_preprocess lpcore_kernel<1> 
Execute       rtl_gen_preprocess simulation_top 
INFO-FLOW: Model list for RTL generation: lpcore_rollback_control lpcore_commit_control lpcore_control_top<0> commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 event_queue_top<0> state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<0> process_event event_processor_top<0> cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<0> lpcore_kernel<0> lpcore_rollback_control.1 lpcore_commit_control.2 lpcore_control_top<1> event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 event_queue_top<1> state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<1> event_processor_top<1> cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<1> lpcore_kernel<1> simulation_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_rollback_control -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_rollback_control -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_rollback_control 
Execute       gen_rtl lpcore_rollback_control -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_rollback_control 
Execute       syn_report -csynth -model lpcore_rollback_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_rollback_control_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_rollback_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_rollback_control_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_rollback_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_rollback_control -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.adb 
Execute       db_write -model lpcore_rollback_control -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_rollback_control -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_commit_control -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_commit_control -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_commit_control 
Execute       gen_rtl lpcore_commit_control -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_commit_control 
Execute       syn_report -csynth -model lpcore_commit_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_commit_control_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_commit_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_commit_control_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_commit_control -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_commit_control -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.adb 
Execute       db_write -model lpcore_commit_control -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_commit_control -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_control_top<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.compgen.tcl 
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_control_top<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_control_top_0_s 
Execute       gen_rtl lpcore_control_top<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_control_top_0_s 
Execute       syn_report -csynth -model lpcore_control_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_control_top_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_control_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_control_top_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_control_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_control_top<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.adb 
Execute       db_write -model lpcore_control_top<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_control_top<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model commit_Pipeline_VITIS_LOOP_237_2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_2' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_commit_Pipeline_VITIS_LOOP_237_2 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_commit_Pipeline_VITIS_LOOP_237_2 
Execute       syn_report -csynth -model commit_Pipeline_VITIS_LOOP_237_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model commit_Pipeline_VITIS_LOOP_237_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model commit_Pipeline_VITIS_LOOP_237_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.adb 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info commit_Pipeline_VITIS_LOOP_237_2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model commit_Pipeline_VITIS_LOOP_237_21 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_21 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_commit_Pipeline_VITIS_LOOP_237_21 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_21 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_commit_Pipeline_VITIS_LOOP_237_21 
Execute       syn_report -csynth -model commit_Pipeline_VITIS_LOOP_237_21 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model commit_Pipeline_VITIS_LOOP_237_21 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_21_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model commit_Pipeline_VITIS_LOOP_237_21 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_21 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.adb 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_21 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info commit_Pipeline_VITIS_LOOP_237_21 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model commit_Pipeline_VITIS_LOOP_237_22 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_22' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_22 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_commit_Pipeline_VITIS_LOOP_237_22 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_22 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_commit_Pipeline_VITIS_LOOP_237_22 
Execute       syn_report -csynth -model commit_Pipeline_VITIS_LOOP_237_22 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model commit_Pipeline_VITIS_LOOP_237_22 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_22_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model commit_Pipeline_VITIS_LOOP_237_22 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_22 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.adb 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_22 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info commit_Pipeline_VITIS_LOOP_237_22 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit_Pipeline_VITIS_LOOP_237_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model commit_Pipeline_VITIS_LOOP_237_23 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'commit_Pipeline_VITIS_LOOP_237_23' pipeline 'VITIS_LOOP_237_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit_Pipeline_VITIS_LOOP_237_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_23 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_commit_Pipeline_VITIS_LOOP_237_23 
Execute       gen_rtl commit_Pipeline_VITIS_LOOP_237_23 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_commit_Pipeline_VITIS_LOOP_237_23 
Execute       syn_report -csynth -model commit_Pipeline_VITIS_LOOP_237_23 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model commit_Pipeline_VITIS_LOOP_237_23 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_Pipeline_VITIS_LOOP_237_23_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model commit_Pipeline_VITIS_LOOP_237_23 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_23 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.adb 
Execute       db_write -model commit_Pipeline_VITIS_LOOP_237_23 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info commit_Pipeline_VITIS_LOOP_237_23 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'commit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model commit -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'commit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl commit -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_commit 
Execute       gen_rtl commit -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_commit 
Execute       syn_report -csynth -model commit -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model commit -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/commit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model commit -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model commit -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.adb 
Execute       db_write -model commit -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info commit -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_205_1 
Execute       gen_rtl event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_205_1 
Execute       syn_report -csynth -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_Pipeline_VITIS_LOOP_205_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_Pipeline_VITIS_LOOP_205_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.adb 
Execute       db_write -model event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model enqueue -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl enqueue -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_enqueue 
Execute       gen_rtl enqueue -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_enqueue 
Execute       syn_report -csynth -model enqueue -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/enqueue_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model enqueue -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/enqueue_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model enqueue -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model enqueue -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.adb 
Execute       db_write -model enqueue -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info enqueue -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_271_1 
Execute       gen_rtl event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_271_1 
Execute       syn_report -csynth -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_Pipeline_VITIS_LOOP_271_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_Pipeline_VITIS_LOOP_271_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.adb 
Execute       db_write -model event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'event_queue_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_0_s'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.867 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_0_s 
Execute       gen_rtl event_queue_top<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_0_s 
Execute       syn_report -csynth -model event_queue_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model event_queue_top<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.adb 
Execute       db_write -model event_queue_top<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 
Execute       gen_rtl state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 
Execute       syn_report -csynth -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.adb 
Execute       db_write -model state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 
Execute       gen_rtl state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 
Execute       syn_report -csynth -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.adb 
Execute       db_write -model state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_0_s 
Execute       gen_rtl state_buffer_top<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_0_s 
Execute       syn_report -csynth -model state_buffer_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model state_buffer_top<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.adb 
Execute       db_write -model state_buffer_top<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_event' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model process_event -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_event'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_event -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_process_event 
Execute       gen_rtl process_event -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_process_event 
Execute       syn_report -csynth -model process_event -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/process_event_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model process_event -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/process_event_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model process_event -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model process_event -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.adb 
Execute       db_write -model process_event -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_event -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_processor_top<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_processor_top<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_processor_top_0_s 
Execute       gen_rtl event_processor_top<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_processor_top_0_s 
Execute       syn_report -csynth -model event_processor_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_processor_top_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_processor_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_processor_top_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_processor_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_processor_top<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.adb 
Execute       db_write -model event_processor_top<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_processor_top<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 
Execute       gen_rtl cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 
Execute       syn_report -csynth -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.adb 
Execute       db_write -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 
Execute       gen_rtl cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 
Execute       syn_report -csynth -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.adb 
Execute       db_write -model cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_receiver_id_V_1_RAM_dEe' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V_1' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUTO_1R1W' to 'cancellation_unit_top_0_s_cancellation_unit_buffer_event_send_time_V_1_RAM_AUeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_0_s'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_0_s 
Execute       gen_rtl cancellation_unit_top<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_0_s 
Execute       syn_report -csynth -model cancellation_unit_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.adb 
Execute       db_write -model cancellation_unit_top<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_kernel<0> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.compgen.tcl 
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<0>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_0_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_kernel<0> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_kernel_0_s 
Execute       gen_rtl lpcore_kernel<0> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_kernel_0_s 
Execute       syn_report -csynth -model lpcore_kernel<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_kernel_0_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_kernel<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_kernel_0_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_kernel<0> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model lpcore_kernel<0> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.adb 
Execute       db_write -model lpcore_kernel<0> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_kernel<0> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_rollback_control_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_rollback_control.1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_rollback_control_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_rollback_control.1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_rollback_control_1 
Execute       gen_rtl lpcore_rollback_control.1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_rollback_control_1 
Execute       syn_report -csynth -model lpcore_rollback_control.1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_rollback_control_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_rollback_control.1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_rollback_control_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_rollback_control.1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_rollback_control.1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.adb 
Execute       db_write -model lpcore_rollback_control.1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_rollback_control.1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_commit_control_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_commit_control.2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_commit_control_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_commit_control.2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_commit_control_2 
Execute       gen_rtl lpcore_commit_control.2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_commit_control_2 
Execute       syn_report -csynth -model lpcore_commit_control.2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_commit_control_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_commit_control.2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_commit_control_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_commit_control.2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_commit_control.2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.adb 
Execute       db_write -model lpcore_commit_control.2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_commit_control.2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_control_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_control_top<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.compgen.tcl 
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_control_top<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_control_top_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_control_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_control_top<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_control_top_1_s 
Execute       gen_rtl lpcore_control_top<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_control_top_1_s 
Execute       syn_report -csynth -model lpcore_control_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_control_top_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_control_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_control_top_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_control_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model lpcore_control_top<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.adb 
Execute       db_write -model lpcore_control_top<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_control_top<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_205_1 
Execute       gen_rtl event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_205_1 
Execute       syn_report -csynth -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_Pipeline_VITIS_LOOP_205_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_Pipeline_VITIS_LOOP_205_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.adb 
Execute       db_write -model event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1' pipeline 'VITIS_LOOP_271_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_Pipeline_VITIS_LOOP_271_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_271_1 
Execute       gen_rtl event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_271_1 
Execute       syn_report -csynth -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_Pipeline_VITIS_LOOP_271_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_Pipeline_VITIS_LOOP_271_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.adb 
Execute       db_write -model event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_queue_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_queue_top<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'event_queue_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'event_queue_unissued_size_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_queue_top_1_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_queue_top<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_queue_top_1_s 
Execute       gen_rtl event_queue_top<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_queue_top_1_s 
Execute       syn_report -csynth -model event_queue_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_queue_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_queue_top_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_queue_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.27 sec.
Execute       db_write -model event_queue_top<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.adb 
Execute       db_write -model event_queue_top<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_queue_top<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2' pipeline 'VITIS_LOOP_81_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_81_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 
Execute       gen_rtl state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 
Execute       syn_report -csynth -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.adb 
Execute       db_write -model state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1' pipeline 'VITIS_LOOP_131_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_Pipeline_VITIS_LOOP_131_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 
Execute       gen_rtl state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 
Execute       syn_report -csynth -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.adb 
Execute       db_write -model state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'state_buffer_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model state_buffer_top<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'state_buffer_total_size_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'state_buffer_free_head_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'state_buffer_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl state_buffer_top<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_state_buffer_top_1_s 
Execute       gen_rtl state_buffer_top<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_state_buffer_top_1_s 
Execute       syn_report -csynth -model state_buffer_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model state_buffer_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/state_buffer_top_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model state_buffer_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model state_buffer_top<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.adb 
Execute       db_write -model state_buffer_top<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info state_buffer_top<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'event_processor_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model event_processor_top<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'event_processor_top_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl event_processor_top<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_event_processor_top_1_s 
Execute       gen_rtl event_processor_top<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_event_processor_top_1_s 
Execute       syn_report -csynth -model event_processor_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_processor_top_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model event_processor_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/event_processor_top_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model event_processor_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model event_processor_top<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.adb 
Execute       db_write -model event_processor_top<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info event_processor_top<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 
Execute       gen_rtl cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 
Execute       syn_report -csynth -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.adb 
Execute       db_write -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1' pipeline 'VITIS_LOOP_58_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 
Execute       gen_rtl cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 
Execute       syn_report -csynth -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.adb 
Execute       db_write -model cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cancellation_unit_top_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cancellation_unit_top<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_recv_time_V_RAM_AUTOfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_sender_id_V_RAM_AUTOg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_receiver_id_V_RAM_AUhbi' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'cancellation_unit_free_head_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cancellation_unit_total_size_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTO_1R1W' to 'cancellation_unit_top_1_s_cancellation_unit_buffer_event_send_time_V_RAM_AUTOibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'cancellation_unit_top_1_s'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cancellation_unit_top<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_cancellation_unit_top_1_s 
Execute       gen_rtl cancellation_unit_top<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_cancellation_unit_top_1_s 
Execute       syn_report -csynth -model cancellation_unit_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model cancellation_unit_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/cancellation_unit_top_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model cancellation_unit_top<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model cancellation_unit_top<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.adb 
Execute       db_write -model cancellation_unit_top<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cancellation_unit_top<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lpcore_kernel_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lpcore_kernel<1> -top_prefix simulation_top_ -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w48_d2_S' is changed to 'fifo_w48_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w129_d2_S' is changed to 'fifo_w129_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w80_d2_S' is changed to 'fifo_w80_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w209_d2_S' is changed to 'fifo_w209_d2_S_x' due to conflict.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for lpcore_kernel<1>
WARNING: [RTGEN 206-101] Setting dangling out port 'lpcore_kernel_1_s/ap_ready' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lpcore_kernel_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl lpcore_kernel<1> -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top_lpcore_kernel_1_s 
Execute       gen_rtl lpcore_kernel<1> -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top_lpcore_kernel_1_s 
Execute       syn_report -csynth -model lpcore_kernel<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_kernel_1_s_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lpcore_kernel<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/lpcore_kernel_1_s_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lpcore_kernel<1> -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model lpcore_kernel<1> -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.adb 
Execute       db_write -model lpcore_kernel<1> -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lpcore_kernel<1> -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulation_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simulation_top -top_prefix  -sub_prefix simulation_top_ -mg_file /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_init_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_event_queue_full_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_anti_message_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_enqueue_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_output_event_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_cancellation_unit_output_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'simulation_top/lpcore_commit_time_stream_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'simulation_top' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for simulation_top
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulation_top'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.930 GB.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl simulation_top -istop -style xilinx -f -lang vhdl -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/vhdl/simulation_top 
Execute       gen_rtl simulation_top -istop -style xilinx -f -lang vlog -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/verilog/simulation_top 
Execute       syn_report -csynth -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/simulation_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/simulation_top_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -model simulation_top -f -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.adb 
Execute       db_write -model simulation_top -bindview -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info simulation_top -p /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top 
Execute       export_constraint_db -f -tool general -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
Execute       syn_report -designview -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.design.xml 
Command       syn_report done; 0.63 sec.
Execute       syn_report -csynthDesign -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model simulation_top -o /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks simulation_top 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain simulation_top 
INFO-FLOW: Model list for RTL component generation: lpcore_rollback_control lpcore_commit_control lpcore_control_top<0> commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top<0>_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top<0>_Pipeline_VITIS_LOOP_271_1 event_queue_top<0> state_buffer_top<0>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<0>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<0> process_event event_processor_top<0> cancellation_unit_top<0>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<0>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<0> lpcore_kernel<0> lpcore_rollback_control.1 lpcore_commit_control.2 lpcore_control_top<1> event_queue_top<1>_Pipeline_VITIS_LOOP_205_1 event_queue_top<1>_Pipeline_VITIS_LOOP_271_1 event_queue_top<1> state_buffer_top<1>_Pipeline_VITIS_LOOP_81_2 state_buffer_top<1>_Pipeline_VITIS_LOOP_131_1 state_buffer_top<1> event_processor_top<1> cancellation_unit_top<1>_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top<1>_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top<1> lpcore_kernel<1> simulation_top
INFO-FLOW: Handling components in module [lpcore_rollback_control] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.compgen.tcl 
INFO-FLOW: Handling components in module [lpcore_commit_control] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.compgen.tcl 
INFO-FLOW: Handling components in module [lpcore_control_top_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [commit_Pipeline_VITIS_LOOP_237_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [commit_Pipeline_VITIS_LOOP_237_21] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [commit_Pipeline_VITIS_LOOP_237_22] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [commit_Pipeline_VITIS_LOOP_237_23] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [commit] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.compgen.tcl 
INFO-FLOW: Handling components in module [event_queue_top_0_Pipeline_VITIS_LOOP_205_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [enqueue] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.compgen.tcl 
INFO-FLOW: Handling components in module [event_queue_top_0_Pipeline_VITIS_LOOP_271_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [event_queue_top_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [state_buffer_top_0_Pipeline_VITIS_LOOP_81_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [state_buffer_top_0_Pipeline_VITIS_LOOP_131_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [state_buffer_top_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [process_event] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.compgen.tcl 
INFO-FLOW: Handling components in module [event_processor_top_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cancellation_unit_top_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb.
INFO-FLOW: Append model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb
INFO-FLOW: Found component simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud.
INFO-FLOW: Append model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud
INFO-FLOW: Found component simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W
INFO-FLOW: Found component simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [lpcore_kernel_0_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S
INFO-FLOW: Found component simulation_top_fifo_w129_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w129_d2_S
INFO-FLOW: Found component simulation_top_fifo_w80_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w80_d2_S
INFO-FLOW: Found component simulation_top_fifo_w209_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w209_d2_S
INFO-FLOW: Found component simulation_top_fifo_w129_d2_S.
INFO-FLOW: Append model simulation_top_fifo_w129_d2_S
INFO-FLOW: Handling components in module [lpcore_rollback_control_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.compgen.tcl 
INFO-FLOW: Handling components in module [lpcore_commit_control_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.compgen.tcl 
INFO-FLOW: Handling components in module [lpcore_control_top_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [event_queue_top_1_Pipeline_VITIS_LOOP_205_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [event_queue_top_1_Pipeline_VITIS_LOOP_271_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [event_queue_top_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [state_buffer_top_1_Pipeline_VITIS_LOOP_81_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [state_buffer_top_1_Pipeline_VITIS_LOOP_131_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [state_buffer_top_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [event_processor_top_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO-FLOW: Found component simulation_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cancellation_unit_top_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [lpcore_kernel_1_s] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.compgen.tcl 
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w48_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w32_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w129_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w129_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w80_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w80_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w209_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w209_d2_S_x
INFO-FLOW: Found component simulation_top_fifo_w129_d2_S_x.
INFO-FLOW: Append model simulation_top_fifo_w129_d2_S_x
INFO-FLOW: Handling components in module [simulation_top] ... 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.compgen.tcl 
INFO-FLOW: Append model lpcore_rollback_control
INFO-FLOW: Append model lpcore_commit_control
INFO-FLOW: Append model lpcore_control_top_0_s
INFO-FLOW: Append model commit_Pipeline_VITIS_LOOP_237_2
INFO-FLOW: Append model commit_Pipeline_VITIS_LOOP_237_21
INFO-FLOW: Append model commit_Pipeline_VITIS_LOOP_237_22
INFO-FLOW: Append model commit_Pipeline_VITIS_LOOP_237_23
INFO-FLOW: Append model commit
INFO-FLOW: Append model event_queue_top_0_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: Append model enqueue
INFO-FLOW: Append model event_queue_top_0_Pipeline_VITIS_LOOP_271_1
INFO-FLOW: Append model event_queue_top_0_s
INFO-FLOW: Append model state_buffer_top_0_Pipeline_VITIS_LOOP_81_2
INFO-FLOW: Append model state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
INFO-FLOW: Append model state_buffer_top_0_s
INFO-FLOW: Append model process_event
INFO-FLOW: Append model event_processor_top_0_s
INFO-FLOW: Append model cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2
INFO-FLOW: Append model cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: Append model cancellation_unit_top_0_s
INFO-FLOW: Append model lpcore_kernel_0_s
INFO-FLOW: Append model lpcore_rollback_control_1
INFO-FLOW: Append model lpcore_commit_control_2
INFO-FLOW: Append model lpcore_control_top_1_s
INFO-FLOW: Append model event_queue_top_1_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: Append model event_queue_top_1_Pipeline_VITIS_LOOP_271_1
INFO-FLOW: Append model event_queue_top_1_s
INFO-FLOW: Append model state_buffer_top_1_Pipeline_VITIS_LOOP_81_2
INFO-FLOW: Append model state_buffer_top_1_Pipeline_VITIS_LOOP_131_1
INFO-FLOW: Append model state_buffer_top_1_s
INFO-FLOW: Append model event_processor_top_1_s
INFO-FLOW: Append model cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2
INFO-FLOW: Append model cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: Append model cancellation_unit_top_1_s
INFO-FLOW: Append model lpcore_kernel_1_s
INFO-FLOW: Append model simulation_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W simulation_top_fifo_w48_d2_S simulation_top_fifo_w48_d2_S simulation_top_fifo_w48_d2_S simulation_top_fifo_w48_d2_S simulation_top_fifo_w32_d2_S simulation_top_fifo_w32_d2_S simulation_top_fifo_w32_d2_S simulation_top_fifo_w129_d2_S simulation_top_fifo_w80_d2_S simulation_top_fifo_w209_d2_S simulation_top_fifo_w129_d2_S simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W simulation_top_flow_control_loop_pipe_sequential_init simulation_top_flow_control_loop_pipe_sequential_init simulation_top_fifo_w48_d2_S_x simulation_top_fifo_w48_d2_S_x simulation_top_fifo_w48_d2_S_x simulation_top_fifo_w48_d2_S_x simulation_top_fifo_w32_d2_S_x simulation_top_fifo_w32_d2_S_x simulation_top_fifo_w32_d2_S_x simulation_top_fifo_w129_d2_S_x simulation_top_fifo_w80_d2_S_x simulation_top_fifo_w209_d2_S_x simulation_top_fifo_w129_d2_S_x lpcore_rollback_control lpcore_commit_control lpcore_control_top_0_s commit_Pipeline_VITIS_LOOP_237_2 commit_Pipeline_VITIS_LOOP_237_21 commit_Pipeline_VITIS_LOOP_237_22 commit_Pipeline_VITIS_LOOP_237_23 commit event_queue_top_0_Pipeline_VITIS_LOOP_205_1 enqueue event_queue_top_0_Pipeline_VITIS_LOOP_271_1 event_queue_top_0_s state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 state_buffer_top_0_s process_event event_processor_top_0_s cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top_0_s lpcore_kernel_0_s lpcore_rollback_control_1 lpcore_commit_control_2 lpcore_control_top_1_s event_queue_top_1_Pipeline_VITIS_LOOP_205_1 event_queue_top_1_Pipeline_VITIS_LOOP_271_1 event_queue_top_1_s state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 state_buffer_top_1_s event_processor_top_1_s cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 cancellation_unit_top_1_s lpcore_kernel_1_s simulation_top
INFO-FLOW: Generating /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb
INFO-FLOW: To file: write model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud
INFO-FLOW: To file: write model simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w129_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w80_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w209_d2_S
INFO-FLOW: To file: write model simulation_top_fifo_w129_d2_S
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w48_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w32_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w129_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w80_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w209_d2_S_x
INFO-FLOW: To file: write model simulation_top_fifo_w129_d2_S_x
INFO-FLOW: To file: write model lpcore_rollback_control
INFO-FLOW: To file: write model lpcore_commit_control
INFO-FLOW: To file: write model lpcore_control_top_0_s
INFO-FLOW: To file: write model commit_Pipeline_VITIS_LOOP_237_2
INFO-FLOW: To file: write model commit_Pipeline_VITIS_LOOP_237_21
INFO-FLOW: To file: write model commit_Pipeline_VITIS_LOOP_237_22
INFO-FLOW: To file: write model commit_Pipeline_VITIS_LOOP_237_23
INFO-FLOW: To file: write model commit
INFO-FLOW: To file: write model event_queue_top_0_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: To file: write model enqueue
INFO-FLOW: To file: write model event_queue_top_0_Pipeline_VITIS_LOOP_271_1
INFO-FLOW: To file: write model event_queue_top_0_s
INFO-FLOW: To file: write model state_buffer_top_0_Pipeline_VITIS_LOOP_81_2
INFO-FLOW: To file: write model state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
INFO-FLOW: To file: write model state_buffer_top_0_s
INFO-FLOW: To file: write model process_event
INFO-FLOW: To file: write model event_processor_top_0_s
INFO-FLOW: To file: write model cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2
INFO-FLOW: To file: write model cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: To file: write model cancellation_unit_top_0_s
INFO-FLOW: To file: write model lpcore_kernel_0_s
INFO-FLOW: To file: write model lpcore_rollback_control_1
INFO-FLOW: To file: write model lpcore_commit_control_2
INFO-FLOW: To file: write model lpcore_control_top_1_s
INFO-FLOW: To file: write model event_queue_top_1_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: To file: write model event_queue_top_1_Pipeline_VITIS_LOOP_271_1
INFO-FLOW: To file: write model event_queue_top_1_s
INFO-FLOW: To file: write model state_buffer_top_1_Pipeline_VITIS_LOOP_81_2
INFO-FLOW: To file: write model state_buffer_top_1_Pipeline_VITIS_LOOP_131_1
INFO-FLOW: To file: write model state_buffer_top_1_s
INFO-FLOW: To file: write model event_processor_top_1_s
INFO-FLOW: To file: write model cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2
INFO-FLOW: To file: write model cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: To file: write model cancellation_unit_top_1_s
INFO-FLOW: To file: write model lpcore_kernel_1_s
INFO-FLOW: To file: write model simulation_top
INFO-FLOW: Generating /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/vhdl' dstVlogDir='/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/vlog' tclDir='/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db' modelList='simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_fifo_w80_d2_S
simulation_top_fifo_w209_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w129_d2_S_x
simulation_top_fifo_w80_d2_S_x
simulation_top_fifo_w209_d2_S_x
simulation_top_fifo_w129_d2_S_x
lpcore_rollback_control
lpcore_commit_control
lpcore_control_top_0_s
commit_Pipeline_VITIS_LOOP_237_2
commit_Pipeline_VITIS_LOOP_237_21
commit_Pipeline_VITIS_LOOP_237_22
commit_Pipeline_VITIS_LOOP_237_23
commit
event_queue_top_0_Pipeline_VITIS_LOOP_205_1
enqueue
event_queue_top_0_Pipeline_VITIS_LOOP_271_1
event_queue_top_0_s
state_buffer_top_0_Pipeline_VITIS_LOOP_81_2
state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
state_buffer_top_0_s
process_event
event_processor_top_0_s
cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_0_s
lpcore_kernel_0_s
lpcore_rollback_control_1
lpcore_commit_control_2
lpcore_control_top_1_s
event_queue_top_1_Pipeline_VITIS_LOOP_205_1
event_queue_top_1_Pipeline_VITIS_LOOP_271_1
event_queue_top_1_s
state_buffer_top_1_Pipeline_VITIS_LOOP_81_2
state_buffer_top_1_Pipeline_VITIS_LOOP_131_1
state_buffer_top_1_s
event_processor_top_1_s
cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_1_s
lpcore_kernel_1_s
simulation_top
' expOnly='0'
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.35 sec.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Command       ap_source done; 0.21 sec.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S)' using Shift Registers.
Command       ap_source done; 0.45 sec.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.compgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'causality_violation_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_rollback_info_stream_U(simulation_top_fifo_w48_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_queue_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_commit_time_stream_U(simulation_top_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'issued_event_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'state_buffer_input_stream_U(simulation_top_fifo_w80_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'event_processor_input_stream_U(simulation_top_fifo_w209_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cancellation_unit_input_stream_U(simulation_top_fifo_w129_d2_S_x)' using Shift Registers.
Command       ap_source done; 0.47 sec.
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.78 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.930 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='simulation_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name lpcore_rollback_control
INFO-FLOW: No bind nodes found for module_name lpcore_commit_control
INFO-FLOW: No bind nodes found for module_name lpcore_control_top_0_s
INFO-FLOW: No bind nodes found for module_name commit
INFO-FLOW: No bind nodes found for module_name lpcore_rollback_control_1
INFO-FLOW: No bind nodes found for module_name lpcore_commit_control_2
INFO-FLOW: No bind nodes found for module_name lpcore_control_top_1_s
INFO-FLOW: No bind nodes found for module_name simulation_top
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_fifo_w80_d2_S
simulation_top_fifo_w209_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w129_d2_S_x
simulation_top_fifo_w80_d2_S_x
simulation_top_fifo_w209_d2_S_x
simulation_top_fifo_w129_d2_S_x
lpcore_rollback_control
lpcore_commit_control
lpcore_control_top_0_s
commit_Pipeline_VITIS_LOOP_237_2
commit_Pipeline_VITIS_LOOP_237_21
commit_Pipeline_VITIS_LOOP_237_22
commit_Pipeline_VITIS_LOOP_237_23
commit
event_queue_top_0_Pipeline_VITIS_LOOP_205_1
enqueue
event_queue_top_0_Pipeline_VITIS_LOOP_271_1
event_queue_top_0_s
state_buffer_top_0_Pipeline_VITIS_LOOP_81_2
state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
state_buffer_top_0_s
process_event
event_processor_top_0_s
cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_0_s
lpcore_kernel_0_s
lpcore_rollback_control_1
lpcore_commit_control_2
lpcore_control_top_1_s
event_queue_top_1_Pipeline_VITIS_LOOP_205_1
event_queue_top_1_Pipeline_VITIS_LOOP_271_1
event_queue_top_1_s
state_buffer_top_1_Pipeline_VITIS_LOOP_81_2
state_buffer_top_1_Pipeline_VITIS_LOOP_131_1
state_buffer_top_1_s
event_processor_top_1_s
cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_1_s
lpcore_kernel_1_s
simulation_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
Execute       sc_get_clocks simulation_top 
Execute       source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST simulation_top MODULE2INSTS {simulation_top simulation_top lpcore_kernel_0_s lpcore_kernel_0_U0 lpcore_control_top_0_s lpcore_control_top_0_U0 lpcore_rollback_control lpcore_rollback_control_U0 lpcore_commit_control lpcore_commit_control_U0 event_queue_top_0_s event_queue_top_0_U0 commit {grp_commit_fu_513 grp_commit_fu_513} commit_Pipeline_VITIS_LOOP_237_2 {grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82 grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82} commit_Pipeline_VITIS_LOOP_237_21 {grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104} commit_Pipeline_VITIS_LOOP_237_22 {grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123} commit_Pipeline_VITIS_LOOP_237_23 {grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142 grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142} event_queue_top_0_Pipeline_VITIS_LOOP_205_1 grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531 enqueue {grp_enqueue_fu_540 grp_enqueue_fu_540} event_queue_top_0_Pipeline_VITIS_LOOP_271_1 grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580 state_buffer_top_0_s state_buffer_top_0_U0 state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342 event_processor_top_0_s event_processor_top_0_U0 process_event {grp_process_event_fu_66 grp_process_event_fu_66} cancellation_unit_top_0_s cancellation_unit_top_0_U0 cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285 cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303 lpcore_kernel_1_s lpcore_kernel_1_U0 lpcore_control_top_1_s lpcore_control_top_1_U0 lpcore_rollback_control_1 lpcore_rollback_control_1_U0 lpcore_commit_control_2 lpcore_commit_control_2_U0 event_queue_top_1_s event_queue_top_1_U0 event_queue_top_1_Pipeline_VITIS_LOOP_205_1 grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531 event_queue_top_1_Pipeline_VITIS_LOOP_271_1 grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580 state_buffer_top_1_s state_buffer_top_1_U0 state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342 event_processor_top_1_s event_processor_top_1_U0 cancellation_unit_top_1_s cancellation_unit_top_1_U0 cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285 cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303} INST2MODULE {simulation_top simulation_top lpcore_kernel_0_U0 lpcore_kernel_0_s lpcore_control_top_0_U0 lpcore_control_top_0_s lpcore_rollback_control_U0 lpcore_rollback_control lpcore_commit_control_U0 lpcore_commit_control event_queue_top_0_U0 event_queue_top_0_s grp_commit_fu_513 commit grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82 commit_Pipeline_VITIS_LOOP_237_2 grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 commit_Pipeline_VITIS_LOOP_237_21 grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 commit_Pipeline_VITIS_LOOP_237_22 grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142 commit_Pipeline_VITIS_LOOP_237_23 grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531 event_queue_top_0_Pipeline_VITIS_LOOP_205_1 grp_enqueue_fu_540 enqueue grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580 event_queue_top_0_Pipeline_VITIS_LOOP_271_1 state_buffer_top_0_U0 state_buffer_top_0_s grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342 state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 event_processor_top_0_U0 event_processor_top_0_s grp_process_event_fu_66 process_event cancellation_unit_top_0_U0 cancellation_unit_top_0_s grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285 cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303 cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 lpcore_kernel_1_U0 lpcore_kernel_1_s lpcore_control_top_1_U0 lpcore_control_top_1_s lpcore_rollback_control_1_U0 lpcore_rollback_control_1 lpcore_commit_control_2_U0 lpcore_commit_control_2 event_queue_top_1_U0 event_queue_top_1_s grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531 event_queue_top_1_Pipeline_VITIS_LOOP_205_1 grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580 event_queue_top_1_Pipeline_VITIS_LOOP_271_1 state_buffer_top_1_U0 state_buffer_top_1_s grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342 state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 event_processor_top_1_U0 event_processor_top_1_s cancellation_unit_top_1_U0 cancellation_unit_top_1_s grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285 cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303 cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1} INSTDATA {simulation_top {DEPTH 1 CHILDREN {lpcore_kernel_0_U0 lpcore_kernel_1_U0}} lpcore_kernel_0_U0 {DEPTH 2 CHILDREN {lpcore_control_top_0_U0 event_queue_top_0_U0 state_buffer_top_0_U0 event_processor_top_0_U0 cancellation_unit_top_0_U0}} lpcore_control_top_0_U0 {DEPTH 3 CHILDREN {lpcore_rollback_control_U0 lpcore_commit_control_U0}} lpcore_rollback_control_U0 {DEPTH 4 CHILDREN {}} lpcore_commit_control_U0 {DEPTH 4 CHILDREN {}} event_queue_top_0_U0 {DEPTH 3 CHILDREN {grp_commit_fu_513 grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531 grp_enqueue_fu_540 grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580}} grp_commit_fu_513 {DEPTH 4 CHILDREN {grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82 grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142}} grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82 {DEPTH 5 CHILDREN {}} grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 {DEPTH 5 CHILDREN {}} grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 {DEPTH 5 CHILDREN {}} grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142 {DEPTH 5 CHILDREN {}} grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531 {DEPTH 4 CHILDREN {}} grp_enqueue_fu_540 {DEPTH 4 CHILDREN {}} grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580 {DEPTH 4 CHILDREN {}} state_buffer_top_0_U0 {DEPTH 3 CHILDREN {grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324 grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342}} grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324 {DEPTH 4 CHILDREN {}} grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342 {DEPTH 4 CHILDREN {}} event_processor_top_0_U0 {DEPTH 3 CHILDREN grp_process_event_fu_66} grp_process_event_fu_66 {DEPTH 4 CHILDREN {}} cancellation_unit_top_0_U0 {DEPTH 3 CHILDREN {grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285 grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303}} grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285 {DEPTH 4 CHILDREN {}} grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303 {DEPTH 4 CHILDREN {}} lpcore_kernel_1_U0 {DEPTH 2 CHILDREN {lpcore_control_top_1_U0 event_queue_top_1_U0 state_buffer_top_1_U0 event_processor_top_1_U0 cancellation_unit_top_1_U0}} lpcore_control_top_1_U0 {DEPTH 3 CHILDREN {lpcore_rollback_control_1_U0 lpcore_commit_control_2_U0}} lpcore_rollback_control_1_U0 {DEPTH 4 CHILDREN {}} lpcore_commit_control_2_U0 {DEPTH 4 CHILDREN {}} event_queue_top_1_U0 {DEPTH 3 CHILDREN {grp_commit_fu_513 grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531 grp_enqueue_fu_540 grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580}} grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531 {DEPTH 4 CHILDREN {}} grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580 {DEPTH 4 CHILDREN {}} state_buffer_top_1_U0 {DEPTH 3 CHILDREN {grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324 grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342}} grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324 {DEPTH 4 CHILDREN {}} grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342 {DEPTH 4 CHILDREN {}} event_processor_top_1_U0 {DEPTH 3 CHILDREN grp_process_event_fu_66} cancellation_unit_top_1_U0 {DEPTH 3 CHILDREN {grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285 grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303}} grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285 {DEPTH 4 CHILDREN {}} grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303 {DEPTH 4 CHILDREN {}}} MODULEDATA {commit_Pipeline_VITIS_LOOP_237_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_267_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_237_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} commit_Pipeline_VITIS_LOOP_237_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_269_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_237_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} commit_Pipeline_VITIS_LOOP_237_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_269_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_237_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} commit_Pipeline_VITIS_LOOP_237_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_269_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_237_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_queue_top_0_Pipeline_VITIS_LOOP_205_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_109_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} enqueue {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_509_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_5_fu_515_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_queue_top_0_Pipeline_VITIS_LOOP_271_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_169_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP VITIS_LOOP_271_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_queue_top_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_603_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_603_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_4_fu_1033_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_send_time_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_send_time_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME event_queue_buffer_event_recv_time_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_recv_time_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_data_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_sender_id_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_sender_id_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_receiver_id_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_receiver_id_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_is_anti_message_V_1_U SOURCE {} VARIABLE event_queue_buffer_event_is_anti_message_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_is_issued_V_1_U SOURCE {} VARIABLE event_queue_buffer_is_issued_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_next_V_1_U SOURCE {} VARIABLE event_queue_buffer_next_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME event_queue_lp_heads_V_1_U SOURCE {} VARIABLE event_queue_lp_heads_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_tails_V_1_U SOURCE {} VARIABLE event_queue_lp_tails_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_oldest_unissued_V_1_U SOURCE {} VARIABLE event_queue_lp_oldest_unissued_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lvt_V_1_U SOURCE {} VARIABLE event_queue_lvt_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_youngest_issued_V_1_U SOURCE {} VARIABLE event_queue_lp_youngest_issued_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 7 URAM 0}} state_buffer_top_0_Pipeline_VITIS_LOOP_81_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_fu_197_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V LOOP VITIS_LOOP_81_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME state_buffer_lp_sizes_V_1_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_81_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_4_fu_170_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V_4 LOOP VITIS_LOOP_131_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} state_buffer_top_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_4_fu_422_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_4 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_4_fu_445_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_572_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_3_fu_551_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_599_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_3_fu_588_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_lp_heads_V_1_U SOURCE {} VARIABLE state_buffer_lp_heads_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_next_V_1_U SOURCE {} VARIABLE state_buffer_buffer_next_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_lvt_V_1_U SOURCE {} VARIABLE state_buffer_buffer_state_lvt_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_lp_sizes_V_1_U SOURCE {} VARIABLE state_buffer_lp_sizes_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_lp_id_V_1_U SOURCE {} VARIABLE state_buffer_buffer_state_lp_id_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_rng_state_V_1_U SOURCE {} VARIABLE state_buffer_buffer_state_rng_state_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} process_event {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_fu_197_p2 SOURCE cpp/LPMapping.cpp:10 VARIABLE sub_ln10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln10_1_fu_217_p2 SOURCE cpp/LPMapping.cpp:10 VARIABLE sub_ln10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_event_recv_time_V_fu_429_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:75 VARIABLE new_event_recv_time_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_processor_top_0_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_processor_prng_generators_state_V_1_U SOURCE {} VARIABLE event_processor_prng_generators_state_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_fu_184_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V LOOP VITIS_LOOP_93_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_1_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_93_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_1_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_6_fu_310_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_6 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_9_fu_486_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_9 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_509_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_527_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_8_fu_442_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_lp_heads_V_1_U SOURCE {} VARIABLE cancellation_unit_lp_heads_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_recv_time_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_event_recv_time_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_data_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_event_data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_sender_id_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_event_sender_id_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_receiver_id_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_event_receiver_id_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_next_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_next_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_1_U SOURCE {} VARIABLE cancellation_unit_lp_sizes_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_send_time_V_1_U SOURCE {} VARIABLE cancellation_unit_buffer_event_send_time_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 6 URAM 0}} lpcore_kernel_0_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME causality_violation_stream_U SOURCE {} VARIABLE causality_violation_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME issued_event_stream_U SOURCE {} VARIABLE issued_event_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_input_stream_U SOURCE {} VARIABLE state_buffer_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_processor_input_stream_U SOURCE {} VARIABLE event_processor_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_input_stream_U SOURCE {} VARIABLE cancellation_unit_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_queue_rollback_info_stream_U SOURCE {} VARIABLE event_queue_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_rollback_info_stream_U SOURCE {} VARIABLE state_buffer_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_rollback_info_stream_U SOURCE {} VARIABLE cancellation_unit_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_queue_commit_time_stream_U SOURCE cpp/LPCore.hpp:89 VARIABLE event_queue_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_commit_time_stream_U SOURCE cpp/LPCore.hpp:90 VARIABLE state_buffer_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_commit_time_stream_U SOURCE cpp/LPCore.hpp:91 VARIABLE cancellation_unit_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 17 URAM 0}} event_queue_top_1_Pipeline_VITIS_LOOP_205_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_109_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_queue_top_1_Pipeline_VITIS_LOOP_271_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_169_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP VITIS_LOOP_271_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} event_queue_top_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_603_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_603_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_2_fu_1033_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_send_time_V_U SOURCE {} VARIABLE event_queue_buffer_event_send_time_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME event_queue_buffer_event_recv_time_V_U SOURCE {} VARIABLE event_queue_buffer_event_recv_time_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_data_V_U SOURCE {} VARIABLE event_queue_buffer_event_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_sender_id_V_U SOURCE {} VARIABLE event_queue_buffer_event_sender_id_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_receiver_id_V_U SOURCE {} VARIABLE event_queue_buffer_event_receiver_id_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_event_is_anti_message_V_U SOURCE {} VARIABLE event_queue_buffer_event_is_anti_message_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_is_issued_V_U SOURCE {} VARIABLE event_queue_buffer_is_issued_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_buffer_next_V_U SOURCE {} VARIABLE event_queue_buffer_next_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME event_queue_lp_heads_V_U SOURCE {} VARIABLE event_queue_lp_heads_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_tails_V_U SOURCE {} VARIABLE event_queue_lp_tails_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_oldest_unissued_V_U SOURCE {} VARIABLE event_queue_lp_oldest_unissued_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lvt_V_U SOURCE {} VARIABLE event_queue_lvt_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_queue_lp_youngest_issued_V_U SOURCE {} VARIABLE event_queue_lp_youngest_issued_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 7 URAM 0}} state_buffer_top_1_Pipeline_VITIS_LOOP_81_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_fu_197_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V LOOP VITIS_LOOP_81_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME state_buffer_lp_sizes_V_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_81_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} state_buffer_top_1_Pipeline_VITIS_LOOP_131_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_2_fu_170_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V_2 LOOP VITIS_LOOP_131_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} state_buffer_top_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_2_fu_422_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_2 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_2_fu_445_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_572_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_1_fu_551_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_599_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_1_fu_588_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_lp_heads_V_U SOURCE {} VARIABLE state_buffer_lp_heads_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_next_V_U SOURCE {} VARIABLE state_buffer_buffer_next_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_lvt_V_U SOURCE {} VARIABLE state_buffer_buffer_state_lvt_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_lp_sizes_V_U SOURCE {} VARIABLE state_buffer_lp_sizes_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_lp_id_V_U SOURCE {} VARIABLE state_buffer_buffer_state_lp_id_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME state_buffer_buffer_state_rng_state_V_U SOURCE {} VARIABLE state_buffer_buffer_state_rng_state_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} event_processor_top_1_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME event_processor_prng_generators_state_V_U SOURCE {} VARIABLE event_processor_prng_generators_state_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME removed_V_fu_184_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE removed_V LOOP VITIS_LOOP_93_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_93_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_d0 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_5_fu_310_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE add_ln887_5 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} cancellation_unit_top_1_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_7_fu_486_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_7 LOOP VITIS_LOOP_88_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln887_fu_509_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:887 VARIABLE sub_ln887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_527_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_6_fu_442_p2 SOURCE /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_lp_heads_V_U SOURCE {} VARIABLE cancellation_unit_lp_heads_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_recv_time_V_U SOURCE {} VARIABLE cancellation_unit_buffer_event_recv_time_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_data_V_U SOURCE {} VARIABLE cancellation_unit_buffer_event_data_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_sender_id_V_U SOURCE {} VARIABLE cancellation_unit_buffer_event_sender_id_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_receiver_id_V_U SOURCE {} VARIABLE cancellation_unit_buffer_event_receiver_id_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_next_V_U SOURCE {} VARIABLE cancellation_unit_buffer_next_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_lp_sizes_V_U SOURCE {} VARIABLE cancellation_unit_lp_sizes_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME cancellation_unit_buffer_event_send_time_V_U SOURCE {} VARIABLE cancellation_unit_buffer_event_send_time_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 6 URAM 0}} lpcore_kernel_1_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME causality_violation_stream_U SOURCE {} VARIABLE causality_violation_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME issued_event_stream_U SOURCE {} VARIABLE issued_event_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_input_stream_U SOURCE {} VARIABLE state_buffer_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_processor_input_stream_U SOURCE {} VARIABLE event_processor_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_input_stream_U SOURCE {} VARIABLE cancellation_unit_input_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_queue_rollback_info_stream_U SOURCE {} VARIABLE event_queue_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_rollback_info_stream_U SOURCE {} VARIABLE state_buffer_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_rollback_info_stream_U SOURCE {} VARIABLE cancellation_unit_rollback_info_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME event_queue_commit_time_stream_U SOURCE cpp/LPCore.hpp:89 VARIABLE event_queue_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME state_buffer_commit_time_stream_U SOURCE cpp/LPCore.hpp:90 VARIABLE state_buffer_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cancellation_unit_commit_time_stream_U SOURCE cpp/LPCore.hpp:91 VARIABLE cancellation_unit_commit_time_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 17 URAM 0}} lpcore_rollback_control {AREA {DSP 0 BRAM 0 URAM 0}} lpcore_commit_control {AREA {DSP 0 BRAM 0 URAM 0}} lpcore_control_top_0_s {AREA {DSP 0 BRAM 0 URAM 0}} commit {AREA {DSP 0 BRAM 0 URAM 0}} lpcore_rollback_control_1 {AREA {DSP 0 BRAM 0 URAM 0}} lpcore_commit_control_2 {AREA {DSP 0 BRAM 0 URAM 0}} lpcore_control_top_1_s {AREA {DSP 0 BRAM 0 URAM 0}} simulation_top {AREA {DSP 0 BRAM 34 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.930 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for simulation_top.
INFO: [VLOG 209-307] Generating Verilog RTL for simulation_top.
Execute       syn_report -model simulation_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 26.29 sec.
Command   csynth_design done; 121.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97.24 seconds. CPU system time: 10.23 seconds. Elapsed time: 121.5 seconds; current allocated memory: 1.172 GB.
Command ap_source done; 124.89 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1 opened at Thu Aug 15 17:59:10 EDT 2024
Execute     ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 2.99 sec.
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.13 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=200MHz 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=200MHz
Execute     config_export -vivado_clock=200MHz 
Command   open_solution done; 3.15 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 200MHz 
Execute   export_design -flow syn -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=simulation_top xml_exists=0
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to simulation_top
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=91 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W
simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W
simulation_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud
simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W
simulation_top_cancellation_unit_top_0_s_cancellation_unit_lp_sizes_V_1_RAM_AUTO_1R1W
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w48_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w32_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_fifo_w80_d2_S
simulation_top_fifo_w209_d2_S
simulation_top_fifo_w129_d2_S
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_flow_control_loop_pipe_sequential_init
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w48_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w32_d2_S_x
simulation_top_fifo_w129_d2_S_x
simulation_top_fifo_w80_d2_S_x
simulation_top_fifo_w209_d2_S_x
simulation_top_fifo_w129_d2_S_x
lpcore_rollback_control
lpcore_commit_control
lpcore_control_top_0_s
commit_Pipeline_VITIS_LOOP_237_2
commit_Pipeline_VITIS_LOOP_237_21
commit_Pipeline_VITIS_LOOP_237_22
commit_Pipeline_VITIS_LOOP_237_23
commit
event_queue_top_0_Pipeline_VITIS_LOOP_205_1
enqueue
event_queue_top_0_Pipeline_VITIS_LOOP_271_1
event_queue_top_0_s
state_buffer_top_0_Pipeline_VITIS_LOOP_81_2
state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
state_buffer_top_0_s
process_event
event_processor_top_0_s
cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_0_s
lpcore_kernel_0_s
lpcore_rollback_control_1
lpcore_commit_control_2
lpcore_control_top_1_s
event_queue_top_1_Pipeline_VITIS_LOOP_205_1
event_queue_top_1_Pipeline_VITIS_LOOP_271_1
event_queue_top_1_s
state_buffer_top_1_Pipeline_VITIS_LOOP_81_2
state_buffer_top_1_Pipeline_VITIS_LOOP_131_1
state_buffer_top_1_s
event_processor_top_1_s
cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2
cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1
cancellation_unit_top_1_s
lpcore_kernel_1_s
simulation_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_21.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_22.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit_Pipeline_VITIS_LOOP_237_23.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/commit.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/enqueue.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_Pipeline_VITIS_LOOP_271_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_81_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_Pipeline_VITIS_LOOP_131_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/process_event.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_0_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_rollback_control_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_commit_control_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_control_top_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_Pipeline_VITIS_LOOP_271_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_queue_top_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_81_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_Pipeline_VITIS_LOOP_131_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/state_buffer_top_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/event_processor_top_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/cancellation_unit_top_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/lpcore_kernel_1_s.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
Execute     sc_get_clocks simulation_top 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to simulation_top
Execute     get_config_rtl -deadlock_detection 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=simulation_top
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.rtl_wrap.cfg.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.constraint.tcl 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/simulation_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /afs/eecs.umich.edu/soft/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     get_config_export -vivado_synth_run_properties 
Execute     source /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_run_properties 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
Execute     get_config_export -vivado_ip_cache 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/implsyn.sh
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix simulation_top_ TopModuleNoPrefix simulation_top TopModuleWithPrefix simulation_top' export_design_flow='syn' impl_dir='/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     get_part 
Execute     ap_part_info -quiet -data family -name xczu7ev-ffvc1156-2-e 
Execute     get_project -name 
Execute     get_solution -name 
Execute     get_solution -flow_target 
Execute     get_clock_period 
Execute     get_clock_uncertainty 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_max_timing_paths 
INFO-FLOW: DBG:PUTS:     writing export xml file: /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0x7f0cf967b7d8' export_design_flow='syn' export_rpt='/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
Execute     get_solution -directory 
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s pdes_fpga_vitis/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file pdes_fpga_vitis/solution1/impl/export.zip
Command   export_design done; 406.47 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 268.75 seconds. CPU system time: 40.06 seconds. Elapsed time: 406.47 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 409.87 sec.
Execute cleanup_all 
