Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYNC_TB_behav xil_defaultlib.SYNC_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'sync' remains a black box since it has no binding entity [C:/Users/weirdchamp/Documents/Vivado Projects/test1proj/test1proj.srcs/sim_1/new/SYNC_TB.vhd:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral2 of entity xil_defaultlib.sync_tb
Built simulation snapshot SYNC_TB_behav
