[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: cells_not_placed.def
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 295 components and 1600 component-terminals.
[INFO ODB-0133]     Created 54 nets and 164 connections.
[INFO ODB-0134] Finished DEF file: cells_not_placed.def
[INFO PPL-0049] Restrict INPUT pins to region 0.0u-100.13u, in the top edge.
[INFO PPL-0049] Restrict OUTPUT pins to region 0.0u-100.13u, in the bottom edge.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          1232
[INFO PPL-0002] Number of I/O            54
[INFO PPL-0003] Number of I/O w/sink     54
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Usage increase factor    0.01
[INFO PPL-0009] Force pin spread         true
Successfully assigned I/O pins.
No differences found.
