<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dml/dcn30/dcn30_fpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dml/dcn30</a> - dcn30_fpu.c<span style="font-size: 80%;"> (source / <a href="dcn30_fpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">291</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">12</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2020-2021 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;resource.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;clk_mgr.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dcn_calc_math.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dcn20/dcn20_resource.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;dcn30/dcn30_resource.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;clk_mgr/dcn30/dcn30_smu11_driver_if.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;display_mode_vba_30.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;dcn30_fpu.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : </a>
<a name="36"><span class="lineNum">      36 </span>            : #define REG(reg)\</a>
<a name="37"><span class="lineNum">      37 </span>            :         optc1-&gt;tg_regs-&gt;reg</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            : #define CTX \</a>
<a name="40"><span class="lineNum">      40 </span>            :         optc1-&gt;base.ctx</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #undef FN</a>
<a name="43"><span class="lineNum">      43 </span>            : #define FN(reg_name, field_name) \</a>
<a name="44"><span class="lineNum">      44 </span>            :         optc1-&gt;tg_shift-&gt;field_name, optc1-&gt;tg_mask-&gt;field_name</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : struct _vcs_dpi_ip_params_st dcn3_0_ip = {</a>
<a name="48"><span class="lineNum">      48 </span>            :         .use_min_dcfclk = 0,</a>
<a name="49"><span class="lineNum">      49 </span>            :         .clamp_min_dcfclk = 0,</a>
<a name="50"><span class="lineNum">      50 </span>            :         .odm_capable = 1,</a>
<a name="51"><span class="lineNum">      51 </span>            :         .gpuvm_enable = 0,</a>
<a name="52"><span class="lineNum">      52 </span>            :         .hostvm_enable = 0,</a>
<a name="53"><span class="lineNum">      53 </span>            :         .gpuvm_max_page_table_levels = 4,</a>
<a name="54"><span class="lineNum">      54 </span>            :         .hostvm_max_page_table_levels = 4,</a>
<a name="55"><span class="lineNum">      55 </span>            :         .hostvm_cached_page_table_levels = 0,</a>
<a name="56"><span class="lineNum">      56 </span>            :         .pte_group_size_bytes = 2048,</a>
<a name="57"><span class="lineNum">      57 </span>            :         .num_dsc = 6,</a>
<a name="58"><span class="lineNum">      58 </span>            :         .rob_buffer_size_kbytes = 184,</a>
<a name="59"><span class="lineNum">      59 </span>            :         .det_buffer_size_kbytes = 184,</a>
<a name="60"><span class="lineNum">      60 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 84,</a>
<a name="61"><span class="lineNum">      61 </span>            :         .pde_proc_buffer_size_64k_reqs = 48,</a>
<a name="62"><span class="lineNum">      62 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="63"><span class="lineNum">      63 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="64"><span class="lineNum">      64 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="65"><span class="lineNum">      65 </span>            :         .pte_enable = 1,</a>
<a name="66"><span class="lineNum">      66 </span>            :         .max_page_table_levels = 2,</a>
<a name="67"><span class="lineNum">      67 </span>            :         .pte_chunk_size_kbytes = 2,  // ?</a>
<a name="68"><span class="lineNum">      68 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="69"><span class="lineNum">      69 </span>            :         .writeback_chunk_size_kbytes = 8,</a>
<a name="70"><span class="lineNum">      70 </span>            :         .line_buffer_size_bits = 789504,</a>
<a name="71"><span class="lineNum">      71 </span>            :         .is_line_buffer_bpp_fixed = 0,  // ?</a>
<a name="72"><span class="lineNum">      72 </span>            :         .line_buffer_fixed_bpp = 0,     // ?</a>
<a name="73"><span class="lineNum">      73 </span>            :         .dcc_supported = true,</a>
<a name="74"><span class="lineNum">      74 </span>            :         .writeback_interface_buffer_size_kbytes = 90,</a>
<a name="75"><span class="lineNum">      75 </span>            :         .writeback_line_buffer_buffer_size = 0,</a>
<a name="76"><span class="lineNum">      76 </span>            :         .max_line_buffer_lines = 12,</a>
<a name="77"><span class="lineNum">      77 </span>            :         .writeback_luma_buffer_size_kbytes = 12,  // writeback_line_buffer_buffer_size = 656640</a>
<a name="78"><span class="lineNum">      78 </span>            :         .writeback_chroma_buffer_size_kbytes = 8,</a>
<a name="79"><span class="lineNum">      79 </span>            :         .writeback_chroma_line_buffer_width_pixels = 4,</a>
<a name="80"><span class="lineNum">      80 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="81"><span class="lineNum">      81 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="82"><span class="lineNum">      82 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="83"><span class="lineNum">      83 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="84"><span class="lineNum">      84 </span>            :         .writeback_max_hscl_taps = 1,</a>
<a name="85"><span class="lineNum">      85 </span>            :         .writeback_max_vscl_taps = 1,</a>
<a name="86"><span class="lineNum">      86 </span>            :         .writeback_line_buffer_luma_buffer_size = 0,</a>
<a name="87"><span class="lineNum">      87 </span>            :         .writeback_line_buffer_chroma_buffer_size = 14643,</a>
<a name="88"><span class="lineNum">      88 </span>            :         .cursor_buffer_size = 8,</a>
<a name="89"><span class="lineNum">      89 </span>            :         .cursor_chunk_size = 2,</a>
<a name="90"><span class="lineNum">      90 </span>            :         .max_num_otg = 6,</a>
<a name="91"><span class="lineNum">      91 </span>            :         .max_num_dpp = 6,</a>
<a name="92"><span class="lineNum">      92 </span>            :         .max_num_wb = 1,</a>
<a name="93"><span class="lineNum">      93 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="94"><span class="lineNum">      94 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="95"><span class="lineNum">      95 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="96"><span class="lineNum">      96 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="97"><span class="lineNum">      97 </span>            :         .max_hscl_ratio = 6,</a>
<a name="98"><span class="lineNum">      98 </span>            :         .max_vscl_ratio = 6,</a>
<a name="99"><span class="lineNum">      99 </span>            :         .hscl_mults = 4,</a>
<a name="100"><span class="lineNum">     100 </span>            :         .vscl_mults = 4,</a>
<a name="101"><span class="lineNum">     101 </span>            :         .max_hscl_taps = 8,</a>
<a name="102"><span class="lineNum">     102 </span>            :         .max_vscl_taps = 8,</a>
<a name="103"><span class="lineNum">     103 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="104"><span class="lineNum">     104 </span>            :         .underscan_factor = 1.11,</a>
<a name="105"><span class="lineNum">     105 </span>            :         .min_vblank_lines = 32,</a>
<a name="106"><span class="lineNum">     106 </span>            :         .dppclk_delay_subtotal = 46,</a>
<a name="107"><span class="lineNum">     107 </span>            :         .dynamic_metadata_vm_enabled = true,</a>
<a name="108"><span class="lineNum">     108 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="109"><span class="lineNum">     109 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="110"><span class="lineNum">     110 </span>            :         .dppclk_delay_cnvc_formatter = 27,</a>
<a name="111"><span class="lineNum">     111 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="112"><span class="lineNum">     112 </span>            :         .dispclk_delay_subtotal = 119,</a>
<a name="113"><span class="lineNum">     113 </span>            :         .dcfclk_cstate_latency = 5.2, // SRExitTime</a>
<a name="114"><span class="lineNum">     114 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="115"><span class="lineNum">     115 </span>            :         .max_num_hdmi_frl_outputs = 1,</a>
<a name="116"><span class="lineNum">     116 </span>            :         .odm_combine_4to1_supported = true,</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            :         .xfc_supported = false,</a>
<a name="119"><span class="lineNum">     119 </span>            :         .xfc_fill_bw_overhead_percent = 10.0,</a>
<a name="120"><span class="lineNum">     120 </span>            :         .xfc_fill_constant_bytes = 0,</a>
<a name="121"><span class="lineNum">     121 </span>            :         .gfx7_compat_tiling_supported = 0,</a>
<a name="122"><span class="lineNum">     122 </span>            :         .number_of_cursors = 1,</a>
<a name="123"><span class="lineNum">     123 </span>            : };</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn3_0_soc = {</a>
<a name="126"><span class="lineNum">     126 </span>            :         .clock_limits = {</a>
<a name="127"><span class="lineNum">     127 </span>            :                         {</a>
<a name="128"><span class="lineNum">     128 </span>            :                                 .state = 0,</a>
<a name="129"><span class="lineNum">     129 </span>            :                                 .dispclk_mhz = 562.0,</a>
<a name="130"><span class="lineNum">     130 </span>            :                                 .dppclk_mhz = 300.0,</a>
<a name="131"><span class="lineNum">     131 </span>            :                                 .phyclk_mhz = 300.0,</a>
<a name="132"><span class="lineNum">     132 </span>            :                                 .phyclk_d18_mhz = 667.0,</a>
<a name="133"><span class="lineNum">     133 </span>            :                                 .dscclk_mhz = 405.6,</a>
<a name="134"><span class="lineNum">     134 </span>            :                         },</a>
<a name="135"><span class="lineNum">     135 </span>            :                 },</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            :         .min_dcfclk = 500.0, /* TODO: set this to actual min DCFCLK */</a>
<a name="138"><span class="lineNum">     138 </span>            :         .num_states = 1,</a>
<a name="139"><span class="lineNum">     139 </span>            :         .sr_exit_time_us = 15.5,</a>
<a name="140"><span class="lineNum">     140 </span>            :         .sr_enter_plus_exit_time_us = 20,</a>
<a name="141"><span class="lineNum">     141 </span>            :         .urgent_latency_us = 4.0,</a>
<a name="142"><span class="lineNum">     142 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="143"><span class="lineNum">     143 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="144"><span class="lineNum">     144 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="145"><span class="lineNum">     145 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="146"><span class="lineNum">     146 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="147"><span class="lineNum">     147 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="148"><span class="lineNum">     148 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 80.0,</a>
<a name="149"><span class="lineNum">     149 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 60.0,</a>
<a name="150"><span class="lineNum">     150 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,</a>
<a name="151"><span class="lineNum">     151 </span>            :         .max_avg_sdp_bw_use_normal_percent = 60.0,</a>
<a name="152"><span class="lineNum">     152 </span>            :         .max_avg_dram_bw_use_normal_percent = 40.0,</a>
<a name="153"><span class="lineNum">     153 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="154"><span class="lineNum">     154 </span>            :         .max_request_size_bytes = 256,</a>
<a name="155"><span class="lineNum">     155 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 64,</a>
<a name="156"><span class="lineNum">     156 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="157"><span class="lineNum">     157 </span>            :         .downspread_percent = 0.38,</a>
<a name="158"><span class="lineNum">     158 </span>            :         .dram_page_open_time_ns = 50.0,</a>
<a name="159"><span class="lineNum">     159 </span>            :         .dram_rw_turnaround_time_ns = 17.5,</a>
<a name="160"><span class="lineNum">     160 </span>            :         .dram_return_buffer_per_channel_bytes = 8192,</a>
<a name="161"><span class="lineNum">     161 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 191,</a>
<a name="162"><span class="lineNum">     162 </span>            :         .urgent_out_of_order_return_per_channel_bytes = 4096,</a>
<a name="163"><span class="lineNum">     163 </span>            :         .channel_interleave_bytes = 256,</a>
<a name="164"><span class="lineNum">     164 </span>            :         .num_banks = 8,</a>
<a name="165"><span class="lineNum">     165 </span>            :         .gpuvm_min_page_size_bytes = 4096,</a>
<a name="166"><span class="lineNum">     166 </span>            :         .hostvm_min_page_size_bytes = 4096,</a>
<a name="167"><span class="lineNum">     167 </span>            :         .dram_clock_change_latency_us = 404,</a>
<a name="168"><span class="lineNum">     168 </span>            :         .dummy_pstate_latency_us = 5,</a>
<a name="169"><span class="lineNum">     169 </span>            :         .writeback_dram_clock_change_latency_us = 23.0,</a>
<a name="170"><span class="lineNum">     170 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="171"><span class="lineNum">     171 </span>            :         .dispclk_dppclk_vco_speed_mhz = 3650,</a>
<a name="172"><span class="lineNum">     172 </span>            :         .xfc_bus_transport_time_us = 20,      // ?</a>
<a name="173"><span class="lineNum">     173 </span>            :         .xfc_xbuf_latency_tolerance_us = 4,  // ?</a>
<a name="174"><span class="lineNum">     174 </span>            :         .use_urgent_burst_bw = 1,            // ?</a>
<a name="175"><span class="lineNum">     175 </span>            :         .do_urgent_latency_adjustment = true,</a>
<a name="176"><span class="lineNum">     176 </span>            :         .urgent_latency_adjustment_fabric_clock_component_us = 1.0,</a>
<a name="177"><span class="lineNum">     177 </span>            :         .urgent_latency_adjustment_fabric_clock_reference_mhz = 1000,</a>
<a name="178"><span class="lineNum">     178 </span>            : };</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 : void optc3_fpu_set_vrr_m_const(struct timing_generator *optc,</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                 double vtotal_avg)</a>
<a name="183"><span class="lineNum">     183 </span>            : {</a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :         struct optc *optc1 = DCN10TG_FROM_TG(optc);</span></a>
<a name="185"><span class="lineNum">     185 </span>            :         double vtotal_min, vtotal_max;</a>
<a name="186"><span class="lineNum">     186 </span>            :         double ratio, modulo, phase;</a>
<a name="187"><span class="lineNum">     187 </span>            :         uint32_t vblank_start;</a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :         uint32_t v_total_mask_value = 0;</span></a>
<a name="189"><span class="lineNum">     189 </span>            : </a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            :         /* Compute VTOTAL_MIN and VTOTAL_MAX, so that</a>
<a name="193"><span class="lineNum">     193 </span>            :          * VOTAL_MAX - VTOTAL_MIN = 1</a>
<a name="194"><span class="lineNum">     194 </span>            :          */</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         v_total_mask_value = 16;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :         vtotal_min = dcn_bw_floor(vtotal_avg);</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         vtotal_max = dcn_bw_ceil(vtotal_avg);</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            :         /* Check that bottom VBLANK is at least 2 lines tall when running with</a>
<a name="200"><span class="lineNum">     200 </span>            :          * VTOTAL_MIN. Note that VTOTAL registers are defined as 'total number</a>
<a name="201"><span class="lineNum">     201 </span>            :          * of lines in a frame - 1'.</a>
<a name="202"><span class="lineNum">     202 </span>            :          */</a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         REG_GET(OTG_V_BLANK_START_END, OTG_V_BLANK_START,</span></a>
<a name="204"><span class="lineNum">     204 </span>            :                 &amp;vblank_start);</a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :         ASSERT(vtotal_min &gt;= vblank_start + 1);</span></a>
<a name="206"><span class="lineNum">     206 </span>            : </a>
<a name="207"><span class="lineNum">     207 </span>            :         /* Special case where the average frame rate can be achieved</a>
<a name="208"><span class="lineNum">     208 </span>            :          * without using the DTO</a>
<a name="209"><span class="lineNum">     209 </span>            :          */</a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :         if (vtotal_min == vtotal_max) {</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL, 0, OTG_V_TOTAL, (uint32_t)vtotal_min);</span></a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 optc-&gt;funcs-&gt;set_vtotal_min_max(optc, 0, 0);</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_M_CONST_DTO0, 0, OTG_M_CONST_DTO_PHASE, 0);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_M_CONST_DTO1, 0, OTG_M_CONST_DTO_MODULO, 0);</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 REG_UPDATE_3(OTG_V_TOTAL_CONTROL,</span></a>
<a name="217"><span class="lineNum">     217 </span>            :                         OTG_V_TOTAL_MIN_SEL, 0,</a>
<a name="218"><span class="lineNum">     218 </span>            :                         OTG_V_TOTAL_MAX_SEL, 0,</a>
<a name="219"><span class="lineNum">     219 </span>            :                         OTG_SET_V_TOTAL_MIN_MASK_EN, 0);</a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="221"><span class="lineNum">     221 </span>            :         }</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :         ratio = vtotal_max - vtotal_avg;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :         modulo = 65536.0 * 65536.0 - 1.0; /* 2^32 - 1 */</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :         phase = ratio * modulo;</span></a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span>            :         /* Special cases where the DTO phase gets rounded to 0 or</a>
<a name="228"><span class="lineNum">     228 </span>            :          * to DTO modulo</a>
<a name="229"><span class="lineNum">     229 </span>            :          */</a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :         if (phase &lt;= 0 || phase &gt;= modulo) {</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL, 0, OTG_V_TOTAL,</span></a>
<a name="232"><span class="lineNum">     232 </span>            :                         phase &lt;= 0 ?</a>
<a name="233"><span class="lineNum">     233 </span>            :                                 (uint32_t)vtotal_max : (uint32_t)vtotal_min);</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MIN, 0, OTG_V_TOTAL_MIN, 0);</span></a>
<a name="235"><span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_V_TOTAL_MAX, 0, OTG_V_TOTAL_MAX, 0);</span></a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_M_CONST_DTO0, 0, OTG_M_CONST_DTO_PHASE, 0);</span></a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :                 REG_SET(OTG_M_CONST_DTO1, 0, OTG_M_CONST_DTO_MODULO, 0);</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 REG_UPDATE_3(OTG_V_TOTAL_CONTROL,</span></a>
<a name="239"><span class="lineNum">     239 </span>            :                         OTG_V_TOTAL_MIN_SEL, 0,</a>
<a name="240"><span class="lineNum">     240 </span>            :                         OTG_V_TOTAL_MAX_SEL, 0,</a>
<a name="241"><span class="lineNum">     241 </span>            :                         OTG_SET_V_TOTAL_MIN_MASK_EN, 0);</a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="243"><span class="lineNum">     243 </span>            :         }</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :         REG_UPDATE_6(OTG_V_TOTAL_CONTROL,</span></a>
<a name="245"><span class="lineNum">     245 </span>            :                 OTG_V_TOTAL_MIN_SEL, 1,</a>
<a name="246"><span class="lineNum">     246 </span>            :                 OTG_V_TOTAL_MAX_SEL, 1,</a>
<a name="247"><span class="lineNum">     247 </span>            :                 OTG_SET_V_TOTAL_MIN_MASK_EN, 1,</a>
<a name="248"><span class="lineNum">     248 </span>            :                 OTG_SET_V_TOTAL_MIN_MASK, v_total_mask_value,</a>
<a name="249"><span class="lineNum">     249 </span>            :                 OTG_VTOTAL_MID_REPLACING_MIN_EN, 0,</a>
<a name="250"><span class="lineNum">     250 </span>            :                 OTG_VTOTAL_MID_REPLACING_MAX_EN, 0);</a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :         REG_SET(OTG_V_TOTAL, 0, OTG_V_TOTAL, (uint32_t)vtotal_min);</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :         optc-&gt;funcs-&gt;set_vtotal_min_max(optc, vtotal_min, vtotal_max);</span></a>
<a name="253"><span class="lineNum">     253 </span><span class="lineNoCov">          0 :         REG_SET(OTG_M_CONST_DTO0, 0, OTG_M_CONST_DTO_PHASE, (uint32_t)phase);</span></a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :         REG_SET(OTG_M_CONST_DTO1, 0, OTG_M_CONST_DTO_MODULO, (uint32_t)modulo);</span></a>
<a name="255"><span class="lineNum">     255 </span>            : }</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 : void dcn30_fpu_populate_dml_writeback_from_context(</span></a>
<a name="258"><span class="lineNum">     258 </span>            :                 struct dc *dc, struct resource_context *res_ctx, display_e2e_pipe_params_st *pipes)</a>
<a name="259"><span class="lineNum">     259 </span>            : {</a>
<a name="260"><span class="lineNum">     260 </span>            :         int pipe_cnt, i, j;</a>
<a name="261"><span class="lineNum">     261 </span>            :         double max_calc_writeback_dispclk;</a>
<a name="262"><span class="lineNum">     262 </span>            :         double writeback_dispclk;</a>
<a name="263"><span class="lineNum">     263 </span>            :         struct writeback_st dout_wb;</a>
<a name="264"><span class="lineNum">     264 </span>            : </a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_cnt = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 struct dc_stream_state *stream = res_ctx-&gt;pipe_ctx[i].stream;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 if (!stream)</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 max_calc_writeback_dispclk = 0;</span></a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :                 /* Set writeback information */</a>
<a name="275"><span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.wb_enable = 0;</span></a>
<a name="276"><span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 pipes[pipe_cnt].dout.num_active_wb = 0;</span></a>
<a name="277"><span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; stream-&gt;num_wb_info; j++) {</span></a>
<a name="278"><span class="lineNum">     278 </span><span class="lineNoCov">          0 :                         struct dc_writeback_info *wb_info = &amp;stream-&gt;writeback_info[j];</span></a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 :                         if (wb_info-&gt;wb_enabled &amp;&amp; wb_info-&gt;writeback_source_plane &amp;&amp;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineNoCov">          0 :                                         (wb_info-&gt;writeback_source_plane == res_ctx-&gt;pipe_ctx[i].plane_state)) {</span></a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.wb_enable = 1;</span></a>
<a name="283"><span class="lineNum">     283 </span><span class="lineNoCov">          0 :                                 pipes[pipe_cnt].dout.num_active_wb++;</span></a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_src_height = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.crop_height :</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.src_height;</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_src_width = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.crop_width :</span></a>
<a name="289"><span class="lineNum">     289 </span><span class="lineNoCov">          0 :                                         wb_info-&gt;dwb_params.cnv_params.src_width;</span></a>
<a name="290"><span class="lineNum">     290 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_dst_width = wb_info-&gt;dwb_params.dest_width;</span></a>
<a name="291"><span class="lineNum">     291 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_dst_height = wb_info-&gt;dwb_params.dest_height;</span></a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :                                 /* For IP that doesn't support WB scaling, set h/v taps to 1 to avoid DML validation failure */</a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :                                 if (dc-&gt;dml.ip.writeback_max_hscl_taps &gt; 1) {</span></a>
<a name="295"><span class="lineNum">     295 </span><span class="lineNoCov">          0 :                                         dout_wb.wb_htaps_luma = wb_info-&gt;dwb_params.scaler_taps.h_taps;</span></a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :                                         dout_wb.wb_vtaps_luma = wb_info-&gt;dwb_params.scaler_taps.v_taps;</span></a>
<a name="297"><span class="lineNum">     297 </span>            :                                 } else {</a>
<a name="298"><span class="lineNum">     298 </span>            :                                         dout_wb.wb_htaps_luma = 1;</a>
<a name="299"><span class="lineNum">     299 </span>            :                                         dout_wb.wb_vtaps_luma = 1;</a>
<a name="300"><span class="lineNum">     300 </span>            :                                 }</a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_htaps_chroma = 0;</span></a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_vtaps_chroma = 0;</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_hratio = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.crop_width /</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_width :</span></a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.src_width /</span></a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_width;</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :                                 dout_wb.wb_vratio = wb_info-&gt;dwb_params.cnv_params.crop_en ?</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.crop_height /</span></a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_height :</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                                         (double)wb_info-&gt;dwb_params.cnv_params.src_height /</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :                                                 (double)wb_info-&gt;dwb_params.dest_height;</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :                                 if (wb_info-&gt;dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_ARGB ||</span></a>
<a name="314"><span class="lineNum">     314 </span>            :                                         wb_info-&gt;dwb_params.cnv_params.fc_out_format == DWB_OUT_FORMAT_64BPP_RGBA)</a>
<a name="315"><span class="lineNum">     315 </span>            :                                         dout_wb.wb_pixel_format = dm_444_64;</a>
<a name="316"><span class="lineNum">     316 </span>            :                                 else</a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :                                         dout_wb.wb_pixel_format = dm_444_32;</span></a>
<a name="318"><span class="lineNum">     318 </span>            : </a>
<a name="319"><span class="lineNum">     319 </span>            :                                 /* Workaround for cases where multiple writebacks are connected to same plane</a>
<a name="320"><span class="lineNum">     320 </span>            :                                  * In which case, need to compute worst case and set the associated writeback parameters</a>
<a name="321"><span class="lineNum">     321 </span>            :                                  * This workaround is necessary due to DML computation assuming only 1 set of writeback</a>
<a name="322"><span class="lineNum">     322 </span>            :                                  * parameters per pipe</a>
<a name="323"><span class="lineNum">     323 </span>            :                                  */</a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :                                 writeback_dispclk = dml30_CalculateWriteBackDISPCLK(</span></a>
<a name="325"><span class="lineNum">     325 </span>            :                                                 dout_wb.wb_pixel_format,</a>
<a name="326"><span class="lineNum">     326 </span>            :                                                 pipes[pipe_cnt].pipe.dest.pixel_rate_mhz,</a>
<a name="327"><span class="lineNum">     327 </span>            :                                                 dout_wb.wb_hratio,</a>
<a name="328"><span class="lineNum">     328 </span>            :                                                 dout_wb.wb_vratio,</a>
<a name="329"><span class="lineNum">     329 </span>            :                                                 dout_wb.wb_htaps_luma,</a>
<a name="330"><span class="lineNum">     330 </span>            :                                                 dout_wb.wb_vtaps_luma,</a>
<a name="331"><span class="lineNum">     331 </span>            :                                                 dout_wb.wb_src_width,</a>
<a name="332"><span class="lineNum">     332 </span>            :                                                 dout_wb.wb_dst_width,</a>
<a name="333"><span class="lineNum">     333 </span>            :                                                 pipes[pipe_cnt].pipe.dest.htotal,</a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :                                                 dc-&gt;current_state-&gt;bw_ctx.dml.ip.writeback_line_buffer_buffer_size);</span></a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :                                 if (writeback_dispclk &gt; max_calc_writeback_dispclk) {</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                                         max_calc_writeback_dispclk = writeback_dispclk;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :                                         pipes[pipe_cnt].dout.wb = dout_wb;</span></a>
<a name="339"><span class="lineNum">     339 </span>            :                                 }</a>
<a name="340"><span class="lineNum">     340 </span>            :                         }</a>
<a name="341"><span class="lineNum">     341 </span>            :                 }</a>
<a name="342"><span class="lineNum">     342 </span>            : </a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 pipe_cnt++;</span></a>
<a name="344"><span class="lineNum">     344 </span>            :         }</a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 : }</span></a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 : void dcn30_fpu_set_mcif_arb_params(struct mcif_arb_params *wb_arb_params,</span></a>
<a name="348"><span class="lineNum">     348 </span>            :         struct display_mode_lib *dml,</a>
<a name="349"><span class="lineNum">     349 </span>            :         display_e2e_pipe_params_st *pipes,</a>
<a name="350"><span class="lineNum">     350 </span>            :         int pipe_cnt,</a>
<a name="351"><span class="lineNum">     351 </span>            :         int cur_pipe)</a>
<a name="352"><span class="lineNum">     352 </span>            : {</a>
<a name="353"><span class="lineNum">     353 </span>            :         int i;</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(wb_arb_params-&gt;cli_watermark); i++) {</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 wb_arb_params-&gt;cli_watermark[i] = get_wm_writeback_urgent(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 wb_arb_params-&gt;pstate_watermark[i] = get_wm_writeback_dram_clock_change(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="360"><span class="lineNum">     360 </span>            :         }</a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :         wb_arb_params-&gt;dram_speed_change_duration = dml-&gt;vba.WritebackAllowDRAMClockChangeEndPosition[cur_pipe] * pipes[0].clks_cfg.refclk_mhz; /* num_clock_cycles = us * MHz */</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 : }</span></a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 : void dcn30_fpu_update_soc_for_wm_a(struct dc *dc, struct dc_state *context)</span></a>
<a name="366"><span class="lineNum">     366 </span>            : {</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].valid) {</span></a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us;</span></a>
<a name="374"><span class="lineNum">     374 </span>            :         }</a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 : }</span></a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 : void dcn30_fpu_calculate_wm_and_dlg(</span></a>
<a name="378"><span class="lineNum">     378 </span>            :                 struct dc *dc, struct dc_state *context,</a>
<a name="379"><span class="lineNum">     379 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="380"><span class="lineNum">     380 </span>            :                 int pipe_cnt,</a>
<a name="381"><span class="lineNum">     381 </span>            :                 int vlevel)</a>
<a name="382"><span class="lineNum">     382 </span>            : {</a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 :         int maxMpcComb = context-&gt;bw_ctx.dml.vba.maxMpcComb;</span></a>
<a name="384"><span class="lineNum">     384 </span>            :         int i, pipe_idx;</a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 :         double dcfclk = context-&gt;bw_ctx.dml.vba.DCFCLKState[vlevel][maxMpcComb];</span></a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         bool pstate_en = context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][maxMpcComb] != dm_dram_clock_change_unsupported;</span></a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="389"><span class="lineNum">     389 </span>            : </a>
<a name="390"><span class="lineNum">     390 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.dml.soc.min_dcfclk &gt; dcfclk)</span></a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :                 dcfclk = context-&gt;bw_ctx.dml.soc.min_dcfclk;</span></a>
<a name="392"><span class="lineNum">     392 </span>            : </a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk;</span></a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="396"><span class="lineNum">     396 </span>            : </a>
<a name="397"><span class="lineNum">     397 </span>            :         /* Set B:</a>
<a name="398"><span class="lineNum">     398 </span>            :          * DCFCLK: 1GHz or min required above 1GHz</a>
<a name="399"><span class="lineNum">     399 </span>            :          * FCLK/UCLK: Max</a>
<a name="400"><span class="lineNum">     400 </span>            :          */</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].valid) {</span></a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :                 if (vlevel == 0) {</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                         pipes[0].clks_cfg.voltage = 1;</span></a>
<a name="404"><span class="lineNum">     404 </span><span class="lineNoCov">          0 :                         pipes[0].clks_cfg.dcfclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dcfclk_mhz;</span></a>
<a name="405"><span class="lineNum">     405 </span>            :                 }</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.pstate_latency_us;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us;</span></a>
<a name="409"><span class="lineNum">     409 </span>            :         }</a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="414"><span class="lineNum">     414 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="415"><span class="lineNum">     415 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="417"><span class="lineNum">     417 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.b.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<a name="419"><span class="lineNum">     419 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dcfclk;</span></a>
<a name="421"><span class="lineNum">     421 </span>            : </a>
<a name="422"><span class="lineNum">     422 </span>            :         /* Set D:</a>
<a name="423"><span class="lineNum">     423 </span>            :          * DCFCLK: Min Required</a>
<a name="424"><span class="lineNum">     424 </span>            :          * FCLK(proportional to UCLK): 1GHz or Max</a>
<a name="425"><span class="lineNum">     425 </span>            :          * MALL stutter, sr_enter_exit = 4, sr_exit = 2us</a>
<a name="426"><span class="lineNum">     426 </span>            :          */</a>
<a name="427"><span class="lineNum">     427 </span>            :         /*</a>
<a name="428"><span class="lineNum">     428 </span>            :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].valid) {</a>
<a name="429"><span class="lineNum">     429 </span>            :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.pstate_latency_us;</a>
<a name="430"><span class="lineNum">     430 </span>            :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us;</a>
<a name="431"><span class="lineNum">     431 </span>            :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us;</a>
<a name="432"><span class="lineNum">     432 </span>            :         }</a>
<a name="433"><span class="lineNum">     433 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="434"><span class="lineNum">     434 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="435"><span class="lineNum">     435 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="436"><span class="lineNum">     436 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="437"><span class="lineNum">     437 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="438"><span class="lineNum">     438 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="439"><span class="lineNum">     439 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="440"><span class="lineNum">     440 </span>            :         context-&gt;bw_ctx.bw.dcn.watermarks.d.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</a>
<a name="441"><span class="lineNum">     441 </span>            :         */</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :         /* Set C:</a>
<a name="444"><span class="lineNum">     444 </span>            :          * DCFCLK: Min Required</a>
<a name="445"><span class="lineNum">     445 </span>            :          * FCLK(proportional to UCLK): 1GHz or Max</a>
<a name="446"><span class="lineNum">     446 </span>            :          * pstate latency overridden to 5us</a>
<a name="447"><span class="lineNum">     447 </span>            :          */</a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         if (dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].valid) {</span></a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 unsigned int min_dram_speed_mts = context-&gt;bw_ctx.dml.vba.DRAMSpeed;</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 unsigned int min_dram_speed_mts_margin = 160;</span></a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.dml.vba.DRAMClockChangeSupport[vlevel][context-&gt;bw_ctx.dml.vba.maxMpcComb] == dm_dram_clock_change_unsupported)</span></a>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :                         min_dram_speed_mts = dc-&gt;clk_mgr-&gt;bw_params-&gt;clk_table.entries[dc-&gt;clk_mgr-&gt;bw_params-&gt;clk_table.num_entries - 1].memclk_mhz * 16;</span></a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :                 /* find largest table entry that is lower than dram speed, but lower than DPM0 still uses DPM0 */</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 for (i = 3; i &gt; 0; i--)</span></a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :                         if (min_dram_speed_mts + min_dram_speed_mts_margin &gt; dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[i].dram_speed_mts)</span></a>
<a name="458"><span class="lineNum">     458 </span>            :                                 break;</a>
<a name="459"><span class="lineNum">     459 </span>            : </a>
<a name="460"><span class="lineNum">     460 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[i].dummy_pstate_latency_us;</span></a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.sr_exit_time_us = dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us;</span></a>
<a name="464"><span class="lineNum">     464 </span>            :         }</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="471"><span class="lineNum">     471 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="473"><span class="lineNum">     473 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.c.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="474"><span class="lineNum">     474 </span>            : </a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         if (!pstate_en) {</span></a>
<a name="476"><span class="lineNum">     476 </span>            :                 /* The only difference between A and C is p-state latency, if p-state is not supported we want to</a>
<a name="477"><span class="lineNum">     477 </span>            :                  * calculate DLG based on dummy p-state latency, and max out the set A p-state watermark</a>
<a name="478"><span class="lineNum">     478 </span>            :                  */</a>
<a name="479"><span class="lineNum">     479 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a = context-&gt;bw_ctx.bw.dcn.watermarks.c;</span></a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = 0;</span></a>
<a name="481"><span class="lineNum">     481 </span>            :         } else {</a>
<a name="482"><span class="lineNum">     482 </span>            :                 /* Set A:</a>
<a name="483"><span class="lineNum">     483 </span>            :                  * DCFCLK: Min Required</a>
<a name="484"><span class="lineNum">     484 </span>            :                  * FCLK(proportional to UCLK): 1GHz or Max</a>
<a name="485"><span class="lineNum">     485 </span>            :                  *</a>
<a name="486"><span class="lineNum">     486 </span>            :                  * Set A calculated last so that following calculations are based on Set A</a>
<a name="487"><span class="lineNum">     487 </span>            :                  */</a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 dc-&gt;res_pool-&gt;funcs-&gt;update_soc_for_wm_a(dc, context);</span></a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.urgent_ns = get_wm_urgent(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="492"><span class="lineNum">     492 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.pte_meta_urgent_ns = get_wm_memory_trip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="494"><span class="lineNum">     494 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.bw.dcn.watermarks.a.urgent_latency_ns = get_urgent_latency(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="497"><span class="lineNum">     497 </span>            :         }</a>
<a name="498"><span class="lineNum">     498 </span>            : </a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :         context-&gt;perf_params.stutter_period_us = context-&gt;bw_ctx.dml.vba.StutterPeriod;</span></a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :         /* Make set D = set A until set D is enabled */</a>
<a name="502"><span class="lineNum">     502 </span><span class="lineNoCov">          0 :         context-&gt;bw_ctx.bw.dcn.watermarks.d = context-&gt;bw_ctx.bw.dcn.watermarks.a;</span></a>
<a name="503"><span class="lineNum">     503 </span>            : </a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="510"><span class="lineNum">     510 </span>            : </a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 if (dc-&gt;config.forced_clocks) {</span></a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="514"><span class="lineNum">     514 </span>            :                 }</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_disp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000)</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = dc-&gt;debug.min_disp_clk_khz / 1000.0;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_dpp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = dc-&gt;debug.min_dpp_clk_khz / 1000.0;</span></a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="521"><span class="lineNum">     521 </span>            :         }</a>
<a name="522"><span class="lineNum">     522 </span>            : </a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         DC_FP_START();</span></a>
<a name="524"><span class="lineNum">     524 </span><span class="lineNoCov">          0 :         dcn20_calculate_dlg_params(dc, context, pipes, pipe_cnt, vlevel);</span></a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         DC_FP_END();</span></a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         if (!pstate_en)</span></a>
<a name="528"><span class="lineNum">     528 </span>            :                 /* Restore full p-state latency */</a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                                 dc-&gt;clk_mgr-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;</span></a>
<a name="531"><span class="lineNum">     531 </span>            : </a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :         if (context-&gt;bw_ctx.bw.dcn.clk.fw_based_mclk_switching)</span></a>
<a name="533"><span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 dcn30_setup_mclk_switch_using_fw_based_vblank_stretch(dc, context);</span></a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 : }</span></a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 : void dcn30_fpu_update_dram_channel_width_bytes(struct dc *dc)</span></a>
<a name="537"><span class="lineNum">     537 </span>            : {</a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="539"><span class="lineNum">     539 </span>            : </a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         if (dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.dram_channel_width_bytes)</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.dram_channel_width_bytes = dc-&gt;ctx-&gt;dc_bios-&gt;vram_info.dram_channel_width_bytes;</span></a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 : }</span></a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 : void dcn30_fpu_update_max_clk(struct dc_bounding_box_max_clk *dcn30_bb_max_clk)</span></a>
<a name="545"><span class="lineNum">     545 </span>            : {</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 dc_assert_fp_enabled();</span></a>
<a name="547"><span class="lineNum">     547 </span>            : </a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 if (!dcn30_bb_max_clk-&gt;max_dcfclk_mhz)</span></a>
<a name="549"><span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         dcn30_bb_max_clk-&gt;max_dcfclk_mhz = dcn3_0_soc.clock_limits[0].dcfclk_mhz;</span></a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 if (!dcn30_bb_max_clk-&gt;max_dispclk_mhz)</span></a>
<a name="551"><span class="lineNum">     551 </span><span class="lineNoCov">          0 :                         dcn30_bb_max_clk-&gt;max_dispclk_mhz = dcn3_0_soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 if (!dcn30_bb_max_clk-&gt;max_dppclk_mhz)</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                         dcn30_bb_max_clk-&gt;max_dppclk_mhz = dcn3_0_soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 if (!dcn30_bb_max_clk-&gt;max_phyclk_mhz)</span></a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :                         dcn30_bb_max_clk-&gt;max_phyclk_mhz = dcn3_0_soc.clock_limits[0].phyclk_mhz;</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 : }</span></a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 : void dcn30_fpu_get_optimal_dcfclk_fclk_for_uclk(unsigned int uclk_mts,</span></a>
<a name="559"><span class="lineNum">     559 </span>            :                 unsigned int *optimal_dcfclk,</a>
<a name="560"><span class="lineNum">     560 </span>            :                 unsigned int *optimal_fclk)</a>
<a name="561"><span class="lineNum">     561 </span>            : {</a>
<a name="562"><span class="lineNum">     562 </span>            :         double bw_from_dram, bw_from_dram1, bw_from_dram2;</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         bw_from_dram1 = uclk_mts * dcn3_0_soc.num_chans *</span></a>
<a name="567"><span class="lineNum">     567 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.dram_channel_width_bytes * (dcn3_0_soc.max_avg_dram_bw_use_normal_percent / 100);</span></a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         bw_from_dram2 = uclk_mts * dcn3_0_soc.num_chans *</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.dram_channel_width_bytes * (dcn3_0_soc.max_avg_sdp_bw_use_normal_percent / 100);</span></a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         bw_from_dram = (bw_from_dram1 &lt; bw_from_dram2) ? bw_from_dram1 : bw_from_dram2;</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         if (optimal_fclk)</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 *optimal_fclk = bw_from_dram /</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 (dcn3_0_soc.fabric_datapath_to_dcn_data_return_bytes * (dcn3_0_soc.max_avg_sdp_bw_use_normal_percent / 100));</span></a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         if (optimal_dcfclk)</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 *optimal_dcfclk =  bw_from_dram /</span></a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :                 (dcn3_0_soc.return_bus_width_bytes * (dcn3_0_soc.max_avg_sdp_bw_use_normal_percent / 100));</span></a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 : }</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 : void dcn30_fpu_update_bw_bounding_box(struct dc *dc,</span></a>
<a name="583"><span class="lineNum">     583 </span>            :         struct clk_bw_params *bw_params,</a>
<a name="584"><span class="lineNum">     584 </span>            :         struct dc_bounding_box_max_clk *dcn30_bb_max_clk,</a>
<a name="585"><span class="lineNum">     585 </span>            :         unsigned int *dcfclk_mhz,</a>
<a name="586"><span class="lineNum">     586 </span>            :         unsigned int *dram_speed_mts)</a>
<a name="587"><span class="lineNum">     587 </span>            : {</a>
<a name="588"><span class="lineNum">     588 </span>            :         unsigned int i;</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span><span class="lineNoCov">          0 :         dcn3_0_soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         dc-&gt;dml.soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; dcn3_0_soc.num_states; i++) {</span></a>
<a name="596"><span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].state = i;</span></a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dcfclk_mhz = dcfclk_mhz[i];</span></a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].fabricclk_mhz = dcfclk_mhz[i];</span></a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dram_speed_mts = dram_speed_mts[i];</span></a>
<a name="600"><span class="lineNum">     600 </span>            : </a>
<a name="601"><span class="lineNum">     601 </span>            :                 /* Fill all states with max values of all other clocks */</a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dispclk_mhz = dcn30_bb_max_clk-&gt;max_dispclk_mhz;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dppclk_mhz  = dcn30_bb_max_clk-&gt;max_dppclk_mhz;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].phyclk_mhz  = dcn30_bb_max_clk-&gt;max_phyclk_mhz;</span></a>
<a name="605"><span class="lineNum">     605 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dtbclk_mhz = dcn3_0_soc.clock_limits[0].dtbclk_mhz;</span></a>
<a name="606"><span class="lineNum">     606 </span>            :                 /* These clocks cannot come from bw_params, always fill from dcn3_0_soc[1] */</a>
<a name="607"><span class="lineNum">     607 </span>            :                 /* FCLK, PHYCLK_D18, SOCCLK, DSCCLK */</a>
<a name="608"><span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].phyclk_d18_mhz = dcn3_0_soc.clock_limits[0].phyclk_d18_mhz;</span></a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].socclk_mhz = dcn3_0_soc.clock_limits[0].socclk_mhz;</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 dcn3_0_soc.clock_limits[i].dscclk_mhz = dcn3_0_soc.clock_limits[0].dscclk_mhz;</span></a>
<a name="611"><span class="lineNum">     611 </span>            :         }</a>
<a name="612"><span class="lineNum">     612 </span>            :         /* re-init DML with updated bb */</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         dml_init_instance(&amp;dc-&gt;dml, &amp;dcn3_0_soc, &amp;dcn3_0_ip, DML_PROJECT_DCN30);</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         if (dc-&gt;current_state)</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 dml_init_instance(&amp;dc-&gt;current_state-&gt;bw_ctx.dml, &amp;dcn3_0_soc, &amp;dcn3_0_ip, DML_PROJECT_DCN30);</span></a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 : }</span></a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            : /**</a>
<a name="620"><span class="lineNum">     620 </span>            :  * Finds dummy_latency_index when MCLK switching using firmware based</a>
<a name="621"><span class="lineNum">     621 </span>            :  * vblank stretch is enabled. This function will iterate through the</a>
<a name="622"><span class="lineNum">     622 </span>            :  * table of dummy pstate latencies until the lowest value that allows</a>
<a name="623"><span class="lineNum">     623 </span>            :  * dm_allow_self_refresh_and_mclk_switch to happen is found</a>
<a name="624"><span class="lineNum">     624 </span>            :  */</a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 : int dcn30_find_dummy_latency_index_for_fw_based_mclk_switch(struct dc *dc,</span></a>
<a name="626"><span class="lineNum">     626 </span>            :                                                             struct dc_state *context,</a>
<a name="627"><span class="lineNum">     627 </span>            :                                                             display_e2e_pipe_params_st *pipes,</a>
<a name="628"><span class="lineNum">     628 </span>            :                                                             int pipe_cnt,</a>
<a name="629"><span class="lineNum">     629 </span>            :                                                             int vlevel)</a>
<a name="630"><span class="lineNum">     630 </span>            : {</a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         const int max_latency_table_entries = 4;</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         int dummy_latency_index = 0;</span></a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="635"><span class="lineNum">     635 </span>            : </a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :         while (dummy_latency_index &lt; max_latency_table_entries) {</span></a>
<a name="637"><span class="lineNum">     637 </span><span class="lineNoCov">          0 :                 context-&gt;bw_ctx.dml.soc.dram_clock_change_latency_us =</span></a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                                 dc-&gt;clk_mgr-&gt;bw_params-&gt;dummy_pstate_table[dummy_latency_index].dummy_pstate_latency_us;</span></a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 dcn30_internal_validate_bw(dc, context, pipes, &amp;pipe_cnt, &amp;vlevel, false);</span></a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :                 if (context-&gt;bw_ctx.dml.soc.allow_dram_self_refresh_or_dram_clock_change_in_vblank ==</span></a>
<a name="642"><span class="lineNum">     642 </span>            :                         dm_allow_self_refresh_and_mclk_switch)</a>
<a name="643"><span class="lineNum">     643 </span>            :                         break;</a>
<a name="644"><span class="lineNum">     644 </span>            : </a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 dummy_latency_index++;</span></a>
<a name="646"><span class="lineNum">     646 </span>            :         }</a>
<a name="647"><span class="lineNum">     647 </span>            : </a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         if (dummy_latency_index == max_latency_table_entries) {</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 ASSERT(dummy_latency_index != max_latency_table_entries);</span></a>
<a name="650"><span class="lineNum">     650 </span>            :                 /* If the execution gets here, it means dummy p_states are</a>
<a name="651"><span class="lineNum">     651 </span>            :                  * not possible. This should never happen and would mean</a>
<a name="652"><span class="lineNum">     652 </span>            :                  * something is severely wrong.</a>
<a name="653"><span class="lineNum">     653 </span>            :                  * Here we reset dummy_latency_index to 3, because it is</a>
<a name="654"><span class="lineNum">     654 </span>            :                  * better to have underflows than system crashes.</a>
<a name="655"><span class="lineNum">     655 </span>            :                  */</a>
<a name="656"><span class="lineNum">     656 </span>            :                 dummy_latency_index = 3;</a>
<a name="657"><span class="lineNum">     657 </span>            :         }</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         return dummy_latency_index;</span></a>
<a name="660"><span class="lineNum">     660 </span>            : }</a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 : void dcn3_fpu_build_wm_range_table(struct clk_mgr *base)</span></a>
<a name="663"><span class="lineNum">     663 </span>            : {</a>
<a name="664"><span class="lineNum">     664 </span>            :         /* defaults */</a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         double pstate_latency_us = base-&gt;ctx-&gt;dc-&gt;dml.soc.dram_clock_change_latency_us;</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         double sr_exit_time_us = base-&gt;ctx-&gt;dc-&gt;dml.soc.sr_exit_time_us;</span></a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 :         double sr_enter_plus_exit_time_us = base-&gt;ctx-&gt;dc-&gt;dml.soc.sr_enter_plus_exit_time_us;</span></a>
<a name="668"><span class="lineNum">     668 </span><span class="lineNoCov">          0 :         uint16_t min_uclk_mhz = base-&gt;bw_params-&gt;clk_table.entries[0].memclk_mhz;</span></a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span>            :         /* Set A - Normal - default values*/</a>
<a name="673"><span class="lineNum">     673 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].valid = true;</span></a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.pstate_latency_us = pstate_latency_us;</span></a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us = sr_exit_time_us;</span></a>
<a name="676"><span class="lineNum">     676 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</span></a>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE;</span></a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.min_dcfclk = 0;</span></a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="680"><span class="lineNum">     680 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_A].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            :         /* Set B - Performance - higher minimum clocks */</a>
<a name="684"><span class="lineNum">     684 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].valid = true;</a>
<a name="685"><span class="lineNum">     685 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.pstate_latency_us = pstate_latency_us;</a>
<a name="686"><span class="lineNum">     686 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us = sr_exit_time_us;</a>
<a name="687"><span class="lineNum">     687 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</a>
<a name="688"><span class="lineNum">     688 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE;</a>
<a name="689"><span class="lineNum">     689 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.min_dcfclk = TUNED VALUE;</a>
<a name="690"><span class="lineNum">     690 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.max_dcfclk = 0xFFFF;</a>
<a name="691"><span class="lineNum">     691 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.min_uclk = TUNED VALUE;</a>
<a name="692"><span class="lineNum">     692 </span>            : //      base-&gt;bw_params-&gt;wm_table.nv_entries[WM_B].pmfw_breakdown.max_uclk = 0xFFFF;</a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span>            :         /* Set C - Dummy P-State - P-State latency set to &quot;dummy p-state&quot; value */</a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].valid = true;</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.pstate_latency_us = 0;</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us = sr_exit_time_us;</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us = sr_enter_plus_exit_time_us;</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.wm_type = WATERMARKS_DUMMY_PSTATE;</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.min_dcfclk = 0;</span></a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="702"><span class="lineNum">     702 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="703"><span class="lineNum">     703 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_C].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[0].dram_speed_mts = 1600;</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[0].dummy_pstate_latency_us = 38;</span></a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[1].dram_speed_mts = 8000;</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[1].dummy_pstate_latency_us = 9;</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[2].dram_speed_mts = 10000;</span></a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[2].dummy_pstate_latency_us = 8;</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[3].dram_speed_mts = 16000;</span></a>
<a name="711"><span class="lineNum">     711 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;dummy_pstate_table[3].dummy_pstate_latency_us = 5;</span></a>
<a name="712"><span class="lineNum">     712 </span>            : </a>
<a name="713"><span class="lineNum">     713 </span>            :         /* Set D - MALL - SR enter and exit times adjusted for MALL */</a>
<a name="714"><span class="lineNum">     714 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].valid = true;</span></a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.pstate_latency_us = pstate_latency_us;</span></a>
<a name="716"><span class="lineNum">     716 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us = 2;</span></a>
<a name="717"><span class="lineNum">     717 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us = 4;</span></a>
<a name="718"><span class="lineNum">     718 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.wm_type = WATERMARKS_MALL;</span></a>
<a name="719"><span class="lineNum">     719 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.min_dcfclk = 0;</span></a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.max_dcfclk = 0xFFFF;</span></a>
<a name="721"><span class="lineNum">     721 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.min_uclk = min_uclk_mhz;</span></a>
<a name="722"><span class="lineNum">     722 </span><span class="lineNoCov">          0 :         base-&gt;bw_params-&gt;wm_table.nv_entries[WM_D].pmfw_breakdown.max_uclk = 0xFFFF;</span></a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 : }</span></a>
<a name="724"><span class="lineNum">     724 </span>            : </a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 : void patch_dcn30_soc_bounding_box(struct dc *dc, struct _vcs_dpi_soc_bounding_box_st *dcn3_0_ip)</span></a>
<a name="726"><span class="lineNum">     726 </span>            : {</a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         if (dc-&gt;ctx-&gt;dc_bios-&gt;funcs-&gt;get_soc_bb_info) {</span></a>
<a name="730"><span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 struct bp_soc_bb_info bb_info = {0};</span></a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 if (dc-&gt;ctx-&gt;dc_bios-&gt;funcs-&gt;get_soc_bb_info(dc-&gt;ctx-&gt;dc_bios, &amp;bb_info) == BP_RESULT_OK) {</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :                         if (bb_info.dram_clock_change_latency_100ns &gt; 0)</span></a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :                                 dcn3_0_soc.dram_clock_change_latency_us = bb_info.dram_clock_change_latency_100ns * 10;</span></a>
<a name="735"><span class="lineNum">     735 </span>            : </a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                         if (bb_info.dram_sr_enter_exit_latency_100ns &gt; 0)</span></a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :                                 dcn3_0_soc.sr_enter_plus_exit_time_us = bb_info.dram_sr_enter_exit_latency_100ns * 10;</span></a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :                         if (bb_info.dram_sr_exit_latency_100ns &gt; 0)</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                                 dcn3_0_soc.sr_exit_time_us = bb_info.dram_sr_exit_latency_100ns * 10;</span></a>
<a name="741"><span class="lineNum">     741 </span>            :                 }</a>
<a name="742"><span class="lineNum">     742 </span>            :         }</a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
