onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider {CLUSTER PERIPHERALS}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clk_i}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/rst_ni}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/ext_events_i}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/en_sa_boot_i}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/addr_tran_en_o}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/eoc_o}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/fetch_enable_reg_o}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/enable_req_pipe_o}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/enable_resp_pipe_o}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_cluster_control_event}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_timer_event_0}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_timer_event_1}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_timer_event_2}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_timer_event_3}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_cluster_events}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_fetch_en_cc}
add wave -noupdate -group CLUSTER_PERIPHERALS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/s_fetch_en_cg}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/clk_i}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/rst_ni}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/en_sa_boot_i}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/addr_tran_en_o}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/event_o}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/eoc_o}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/fetch_enable_o}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/r_valid}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/id}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/rdata}
add wave -noupdate -group CLUSTER_CONTROL_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/cluster_control_unit_i/r_fetch_en}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/clk_i}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/rst_ni}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/event_t0_o}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/event_t1_o}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/event_t2_o}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/event_t3_o}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/CS}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/NS}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/CS_TIMER}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/NS_TIMER}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_r_id}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_start_counter}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_stop_counter}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reset_counter}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_counter_running}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_start_counter_t0}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_stop_counter_t0}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reset_counter_t0}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_counter_running_t0}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_start_counter_t1}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_stop_counter_t1}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reset_counter_t1}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_counter_running_t1}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_start_counter_t2}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_stop_counter_t2}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reset_counter_t2}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_counter_running_t2}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_start_counter_t3}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_stop_counter_t3}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reset_counter_t3}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_counter_running_t3}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t0}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t1}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t2}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t3}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/r_count_t0_target}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/r_count_t1_target}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/r_count_t2_target}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/r_count_t3_target}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t0_target_next}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t1_target_next}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t2_target_next}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_count_t3_target_next}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/s_reg_sel_next}
add wave -noupdate -group TIMER_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/timer_unit_i/r_reg_sel}

add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/clk_i}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/rst_ni}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/enable_resp_pipe_o}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/enable_req_pipe_o}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/i}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/j}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/req}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/addr}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/wen}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/wdata}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/be}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/gnt}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/id}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/r_valid}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/r_opc}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/r_id}
add wave -noupdate -group TCDM_PIPE_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/tcdm_pipe_unit_i/r_rdata}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/clk_i}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/rst_ni}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/trans_state_n}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/trans_state_r}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/s_r_id_r}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/s_r_id_n}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/s_idx_r}
add wave -noupdate -group MMU_CONFIG_UNIT {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_config_unit_i/s_idx_n}
add wave -noupdate -group MMU_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_bus/mmu_sram_seqsec_size}
add wave -noupdate -group MMU_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/mmu_bus/mmu_scm_seqsec_size}
add wave -noupdate -group CLKGATE_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clkgate_bus/clkgate_tcdm}
add wave -noupdate -group CLKGATE_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clkgate_bus/clkgate_core}
add wave -noupdate -group CLKGATE_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clkgate_bus/clkgate_scm}
add wave -noupdate -group CLKGATE_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clkgate_bus/clkgate_int}
add wave -noupdate -group CLKGATE_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/clkgate_bus/clkgate_sel}
add wave -noupdate -group BBMUX_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/bbmux_bus/bbmux_tcdm}
add wave -noupdate -group BBMUX_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/bbmux_bus/bbmux_core}
add wave -noupdate -group BBMUX_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/bbmux_bus/bbmux_scm}
add wave -noupdate -group BBMUX_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/bbmux_bus/bbmux_int}
add wave -noupdate -group BBMUX_BUS {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/bbmux_bus/bbmux_sel}


add wave -noupdate -divider {EVENT_UNIT}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_event_detect_i}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_clk_stop_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/event_buffer_status_i}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_buffer_clear_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_mask_reg_i}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_mask_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_mask_sel_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/Emergency_clear_evnt_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_buffer_status_i}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_buffer_clear_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_mask_reg_i}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_mask_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_mask_sel_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/Emergency_clear_interrupt_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/GP_event_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/Emergency_event_o}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/ClkGate_P}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/ClkGate_N}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/bbmux_P}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/bbmux_N}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/bbmux_sel_P}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/bbmux_sel_N}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_data}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_data_p}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_r_id}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_clk_status}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_clk_status}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_GP_event}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_Emergency_event}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_internal_event}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_evnt_mask_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_evnt_mask_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_interrupt_mask_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_interrupt_mask_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_evnt_mask_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_evnt_mask_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_evnt_buffer_clear_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_evnt_buffer_clear_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_evnt_buffer_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_evnt_buffer_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_interrupt_mask_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_interrupt_mask_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_interrupt_buffer_clear_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_interrupt_buffer_clear_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_interrupt_buffer_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/r_interrupt_buffer_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_mask_sel_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/interrupt_mask_sel_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_mask_sel_high}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/evnt_mask_sel_low}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_emergency_evnt_clear}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/s_emergency_interrupt_clear}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/CS}
add wave -noupdate -group INPUT_MODULE {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_input_i/NS }


add wave -noupdate -group MUX_MODULE_0 {{/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/evnt_buffer_clear_i}}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/GP_events_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/tmr_events_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/dma_events_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/ext_events_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/IRQ_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/emergency_event_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/emergency_event_clear_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/evnt_mask_sel_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/evnt_mask_i}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_event_detect_o}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_buffer_state_o}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_mask_o}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_event_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_event_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_buffer_clear_low}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_buffer_clear_high}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_mask_sel_low}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_evnt_mask_sel_high}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_dma_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_dma_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_dma_events_buff}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/dma_events_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/dma_clear}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/dma_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_tmr_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_tmr_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_tmr_events_buff}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/tmr_events_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/tmr_clear}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/tmr_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_GP_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_GP_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_GP_events_buff}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/GP_events_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/GP_clear}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/GP_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_emergency_event}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_emergency_event}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_emergency_event_buff}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/emergency_event_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/emergency_clear}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/s_EXTN_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_EXTN_events}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/r_EXTN_events_buff}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/EXTN_events_detected}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/EXTN_clear}
add wave -noupdate -group MUX_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[0]/event_unit_mux_i/EXTN_events_bitwise_or }

add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/s_clk_stop_i}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/ready_to_shutdown_i}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/r_event_detect_i}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/IRQ_i}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/fetch_en_o}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/clk_gate_core_o}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/clk_gate_core}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/fetch_en_core}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/CS_CLK}
add wave -noupdate -group SM_MODULE_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[0]/event_unit_SM_i/NS_CLK}

add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/interrupt_buffer_clear_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/GP_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/tmr_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/dma_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/ext_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/emergency_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/emergency_interrupt_clear_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/interrupt_mask_sel_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/interrupt_mask_i}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/IRQ_o}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_buffer_state_o}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_mask_o}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_buffer_clear_low}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_buffer_clear_high}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_mask_sel_low}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_interrupt_mask_sel_high}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_dma_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/dma_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/dma_clear}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/dma_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_tmr_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/tmr_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/tmr_clear}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/tmr_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_GP_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/GP_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/GP_clear}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/GP_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_emergency_interrupt_buff}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/emergency_interrupt_detected}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/emergency_clear}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/s_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/r_EXTN_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/EXTN_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/EXTN_clear}
add wave -noupdate -group INTERRUPT_MASK_0 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[0]/interrupt_mask_i/EXTN_interrupts_bitwise_or}

add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/evnt_buffer_clear_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/GP_events_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/tmr_events_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/dma_events_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/ext_events_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/IRQ_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/emergency_event_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/emergency_event_clear_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/evnt_mask_sel_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/evnt_mask_i}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_event_detect_o}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_buffer_state_o}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_mask_o}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_event_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_event_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_buffer_clear_low}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_buffer_clear_high}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_mask_sel_low}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_evnt_mask_sel_high}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_dma_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_dma_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_dma_events_buff}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/dma_events_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/dma_clear}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/dma_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_tmr_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_tmr_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_tmr_events_buff}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/tmr_events_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/tmr_clear}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/tmr_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_GP_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_GP_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_GP_events_buff}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/GP_events_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/GP_clear}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/GP_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_emergency_event}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_emergency_event}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_emergency_event_buff}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/emergency_event_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/emergency_clear}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/s_EXTN_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_EXTN_events}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/r_EXTN_events_buff}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/EXTN_events_detected}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/EXTN_clear}
add wave -noupdate -group MUX_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[1]/event_unit_mux_i/EXTN_events_bitwise_or }

add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/s_clk_stop_i}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/ready_to_shutdown_i}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/r_event_detect_i}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/IRQ_i}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/fetch_en_o}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/clk_gate_core_o}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/clk_gate_core}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/fetch_en_core}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/CS_CLK}
add wave -noupdate -group SM_MODULE_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[1]/event_unit_SM_i/NS_CLK}

add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/interrupt_buffer_clear_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/GP_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/tmr_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/dma_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/ext_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/emergency_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/emergency_interrupt_clear_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/interrupt_mask_sel_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/interrupt_mask_i}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/IRQ_o}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_buffer_state_o}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_mask_o}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_buffer_clear_low}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_buffer_clear_high}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_mask_sel_low}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_interrupt_mask_sel_high}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_dma_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/dma_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/dma_clear}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/dma_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_tmr_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/tmr_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/tmr_clear}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/tmr_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_GP_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/GP_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/GP_clear}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/GP_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_emergency_interrupt_buff}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/emergency_interrupt_detected}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/emergency_clear}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/s_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/r_EXTN_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/EXTN_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/EXTN_clear}
add wave -noupdate -group INTERRUPT_MASK_1 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[1]/interrupt_mask_i/EXTN_interrupts_bitwise_or}

add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/evnt_buffer_clear_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/GP_events_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/tmr_events_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/dma_events_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/ext_events_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/IRQ_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/emergency_event_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/emergency_event_clear_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/evnt_mask_sel_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/evnt_mask_i}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_event_detect_o}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_buffer_state_o}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_mask_o}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_event_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_event_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_buffer_clear_low}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_buffer_clear_high}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_mask_sel_low}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_evnt_mask_sel_high}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_dma_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_dma_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_dma_events_buff}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/dma_events_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/dma_clear}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/dma_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_tmr_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_tmr_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_tmr_events_buff}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/tmr_events_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/tmr_clear}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/tmr_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_GP_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_GP_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_GP_events_buff}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/GP_events_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/GP_clear}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/GP_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_emergency_event}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_emergency_event}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_emergency_event_buff}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/emergency_event_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/emergency_clear}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/s_EXTN_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_EXTN_events}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/r_EXTN_events_buff}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/EXTN_events_detected}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/EXTN_clear}
add wave -noupdate -group MUX_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[2]/event_unit_mux_i/EXTN_events_bitwise_or }

add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/s_clk_stop_i}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/ready_to_shutdown_i}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/r_event_detect_i}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/IRQ_i}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/fetch_en_o}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/clk_gate_core_o}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/clk_gate_core}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/fetch_en_core}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/CS_CLK}
add wave -noupdate -group SM_MODULE_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[2]/event_unit_SM_i/NS_CLK}

add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/interrupt_buffer_clear_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/GP_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/tmr_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/dma_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/ext_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/emergency_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/emergency_interrupt_clear_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/interrupt_mask_sel_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/interrupt_mask_i}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/IRQ_o}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_buffer_state_o}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_mask_o}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_buffer_clear_low}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_buffer_clear_high}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_mask_sel_low}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_interrupt_mask_sel_high}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_dma_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/dma_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/dma_clear}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/dma_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_tmr_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/tmr_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/tmr_clear}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/tmr_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_GP_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/GP_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/GP_clear}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/GP_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_emergency_interrupt_buff}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/emergency_interrupt_detected}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/emergency_clear}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/s_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/r_EXTN_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/EXTN_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/EXTN_clear}
add wave -noupdate -group INTERRUPT_MASK_2 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[2]/interrupt_mask_i/EXTN_interrupts_bitwise_or}

add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/evnt_buffer_clear_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/GP_events_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/tmr_events_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/dma_events_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/ext_events_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/IRQ_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/emergency_event_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/emergency_event_clear_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/evnt_mask_sel_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/evnt_mask_i}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_event_detect_o}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_buffer_state_o}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_mask_o}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_event_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_event_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_buffer_clear_low}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_buffer_clear_high}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_evnt_mask_low}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_evnt_mask_high}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_mask_sel_low}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_evnt_mask_sel_high}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_dma_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_dma_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_dma_events_buff}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/dma_events_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/dma_clear}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/dma_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_tmr_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_tmr_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_tmr_events_buff}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/tmr_events_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/tmr_clear}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/tmr_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_GP_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_GP_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_GP_events_buff}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/GP_events_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/GP_clear}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/GP_events_bitwise_or}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_emergency_event}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_emergency_event}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_emergency_event_buff}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/emergency_event_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/emergency_clear}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/s_EXTN_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_EXTN_events}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/r_EXTN_events_buff}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/EXTN_events_detected}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/EXTN_clear}
add wave -noupdate -group MUX_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_mux[3]/event_unit_mux_i/EXTN_events_bitwise_or }

add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/s_clk_stop_i}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/ready_to_shutdown_i}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/r_event_detect_i}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/IRQ_i}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/fetch_en_o}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/clk_gate_core_o}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/clk_gate_core}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/fetch_en_core}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/CS_CLK}
add wave -noupdate -group SM_MODULE_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/event_unit_sm[3]/event_unit_SM_i/NS_CLK}

add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/interrupt_buffer_clear_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/GP_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/tmr_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/dma_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/ext_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/emergency_interrupt_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/emergency_interrupt_clear_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/interrupt_mask_sel_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/interrupt_mask_i}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/IRQ_o}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_buffer_state_o}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_mask_o}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_buffer_clear_low}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_buffer_clear_high}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_interrupt_mask_low}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_interrupt_mask_high}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_mask_sel_low}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_interrupt_mask_sel_high}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_dma_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_dma_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/dma_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/dma_clear}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/dma_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_tmr_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_tmr_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/tmr_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/tmr_clear}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/tmr_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_GP_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_GP_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/GP_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/GP_clear}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/GP_interrupts_bitwise_or}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_emergency_interrupt}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_emergency_interrupt_buff}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/emergency_interrupt_detected}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/emergency_clear}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/s_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_EXTN_interrupts}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/r_EXTN_interrupts_buff}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/EXTN_interrupts_detected}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/EXTN_clear}
add wave -noupdate -group INTERRUPT_MASK_3 {/tb/ulpsoc_wrap_i/ulpsoc_i/cluster_i/cluster_int_region_i/cluster_peripherals_i/event_unit_i/interrupt_mask_gen[3]/interrupt_mask_i/EXTN_interrupts_bitwise_or}

TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {1396849682 ps} 0}
configure wave -namecolwidth 753
configure wave -valuecolwidth 292
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {1395770642 ps} {1397928722 ps}
