{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738411990431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738411990432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb  1 13:13:09 2025 " "Processing started: Sat Feb  1 13:13:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738411990432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738411990432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Packet_to_cell_converter -c Packet_to_cell_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738411990432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738411991898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738411991899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_backpressure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_backpressure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_packet_to_cell_backpressure-behavior " "Found design unit 1: tb_packet_to_cell_backpressure-behavior" {  } { { "tb_packet_to_cell_backpressure.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_backpressure.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031439 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_packet_to_cell_backpressure " "Found entity 1: tb_packet_to_cell_backpressure" {  } { { "tb_packet_to_cell_backpressure.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_backpressure.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738412031439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_zero_padding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_zero_padding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_packet_to_cell_zero_padding-behavior " "Found design unit 1: tb_packet_to_cell_zero_padding-behavior" {  } { { "tb_packet_to_cell_zero_padding.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_zero_padding.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031441 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_packet_to_cell_zero_padding " "Found entity 1: tb_packet_to_cell_zero_padding" {  } { { "tb_packet_to_cell_zero_padding.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_zero_padding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738412031441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "packet_to_cell_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file packet_to_cell_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packet_to_cell-rtl " "Found design unit 1: packet_to_cell-rtl" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031442 ""} { "Info" "ISGN_ENTITY_NAME" "1 packet_to_cell " "Found entity 1: packet_to_cell" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738412031442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_packet_to_cell_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_packet_to_cell_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packet_to_cell_tb-behavior " "Found design unit 1: packet_to_cell_tb-behavior" {  } { { "tb_packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_converter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031443 ""} { "Info" "ISGN_ENTITY_NAME" "1 packet_to_cell_tb " "Found entity 1: packet_to_cell_tb" {  } { { "tb_packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/tb_packet_to_cell_converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738412031443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738412031443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "packet_to_cell " "Elaborating entity \"packet_to_cell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738412031683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[2\] GND " "Pin \"state_out\[2\]\" is stuck at GND" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738412034823 "|packet_to_cell|state_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_counter\[0\] GND " "Pin \"bit_counter\[0\]\" is stuck at GND" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738412034823 "|packet_to_cell|bit_counter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_counter\[1\] GND " "Pin \"bit_counter\[1\]\" is stuck at GND" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738412034823 "|packet_to_cell|bit_counter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_counter\[2\] GND " "Pin \"bit_counter\[2\]\" is stuck at GND" {  } { { "packet_to_cell_converter.vhd" "" { Text "/home/muhamedc/Arhitekture-paketskih-cvorista/VHDL/Avalon_packet_to_cell_converter/packet_to_cell_converter.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738412034823 "|packet_to_cell|bit_counter[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738412034823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738412035114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738412037200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738412037200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738412038340 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738412038340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738412038340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738412038340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738412038361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  1 13:13:58 2025 " "Processing ended: Sat Feb  1 13:13:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738412038361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738412038361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738412038361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738412038361 ""}
