Classic Timing Analyzer report for LAB2
Sun Sep 30 19:39:58 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.763 ns                         ; pin_name26                                                                             ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 10.795 ns                        ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; pin_name3                                                                              ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.524 ns                        ; pin_name26                                                                             ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 224.77 MHz ( period = 4.449 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; inst32                                                                                 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; inst33                                                                                 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                        ;                                                                                        ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 224.77 MHz ( period = 4.449 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; inst32                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.681 ns                ;
; N/A   ; 232.77 MHz ( period = 4.296 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; inst32                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; 238.61 MHz ( period = 4.191 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; inst32                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.423 ns                ;
; N/A   ; 426.80 MHz ( period = 2.343 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 426.80 MHz ( period = 2.343 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 426.80 MHz ( period = 2.343 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; 442.09 MHz ( period = 2.262 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 442.09 MHz ( period = 2.262 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 442.09 MHz ( period = 2.262 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 487.80 MHz ( period = 2.050 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 487.80 MHz ( period = 2.050 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 487.80 MHz ( period = 2.050 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst29                                                                                 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst29                                                                                 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst29                                                                                 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.738 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst32                                                                                 ; inst33                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.892 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; inst29                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; inst29                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.626 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; inst29                                                                                 ; CLK        ; CLK      ; None                        ; None                      ; 0.575 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                       ;
+------------------------------------------+--------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From   ; To                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; inst33 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst33 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst33 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst32 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst32 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; inst32 ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.963 ns                 ;
+------------------------------------------+--------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                               ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                    ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.763 ns   ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLK      ;
; N/A   ; None         ; 3.763 ns   ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLK      ;
; N/A   ; None         ; 3.763 ns   ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                 ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                   ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 10.795 ns  ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; pin_name3 ; CLK        ;
; N/A   ; None         ; 10.642 ns  ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; pin_name3 ; CLK        ;
; N/A   ; None         ; 10.537 ns  ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; pin_name3 ; CLK        ;
; N/A   ; None         ; 9.994 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0] ; pin_name2 ; CLK        ;
; N/A   ; None         ; 9.913 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[1] ; pin_name2 ; CLK        ;
; N/A   ; None         ; 9.701 ns   ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2] ; pin_name2 ; CLK        ;
; N/A   ; None         ; 6.980 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; 0         ; CLK        ;
; N/A   ; None         ; 6.467 ns   ; inst32                                                                                 ; pin_name2 ; CLK        ;
; N/A   ; None         ; 6.276 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; pin_name  ; CLK        ;
; N/A   ; None         ; 6.269 ns   ; inst29                                                                                 ; pin_name  ; CLK        ;
; N/A   ; None         ; 6.188 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; 1         ; CLK        ;
; N/A   ; None         ; 6.128 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]  ; pin_name  ; CLK        ;
; N/A   ; None         ; 6.023 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]  ; pin_name  ; CLK        ;
; N/A   ; None         ; 5.700 ns   ; inst33                                                                                 ; pin_name2 ; CLK        ;
; N/A   ; None         ; 5.632 ns   ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]  ; 2         ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                    ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.524 ns ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] ; CLK      ;
; N/A           ; None        ; -3.524 ns ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] ; CLK      ;
; N/A           ; None        ; -3.524 ns ; pin_name26 ; lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] ; CLK      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Sep 30 19:39:58 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Clock Setting "clock" is unassigned
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "inst29" as buffer
    Info: Detected gated clock "inst24" as buffer
    Info: Detected ripple clock "lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 224.77 MHz between source register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]" and destination register "inst32" (period= 4.449 ns)
    Info: + Longest register to register delay is 0.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]'
        Info: 2: + IC(0.254 ns) + CELL(0.272 ns) = 0.526 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 2; COMB Node = 'inst14'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.681 ns; Loc. = LCFF_X29_Y18_N1; Fanout = 2; REG Node = 'inst32'
        Info: Total cell delay = 0.427 ns ( 62.70 % )
        Info: Total interconnect delay = 0.254 ns ( 37.30 % )
    Info: - Smallest clock skew is -3.584 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X29_Y18_N1; Fanout = 2; REG Node = 'inst32'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 6.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]'
            Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'
            Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'
            Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.456 ns ( 40.62 % )
            Info: Total interconnect delay = 3.591 ns ( 59.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "inst33" and destination pin or register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]" for clock "CLK" (Hold time is 2.443 ns)
    Info: + Largest clock skew is 3.578 ns
        Info: + Longest clock path from clock "CLK" to destination register is 6.047 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]'
            Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'
            Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'
            Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 4; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.456 ns ( 40.62 % )
            Info: Total interconnect delay = 3.591 ns ( 59.38 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 1; REG Node = 'inst33'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.190 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y20_N17; Fanout = 1; REG Node = 'inst33'
        Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 4; COMB Node = 'inst25'
        Info: 3: + IC(0.552 ns) + CELL(0.397 ns) = 1.190 ns; Loc. = LCFF_X29_Y18_N17; Fanout = 4; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.638 ns ( 53.61 % )
        Info: Total interconnect delay = 0.552 ns ( 46.39 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" (data pin = "pin_name26", clock pin = "CLK") is 3.763 ns
    Info: + Longest pin to register delay is 6.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'pin_name26'
        Info: 2: + IC(4.421 ns) + CELL(0.378 ns) = 5.636 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0'
        Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.595 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.961 ns ( 29.73 % )
        Info: Total interconnect delay = 4.634 ns ( 70.27 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.450 ns) + CELL(0.618 ns) = 2.922 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.472 ns ( 50.38 % )
        Info: Total interconnect delay = 1.450 ns ( 49.62 % )
Info: tco from clock "CLK" to destination pin "pin_name3" through register "lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]" is 10.795 ns
    Info: + Longest clock path from clock "CLK" to source register is 6.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.450 ns) + CELL(0.712 ns) = 3.016 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 4; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2]'
        Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 3.537 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 6; COMB Node = 'inst24'
        Info: 4: + IC(1.248 ns) + CELL(0.000 ns) = 4.785 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst24~clkctrl'
        Info: 5: + IC(0.644 ns) + CELL(0.618 ns) = 6.047 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]'
        Info: Total cell delay = 2.456 ns ( 40.62 % )
        Info: Total interconnect delay = 3.591 ns ( 59.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y18_N21; Fanout = 3; REG Node = 'lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_d4i:auto_generated|safe_q[2]'
        Info: 2: + IC(0.254 ns) + CELL(0.272 ns) = 0.526 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 2; COMB Node = 'inst14'
        Info: 3: + IC(2.146 ns) + CELL(1.982 ns) = 4.654 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'pin_name3'
        Info: Total cell delay = 2.254 ns ( 48.43 % )
        Info: Total interconnect delay = 2.400 ns ( 51.57 % )
Info: th for register "lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]" (data pin = "pin_name26", clock pin = "CLK") is -3.524 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.450 ns) + CELL(0.618 ns) = 2.922 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.472 ns ( 50.38 % )
        Info: Total interconnect delay = 1.450 ns ( 49.62 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; PIN Node = 'pin_name26'
        Info: 2: + IC(4.421 ns) + CELL(0.378 ns) = 5.636 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0'
        Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.595 ns; Loc. = LCFF_X17_Y4_N1; Fanout = 5; REG Node = 'lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.961 ns ( 29.73 % )
        Info: Total interconnect delay = 4.634 ns ( 70.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Sun Sep 30 19:39:58 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


