Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr 24 16:18:31 2020
| Host         : LAPTOP-4D2HJSO8 running 64-bit major release  (build 9200)
| Command      : report_drc -file MovingSquare_wrapper_drc_routed.rpt -pb MovingSquare_wrapper_drc_routed.pb -rpx MovingSquare_wrapper_drc_routed.rpx
| Design       : MovingSquare_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 2          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net MovingSquare_i/VGA_Square_Logic_0/U0/SideReached/O is a gated clock net sourced by a combinational pin MovingSquare_i/VGA_Square_Logic_0/U0/SideReached/O_INST_0/O, cell MovingSquare_i/VGA_Square_Logic_0/U0/SideReached/O_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net MovingSquare_i/VGA_Square_Logic_0/U0/TopBottomReached/O is a gated clock net sourced by a combinational pin MovingSquare_i/VGA_Square_Logic_0/U0/TopBottomReached/O_INST_0/O, cell MovingSquare_i/VGA_Square_Logic_0/U0/TopBottomReached/O_INST_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT MovingSquare_i/VGA_Square_Logic_0/U0/SideReached/O_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
MovingSquare_i/VGA_Square_Logic_0/U0/Toggle_X_Up/U0/i_synth/i_baseip.i_xbip_counter/i_fabric.i_fab/i_seg[1].i_sum_reg/opt_has_pipe.first_q_reg[0]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT MovingSquare_i/VGA_Square_Logic_0/U0/TopBottomReached/O_INST_0 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
MovingSquare_i/VGA_Square_Logic_0/U0/Toggle_Y_Up/U0/i_synth/i_baseip.i_xbip_counter/i_fabric.i_fab/i_seg[1].i_sum_reg/opt_has_pipe.first_q_reg[0]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


