{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532368749891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532368749891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 23 20:59:09 2018 " "Processing started: Mon Jul 23 20:59:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532368749891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532368749891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532368749891 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532368750120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "security_top.v 1 1 " "Found 1 design units, including 1 entities, in source file security_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Security_Top " "Found entity 1: Security_Top" {  } { { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Divider " "Found entity 1: CLK_Divider" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Controller " "Found entity 1: Sensor_Controller" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit_Converter " "Found entity 1: Digit_Converter" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Controller " "Found entity 1: Alarm_Controller" {  } { { "Alarm_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Alarm_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532368750165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532368750165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Security_Top " "Elaborating entity \"Security_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532368750189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Divider CLK_Divider:DUT1 " "Elaborating entity \"CLK_Divider\" for hierarchy \"CLK_Divider:DUT1\"" {  } { { "Security_Top.v" "DUT1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532368750192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CLK_Divider.v(20) " "Verilog HDL assignment warning at CLK_Divider.v(20): truncated value with size 32 to match size of target (12)" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532368750193 "|Security_Top|CLK_Divider:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Controller Sensor_Controller:DUT2 " "Elaborating entity \"Sensor_Controller\" for hierarchy \"Sensor_Controller:DUT2\"" {  } { { "Security_Top.v" "DUT2" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532368750194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Sensor_Controller.v(27) " "Verilog HDL assignment warning at Sensor_Controller.v(27): truncated value with size 32 to match size of target (20)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532368750195 "|Security_Top|Sensor_Controller:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Sensor_Controller.v(31) " "Verilog HDL assignment warning at Sensor_Controller.v(31): truncated value with size 32 to match size of target (8)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532368750195 "|Security_Top|Sensor_Controller:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm_Controller Alarm_Controller:DUT4 " "Elaborating entity \"Alarm_Controller\" for hierarchy \"Alarm_Controller:DUT4\"" {  } { { "Security_Top.v" "DUT4" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532368750198 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sound Alarm_Controller.v(3) " "Output port \"Sound\" at Alarm_Controller.v(3) has no driver" {  } { { "Alarm_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Alarm_Controller.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1532368750199 "|Security_Top|Alarm_Controller:DUT4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sound_Sig GND " "Pin \"Sound_Sig\" is stuck at GND" {  } { { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1532368750438 "|Security_Top|Sound_Sig"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1532368750438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532368750541 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532368750541 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Echo_Sig " "No output dependent on input pin \"Echo_Sig\"" {  } { { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532368750565 "|Security_Top|Echo_Sig"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532368750565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532368750566 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532368750566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532368750566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532368750566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532368750582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 23 20:59:10 2018 " "Processing ended: Mon Jul 23 20:59:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532368750582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532368750582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532368750582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532368750582 ""}
