-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cordicMode : IN STD_LOGIC;
    targetAnglePhi : IN STD_LOGIC_VECTOR (15 downto 0);
    xCartesian : IN STD_LOGIC_VECTOR (15 downto 0);
    yCartesian : IN STD_LOGIC_VECTOR (15 downto 0);
    arctan : OUT STD_LOGIC_VECTOR (15 downto 0);
    arctan_ap_vld : OUT STD_LOGIC;
    s : OUT STD_LOGIC_VECTOR (15 downto 0);
    s_ap_vld : OUT STD_LOGIC;
    c : OUT STD_LOGIC_VECTOR (15 downto 0);
    c_ap_vld : OUT STD_LOGIC );
end;


architecture behav of cordic is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cordic_cordic,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.027000,HLS_SYN_LAT=14,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1406,HLS_SYN_LUT=4893,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_1921 : STD_LOGIC_VECTOR (15 downto 0) := "0001100100100001";
    constant ap_const_lv14_26DF : STD_LOGIC_VECTOR (13 downto 0) := "10011011011111";
    constant ap_const_lv14_1921 : STD_LOGIC_VECTOR (13 downto 0) := "01100100100001";
    constant ap_const_lv16_E6DF : STD_LOGIC_VECTOR (15 downto 0) := "1110011011011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv15_712A : STD_LOGIC_VECTOR (14 downto 0) := "111000100101010";
    constant ap_const_lv15_ED6 : STD_LOGIC_VECTOR (14 downto 0) := "000111011010110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv15_782A : STD_LOGIC_VECTOR (14 downto 0) := "111100000101010";
    constant ap_const_lv15_7D6 : STD_LOGIC_VECTOR (14 downto 0) := "000011111010110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv15_7C06 : STD_LOGIC_VECTOR (14 downto 0) := "111110000000110";
    constant ap_const_lv15_3FA : STD_LOGIC_VECTOR (14 downto 0) := "000001111111010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv15_7E01 : STD_LOGIC_VECTOR (14 downto 0) := "111111000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv15_1FF : STD_LOGIC_VECTOR (14 downto 0) := "000000111111111";
    constant ap_const_lv15_7F01 : STD_LOGIC_VECTOR (14 downto 0) := "111111100000001";
    constant ap_const_lv15_FF : STD_LOGIC_VECTOR (14 downto 0) := "000000011111111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv15_7F81 : STD_LOGIC_VECTOR (14 downto 0) := "111111110000001";
    constant ap_const_lv15_7F : STD_LOGIC_VECTOR (14 downto 0) := "000000001111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv15_7FC1 : STD_LOGIC_VECTOR (14 downto 0) := "111111111000001";
    constant ap_const_lv15_3F : STD_LOGIC_VECTOR (14 downto 0) := "000000000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv15_7FE1 : STD_LOGIC_VECTOR (14 downto 0) := "111111111100001";
    constant ap_const_lv15_1F : STD_LOGIC_VECTOR (14 downto 0) := "000000000011111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv15_7FF1 : STD_LOGIC_VECTOR (14 downto 0) := "111111111110001";
    constant ap_const_lv15_F : STD_LOGIC_VECTOR (14 downto 0) := "000000000001111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv15_7FF9 : STD_LOGIC_VECTOR (14 downto 0) := "111111111111001";
    constant ap_const_lv15_7 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv15_7FFD : STD_LOGIC_VECTOR (14 downto 0) := "111111111111101";
    constant ap_const_lv15_3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal targetAnglePhi_read_reg_3707 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal targetAnglePhi_read_reg_3707_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal targetAnglePhi_read_reg_3707_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal cordicMode_read_reg_3736 : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cordicMode_read_reg_3736_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_2_fu_293_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_2_reg_3774 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_50_reg_3780 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln1696_fu_381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_reg_3785 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_1_fu_401_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_1_reg_3791 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_2_fu_407_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_2_reg_3796 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_reg_3807_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_2_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_2_reg_3822 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_4_fu_451_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_4_reg_3828 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_5_fu_459_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_5_reg_3833 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_52_reg_3839 : STD_LOGIC_VECTOR (13 downto 0);
    signal cumulativeAngleTheta_V_10_fu_677_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_10_reg_3844 : STD_LOGIC_VECTOR (14 downto 0);
    signal minimizationFunction_V_65_fu_685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_65_reg_3850 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_8_fu_693_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_8_reg_3856 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_54_reg_3862 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_55_reg_3867 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln33_8_fu_769_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_8_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_15_fu_865_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_15_reg_3882 : STD_LOGIC_VECTOR (14 downto 0);
    signal minimizationFunction_V_66_fu_873_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_66_reg_3887 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_56_reg_3893 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln33_14_fu_959_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_14_reg_3898 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_16_fu_978_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_16_reg_3907 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_14_fu_984_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_14_reg_3914 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_58_reg_3920 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_58_reg_3920_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal minimizationFunction_V_67_fu_1077_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_67_reg_3925 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln33_20_fu_1146_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_20_reg_3931 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_21_fu_1163_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_21_reg_3937 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_22_fu_1169_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_22_reg_3942 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_12_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_12_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_14_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_14_reg_3953 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_24_fu_1204_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_24_reg_3959 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_17_fu_1212_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_17_reg_3964 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_60_reg_3970 : STD_LOGIC_VECTOR (9 downto 0);
    signal cumulativeAngleTheta_V_30_fu_1430_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_30_reg_3975 : STD_LOGIC_VECTOR (14 downto 0);
    signal minimizationFunction_V_69_fu_1438_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_69_reg_3981 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_20_fu_1446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_20_reg_3987 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_62_reg_3993 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_63_reg_3998 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln33_32_fu_1522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_32_reg_4003 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_70_fu_1626_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_70_reg_4013 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_64_reg_4019 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln33_38_fu_1712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_38_reg_4024 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_36_fu_1731_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_36_reg_4032 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_37_fu_1737_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_37_reg_4039 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_21_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_21_reg_4046 : STD_LOGIC_VECTOR (0 downto 0);
    signal xCartesian_V_26_fu_1754_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_26_reg_4052 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_66_reg_4058 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln33_44_fu_1899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_44_reg_4063 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_84_fu_1911_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_84_reg_4069 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_85_fu_1922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_85_reg_4075 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_44_fu_1948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_44_reg_4080 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln33_26_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_26_reg_4085 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_45_fu_1995_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_45_reg_4090 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_29_fu_2003_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_29_reg_4096 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_68_reg_4102 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln33_49_fu_2037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_49_reg_4107 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_73_fu_2189_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_73_reg_4112 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_70_reg_4118 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln33_56_fu_2277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_56_reg_4123 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_51_fu_2297_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_51_reg_4131 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_52_fu_2303_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_52_reg_4138 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_30_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_30_reg_4145 : STD_LOGIC_VECTOR (0 downto 0);
    signal xCartesian_V_35_fu_2320_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_35_reg_4151 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_72_reg_4157 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln33_62_fu_2465_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_62_reg_4162 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_90_fu_2477_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_90_reg_4167 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_59_fu_2514_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_59_reg_4172 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln33_35_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_35_reg_4177 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_60_fu_2561_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_60_reg_4182 : STD_LOGIC_VECTOR (14 downto 0);
    signal minimizationFunction_V_75_fu_2569_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_75_reg_4187 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_38_fu_2577_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_38_reg_4193 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_74_reg_4199 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_75_reg_4204 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln33_67_fu_2621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_67_reg_4209 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln48_24_fu_2629_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_24_reg_4214 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_24_reg_4214_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_24_reg_4214_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_24_reg_4214_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_24_reg_4214_pp0_iter13_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_63_fu_2675_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_63_reg_4219 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_63_reg_4219_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_63_reg_4219_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_44_fu_2812_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_44_reg_4231 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_44_fu_2820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_44_reg_4237 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_fu_2836_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_reg_4243 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_1_fu_2852_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_1_reg_4249 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1696_32_fu_2906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_32_reg_4255 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_35_fu_3020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_35_reg_4262 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_48_fu_3033_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_48_reg_4267 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_50_fu_3051_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_50_reg_4272 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_50_fu_3059_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_50_reg_4278 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_82_reg_4284 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_83_reg_4289 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_5_fu_3098_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_5_reg_4294 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_41_fu_3258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1696_41_reg_4299 : STD_LOGIC_VECTOR (0 downto 0);
    signal xCartesian_V_54_fu_3266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_54_reg_4306 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_54_fu_3272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_54_reg_4311 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_55_fu_3278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_55_reg_4317 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_55_fu_3284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_55_reg_4322 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_60_fu_3435_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_60_reg_4328 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_60_fu_3455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_60_reg_4333 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_reg_4338 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_39_reg_4343 : STD_LOGIC_VECTOR (13 downto 0);
    signal xCartesian_V_63_fu_3551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_63_reg_4348 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_63_fu_3571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_63_reg_4354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal minimizationFunction_V_fu_205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln55_fu_227_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_211_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_219_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_253_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_fu_273_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln55_fu_227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_253_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln109_fu_273_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal cumulativeAngleTheta_V_fu_281_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal yCartesian_V_67_fu_235_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_fu_261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_fu_241_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_2_fu_301_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_51_fu_319_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal minimizationFunction_V_1_fu_247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln86_1_fu_349_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_333_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_2_fu_267_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln109_1_fu_373_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_357_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_1_fu_349_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_1_fu_373_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_1_fu_329_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1696_fu_289_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_fu_419_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1696_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_1_fu_425_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln33_fu_431_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_1_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_3_fu_443_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_3_fu_389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_4_fu_395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_fu_477_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_1_fu_493_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_fu_490_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_68_fu_480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_69_fu_485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_64_fu_511_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_53_fu_521_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal minimizationFunction_V_4_fu_496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_6_fu_501_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_fu_551_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_1_fu_574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_3_fu_531_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_2_fu_518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_5_fu_506_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_6_fu_610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_7_fu_620_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_3_fu_626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_2_fu_616_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln33_2_fu_581_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1696_1_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_3_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_4_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_8_fu_661_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_5_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_9_fu_669_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_70_fu_593_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_71_fu_604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_6_fu_588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_7_fu_599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_9_fu_630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_10_fu_721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_11_fu_635_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_6_fu_737_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_7_fu_761_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_5_fu_780_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_4_fu_777_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_11_fu_803_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_12_fu_812_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_5_fu_817_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_4_fu_808_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1696_2_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_6_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_7_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_13_fu_849_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_8_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_14_fu_857_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_72_fu_788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_73_fu_798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_9_fu_783_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_10_fu_793_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_11_fu_880_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_57_fu_897_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal minimizationFunction_V_14_fu_821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_fu_911_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_919_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_16_fu_826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_fu_935_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_12_fu_927_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_13_fu_951_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_7_fu_907_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_12_fu_966_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_13_fu_972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_6_fu_1002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_17_fu_1018_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_7_fu_1023_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_6_fu_1015_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1696_3_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_9_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_10_fu_1047_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_18_fu_1055_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_11_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_19_fu_1062_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_74_fu_1005_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_75_fu_1010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_59_fu_1084_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal minimizationFunction_V_19_fu_1027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1098_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1106_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_21_fu_1032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_1122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_18_fu_1114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_19_fu_1138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_9_fu_1094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_20_fu_1069_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln1696_4_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_13_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_23_fu_1196_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_15_fu_1153_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_16_fu_1158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_8_fu_1230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_9_fu_1246_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_8_fu_1243_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_76_fu_1233_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_77_fu_1238_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_68_fu_1264_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_61_fu_1274_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal minimizationFunction_V_24_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1288_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1296_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_26_fu_1254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1319_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_24_fu_1304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_25_fu_1327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_11_fu_1284_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_10_fu_1271_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_25_fu_1259_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_26_fu_1363_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_27_fu_1373_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_11_fu_1379_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_10_fu_1369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln33_26_fu_1334_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1696_5_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_15_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_16_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_28_fu_1414_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_17_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_29_fu_1422_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_78_fu_1346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_79_fu_1357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_18_fu_1341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_19_fu_1352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_29_fu_1383_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_1482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_31_fu_1388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_1498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1506_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_30_fu_1490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_31_fu_1514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_13_fu_1533_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_12_fu_1530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_31_fu_1556_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_32_fu_1565_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_13_fu_1570_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_12_fu_1561_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1696_6_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_18_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_19_fu_1594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_33_fu_1602_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_20_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_34_fu_1610_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_80_fu_1541_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_81_fu_1551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_21_fu_1536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_22_fu_1546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_23_fu_1633_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_65_fu_1650_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal minimizationFunction_V_34_fu_1574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_1664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_36_fu_1579_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_1696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_36_fu_1680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_37_fu_1704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_15_fu_1660_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_35_fu_1618_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln1696_7_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xCartesian_V_24_fu_1719_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_25_fu_1725_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_14_fu_1772_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_15_fu_1788_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_14_fu_1785_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln33_22_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_38_fu_1809_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_23_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_39_fu_1814_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_82_fu_1775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_83_fu_1780_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_71_fu_1828_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_67_fu_1838_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal minimizationFunction_V_39_fu_1791_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_41_fu_1796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_42_fu_1868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_43_fu_1892_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_17_fu_1848_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_16_fu_1835_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_40_fu_1821_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_41_fu_1928_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_42_fu_1938_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_17_fu_1944_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_16_fu_1934_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1696_8_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_24_fu_1964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_25_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_43_fu_1979_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_44_fu_1987_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xCartesian_V_27_fu_1906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_28_fu_1917_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_46_fu_1953_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_2021_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_2029_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_72_fu_2045_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_69_fu_2053_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_38_fu_2067_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_2074_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_48_fu_2081_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_19_fu_2063_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_18_fu_2050_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_46_fu_2116_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_47_fu_2125_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_19_fu_2130_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_18_fu_2121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln33_50_fu_2088_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1696_9_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_27_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_28_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_48_fu_2165_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_29_fu_2160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_49_fu_2173_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_86_fu_2099_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_87_fu_2110_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_30_fu_2094_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_31_fu_2105_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_32_fu_2197_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_71_fu_2215_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal minimizationFunction_V_49_fu_2134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_2229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2237_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_51_fu_2139_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_2253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_2261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_54_fu_2245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_55_fu_2269_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_21_fu_2225_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_50_fu_2181_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_ln1696_10_fu_2309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xCartesian_V_33_fu_2285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_34_fu_2291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_20_fu_2338_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_21_fu_2354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_20_fu_2351_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln33_31_fu_2367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_53_fu_2375_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal and_ln33_32_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_54_fu_2380_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_88_fu_2341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_89_fu_2346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_74_fu_2394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_73_fu_2404_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal minimizationFunction_V_54_fu_2357_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_2418_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2426_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal minimizationFunction_V_56_fu_2362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_2442_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_2450_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_60_fu_2434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_61_fu_2458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_23_fu_2414_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_22_fu_2401_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cumulativeAngleTheta_V_55_fu_2387_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_56_fu_2494_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_57_fu_2504_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln48_23_fu_2510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln48_22_fu_2500_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1696_11_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_33_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln33_34_fu_2535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cumulativeAngleTheta_V_58_fu_2545_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal cumulativeAngleTheta_V_59_fu_2553_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal yCartesian_V_91_fu_2488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_36_fu_2472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_37_fu_2483_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal minimizationFunction_V_61_fu_2519_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_2605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2613_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2638_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_2645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln33_66_fu_2652_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_25_fu_2635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_24_fu_2632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln33_68_fu_2659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_39_fu_2670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_40_fu_2685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_39_fu_2665_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_40_fu_2680_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_41_fu_2698_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_76_fu_2706_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal yCartesian_V_41_fu_2690_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_77_fu_2720_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_2734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_2757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2765_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_2_fu_2750_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_2_fu_2773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1534_27_fu_2730_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_26_fu_2716_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1696_29_fu_2780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_42_fu_2794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_43_fu_2806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_42_fu_2788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_43_fu_2800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_78_fu_2828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_79_fu_2844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_2860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_2868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_2883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_2891_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_3_fu_2876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_3_fu_2899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_45_fu_2918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_46_fu_2926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_45_fu_2914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_46_fu_2922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_47_fu_2937_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_80_fu_2944_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_47_fu_2930_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_81_fu_2960_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_2976_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_2984_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_2998_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_3006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_4_fu_2991_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_4_fu_3013_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_3_fu_2968_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_2_fu_2952_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_49_fu_3045_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_48_fu_3027_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_49_fu_3039_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_fu_3083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_3091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_3119_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_3126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_5_fu_3133_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_5_fu_3112_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_4_fu_3105_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1696_38_fu_3140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_51_fu_3151_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_52_fu_3161_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_51_fu_3146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_52_fu_3156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_53_fu_3174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_84_fu_3182_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_53_fu_3166_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_85_fu_3198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_3214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_3222_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_3236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_3244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_6_fu_3229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_6_fu_3251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_7_fu_3206_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_6_fu_3190_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_56_fu_3295_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_86_fu_3300_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_56_fu_3290_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_87_fu_3316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_3332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_3339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_3353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_3360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_7_fu_3346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln109_7_fu_3367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_9_fu_3324_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1534_8_fu_3308_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln1696_44_fu_3374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal yCartesian_V_58_fu_3399_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_57_fu_3387_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_58_fu_3393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_57_fu_3381_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_59_fu_3413_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_fu_3421_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_28_fu_3431_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_59_fu_3405_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_1_fu_3441_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1534_29_fu_3451_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_30_fu_3481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1534_31_fu_3489_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_61_fu_3484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_40_fu_3497_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1534_32_fu_3507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_61_fu_3492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_41_fu_3517_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1534_33_fu_3527_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_62_fu_3511_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_42_fu_3537_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_34_fu_3547_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_62_fu_3531_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_43_fu_3557_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1534_35_fu_3567_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_44_fu_3577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_10_fu_3584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_45_fu_3597_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_11_fu_3604_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_64_fu_3592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_46_fu_3617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_12_fu_3625_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_64_fu_3612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_47_fu_3639_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_13_fu_3647_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xCartesian_V_65_fu_3633_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_48_fu_3661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_14_fu_3669_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal yCartesian_V_65_fu_3655_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_49_fu_3684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1534_15_fu_3692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to13 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln33_12_reg_3948 <= and_ln33_12_fu_1181_p2;
                and_ln33_14_reg_3953 <= and_ln33_14_fu_1191_p2;
                and_ln33_21_reg_4046 <= and_ln33_21_fu_1749_p2;
                and_ln33_26_reg_4085 <= and_ln33_26_fu_1974_p2;
                and_ln33_30_reg_4145 <= and_ln33_30_fu_2315_p2;
                and_ln33_35_reg_4177 <= and_ln33_35_fu_2540_p2;
                cordicMode_read_reg_3736_pp0_iter10_reg <= cordicMode_read_reg_3736_pp0_iter9_reg;
                cordicMode_read_reg_3736_pp0_iter11_reg <= cordicMode_read_reg_3736_pp0_iter10_reg;
                cordicMode_read_reg_3736_pp0_iter2_reg <= cordicMode_read_reg_3736_pp0_iter1_reg;
                cordicMode_read_reg_3736_pp0_iter3_reg <= cordicMode_read_reg_3736_pp0_iter2_reg;
                cordicMode_read_reg_3736_pp0_iter4_reg <= cordicMode_read_reg_3736_pp0_iter3_reg;
                cordicMode_read_reg_3736_pp0_iter5_reg <= cordicMode_read_reg_3736_pp0_iter4_reg;
                cordicMode_read_reg_3736_pp0_iter6_reg <= cordicMode_read_reg_3736_pp0_iter5_reg;
                cordicMode_read_reg_3736_pp0_iter7_reg <= cordicMode_read_reg_3736_pp0_iter6_reg;
                cordicMode_read_reg_3736_pp0_iter8_reg <= cordicMode_read_reg_3736_pp0_iter7_reg;
                cordicMode_read_reg_3736_pp0_iter9_reg <= cordicMode_read_reg_3736_pp0_iter8_reg;
                    cumulativeAngleTheta_V_15_reg_3882(14 downto 1) <= cumulativeAngleTheta_V_15_fu_865_p3(14 downto 1);
                    cumulativeAngleTheta_V_16_reg_3907(14 downto 1) <= cumulativeAngleTheta_V_16_fu_978_p2(14 downto 1);
                    cumulativeAngleTheta_V_21_reg_3937(14 downto 1) <= cumulativeAngleTheta_V_21_fu_1163_p2(14 downto 1);
                    cumulativeAngleTheta_V_22_reg_3942(14 downto 1) <= cumulativeAngleTheta_V_22_fu_1169_p2(14 downto 1);
                    cumulativeAngleTheta_V_24_reg_3959(14 downto 1) <= cumulativeAngleTheta_V_24_fu_1204_p3(14 downto 1);
                    cumulativeAngleTheta_V_30_reg_3975(14 downto 1) <= cumulativeAngleTheta_V_30_fu_1430_p3(14 downto 1);
                    cumulativeAngleTheta_V_36_reg_4032(14 downto 1) <= cumulativeAngleTheta_V_36_fu_1731_p2(14 downto 1);
                    cumulativeAngleTheta_V_37_reg_4039(14 downto 1) <= cumulativeAngleTheta_V_37_fu_1737_p2(14 downto 1);
                    cumulativeAngleTheta_V_45_reg_4090(14 downto 1) <= cumulativeAngleTheta_V_45_fu_1995_p3(14 downto 1);
                    cumulativeAngleTheta_V_51_reg_4131(14 downto 1) <= cumulativeAngleTheta_V_51_fu_2297_p2(14 downto 1);
                    cumulativeAngleTheta_V_52_reg_4138(14 downto 1) <= cumulativeAngleTheta_V_52_fu_2303_p2(14 downto 1);
                    cumulativeAngleTheta_V_60_reg_4182(14 downto 1) <= cumulativeAngleTheta_V_60_fu_2561_p3(14 downto 1);
                minimizationFunction_V_44_reg_4080 <= minimizationFunction_V_44_fu_1948_p2;
                minimizationFunction_V_59_reg_4172 <= minimizationFunction_V_59_fu_2514_p2;
                minimizationFunction_V_63_reg_4219 <= minimizationFunction_V_63_fu_2675_p2;
                minimizationFunction_V_63_reg_4219_pp0_iter10_reg <= minimizationFunction_V_63_reg_4219;
                minimizationFunction_V_63_reg_4219_pp0_iter11_reg <= minimizationFunction_V_63_reg_4219_pp0_iter10_reg;
                minimizationFunction_V_66_reg_3887 <= minimizationFunction_V_66_fu_873_p3;
                minimizationFunction_V_67_reg_3925 <= minimizationFunction_V_67_fu_1077_p3;
                minimizationFunction_V_69_reg_3981 <= minimizationFunction_V_69_fu_1438_p3;
                minimizationFunction_V_70_reg_4013 <= minimizationFunction_V_70_fu_1626_p3;
                minimizationFunction_V_73_reg_4112 <= minimizationFunction_V_73_fu_2189_p3;
                minimizationFunction_V_75_reg_4187 <= minimizationFunction_V_75_fu_2569_p3;
                r_V_39_reg_4343 <= yCartesian_V_60_fu_3455_p2(15 downto 2);
                r_V_56_reg_3893 <= xCartesian_V_11_fu_880_p3(15 downto 4);
                r_V_58_reg_3920 <= xCartesian_V_14_fu_984_p3(15 downto 5);
                r_V_58_reg_3920_pp0_iter3_reg <= r_V_58_reg_3920;
                r_V_60_reg_3970 <= xCartesian_V_17_fu_1212_p3(15 downto 6);
                r_V_62_reg_3993 <= xCartesian_V_20_fu_1446_p3(15 downto 7);
                r_V_63_reg_3998 <= minimizationFunction_V_69_fu_1438_p3(15 downto 7);
                r_V_64_reg_4019 <= xCartesian_V_23_fu_1633_p3(15 downto 8);
                r_V_66_reg_4058 <= xCartesian_V_26_fu_1754_p3(15 downto 9);
                r_V_68_reg_4102 <= xCartesian_V_29_fu_2003_p3(15 downto 10);
                r_V_70_reg_4118 <= xCartesian_V_32_fu_2197_p3(15 downto 11);
                r_V_72_reg_4157 <= xCartesian_V_35_fu_2320_p3(15 downto 12);
                r_V_74_reg_4199 <= xCartesian_V_38_fu_2577_p3(15 downto 13);
                r_V_75_reg_4204 <= minimizationFunction_V_75_fu_2569_p3(15 downto 13);
                r_V_82_reg_4284 <= xCartesian_V_50_fu_3059_p3(15 downto 15);
                r_V_83_reg_4289 <= yCartesian_V_50_fu_3051_p3(15 downto 15);
                r_V_reg_4338 <= xCartesian_V_60_fu_3435_p2(15 downto 2);
                select_ln109_5_reg_4294 <= select_ln109_5_fu_3098_p3;
                select_ln1534_1_reg_4249 <= select_ln1534_1_fu_2852_p3;
                select_ln1534_reg_4243 <= select_ln1534_fu_2836_p3;
                select_ln1696_32_reg_4255 <= select_ln1696_32_fu_2906_p3;
                select_ln1696_35_reg_4262 <= select_ln1696_35_fu_3020_p3;
                select_ln1696_41_reg_4299 <= select_ln1696_41_fu_3258_p3;
                select_ln33_14_reg_3898 <= select_ln33_14_fu_959_p3;
                select_ln33_20_reg_3931 <= select_ln33_20_fu_1146_p3;
                select_ln33_32_reg_4003 <= select_ln33_32_fu_1522_p3;
                select_ln33_38_reg_4024 <= select_ln33_38_fu_1712_p3;
                select_ln33_44_reg_4063 <= select_ln33_44_fu_1899_p3;
                select_ln33_49_reg_4107 <= select_ln33_49_fu_2037_p3;
                select_ln33_56_reg_4123 <= select_ln33_56_fu_2277_p3;
                select_ln33_62_reg_4162 <= select_ln33_62_fu_2465_p3;
                select_ln33_67_reg_4209 <= select_ln33_67_fu_2621_p3;
                    sext_ln48_24_reg_4214(15 downto 1) <= sext_ln48_24_fu_2629_p1(15 downto 1);
                    sext_ln48_24_reg_4214_pp0_iter10_reg(15 downto 1) <= sext_ln48_24_reg_4214(15 downto 1);
                    sext_ln48_24_reg_4214_pp0_iter11_reg(15 downto 1) <= sext_ln48_24_reg_4214_pp0_iter10_reg(15 downto 1);
                    sext_ln48_24_reg_4214_pp0_iter12_reg(15 downto 1) <= sext_ln48_24_reg_4214_pp0_iter11_reg(15 downto 1);
                    sext_ln48_24_reg_4214_pp0_iter13_reg(15 downto 1) <= sext_ln48_24_reg_4214_pp0_iter12_reg(15 downto 1);
                targetAnglePhi_read_reg_3707_pp0_iter2_reg <= targetAnglePhi_read_reg_3707_pp0_iter1_reg;
                targetAnglePhi_read_reg_3707_pp0_iter3_reg <= targetAnglePhi_read_reg_3707_pp0_iter2_reg;
                targetAnglePhi_read_reg_3707_pp0_iter4_reg <= targetAnglePhi_read_reg_3707_pp0_iter3_reg;
                targetAnglePhi_read_reg_3707_pp0_iter5_reg <= targetAnglePhi_read_reg_3707_pp0_iter4_reg;
                targetAnglePhi_read_reg_3707_pp0_iter6_reg <= targetAnglePhi_read_reg_3707_pp0_iter5_reg;
                targetAnglePhi_read_reg_3707_pp0_iter7_reg <= targetAnglePhi_read_reg_3707_pp0_iter6_reg;
                targetAnglePhi_read_reg_3707_pp0_iter8_reg <= targetAnglePhi_read_reg_3707_pp0_iter7_reg;
                xCartesian_V_14_reg_3914 <= xCartesian_V_14_fu_984_p3;
                xCartesian_V_17_reg_3964 <= xCartesian_V_17_fu_1212_p3;
                xCartesian_V_20_reg_3987 <= xCartesian_V_20_fu_1446_p3;
                xCartesian_V_26_reg_4052 <= xCartesian_V_26_fu_1754_p3;
                xCartesian_V_29_reg_4096 <= xCartesian_V_29_fu_2003_p3;
                xCartesian_V_35_reg_4151 <= xCartesian_V_35_fu_2320_p3;
                xCartesian_V_38_reg_4193 <= xCartesian_V_38_fu_2577_p3;
                xCartesian_V_44_reg_4237 <= xCartesian_V_44_fu_2820_p3;
                xCartesian_V_50_reg_4278 <= xCartesian_V_50_fu_3059_p3;
                xCartesian_V_54_reg_4306 <= xCartesian_V_54_fu_3266_p2;
                xCartesian_V_55_reg_4317 <= xCartesian_V_55_fu_3278_p2;
                xCartesian_V_60_reg_4328 <= xCartesian_V_60_fu_3435_p2;
                xCartesian_V_63_reg_4348 <= xCartesian_V_63_fu_3551_p2;
                xor_ln33_reg_3807_pp0_iter2_reg <= xor_ln33_reg_3807_pp0_iter1_reg;
                xor_ln33_reg_3807_pp0_iter3_reg <= xor_ln33_reg_3807_pp0_iter2_reg;
                xor_ln33_reg_3807_pp0_iter4_reg <= xor_ln33_reg_3807_pp0_iter3_reg;
                xor_ln33_reg_3807_pp0_iter5_reg <= xor_ln33_reg_3807_pp0_iter4_reg;
                xor_ln33_reg_3807_pp0_iter6_reg <= xor_ln33_reg_3807_pp0_iter5_reg;
                xor_ln33_reg_3807_pp0_iter7_reg <= xor_ln33_reg_3807_pp0_iter6_reg;
                yCartesian_V_44_reg_4231 <= yCartesian_V_44_fu_2812_p3;
                yCartesian_V_48_reg_4267 <= yCartesian_V_48_fu_3033_p2;
                yCartesian_V_50_reg_4272 <= yCartesian_V_50_fu_3051_p3;
                yCartesian_V_54_reg_4311 <= yCartesian_V_54_fu_3272_p2;
                yCartesian_V_55_reg_4322 <= yCartesian_V_55_fu_3284_p2;
                yCartesian_V_60_reg_4333 <= yCartesian_V_60_fu_3455_p2;
                yCartesian_V_63_reg_4354 <= yCartesian_V_63_fu_3571_p2;
                yCartesian_V_84_reg_4069 <= yCartesian_V_84_fu_1911_p2;
                yCartesian_V_85_reg_4075 <= yCartesian_V_85_fu_1922_p2;
                yCartesian_V_90_reg_4167 <= yCartesian_V_90_fu_2477_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln33_2_reg_3822 <= and_ln33_2_fu_437_p2;
                and_ln33_reg_3802 <= and_ln33_fu_419_p2;
                cordicMode_read_reg_3736 <= (0=>cordicMode, others=>'-');
                cordicMode_read_reg_3736_pp0_iter1_reg <= cordicMode_read_reg_3736;
                    cumulativeAngleTheta_V_10_reg_3844(14 downto 1) <= cumulativeAngleTheta_V_10_fu_677_p3(14 downto 1);
                    cumulativeAngleTheta_V_1_reg_3791(14 downto 1) <= cumulativeAngleTheta_V_1_fu_401_p2(14 downto 1);
                    cumulativeAngleTheta_V_2_reg_3796(14 downto 1) <= cumulativeAngleTheta_V_2_fu_407_p2(14 downto 1);
                    cumulativeAngleTheta_V_4_reg_3828(14 downto 1) <= cumulativeAngleTheta_V_4_fu_451_p3(14 downto 1);
                minimizationFunction_V_65_reg_3850 <= minimizationFunction_V_65_fu_685_p3;
                r_V_50_reg_3780 <= xCartesian_V_2_fu_301_p3(15 downto 1);
                r_V_52_reg_3839 <= xCartesian_V_5_fu_459_p3(15 downto 2);
                r_V_54_reg_3862 <= xCartesian_V_8_fu_693_p3(15 downto 3);
                r_V_55_reg_3867 <= minimizationFunction_V_65_fu_685_p3(15 downto 3);
                select_ln1696_reg_3785 <= select_ln1696_fu_381_p3;
                select_ln33_8_reg_3872 <= select_ln33_8_fu_769_p3;
                targetAnglePhi_read_reg_3707 <= targetAnglePhi;
                targetAnglePhi_read_reg_3707_pp0_iter1_reg <= targetAnglePhi_read_reg_3707;
                xCartesian_V_5_reg_3833 <= xCartesian_V_5_fu_459_p3;
                xCartesian_V_8_reg_3856 <= xCartesian_V_8_fu_693_p3;
                xor_ln33_reg_3807 <= xor_ln33_fu_431_p2;
                xor_ln33_reg_3807_pp0_iter1_reg <= xor_ln33_reg_3807;
                yCartesian_V_2_reg_3774 <= yCartesian_V_2_fu_293_p3;
            end if;
        end if;
    end process;
    cumulativeAngleTheta_V_1_reg_3791(0) <= '1';
    cumulativeAngleTheta_V_2_reg_3796(0) <= '1';
    cumulativeAngleTheta_V_4_reg_3828(0) <= '1';
    cumulativeAngleTheta_V_10_reg_3844(0) <= '1';
    cumulativeAngleTheta_V_15_reg_3882(0) <= '1';
    cumulativeAngleTheta_V_16_reg_3907(0) <= '0';
    cumulativeAngleTheta_V_21_reg_3937(0) <= '1';
    cumulativeAngleTheta_V_22_reg_3942(0) <= '1';
    cumulativeAngleTheta_V_24_reg_3959(0) <= '1';
    cumulativeAngleTheta_V_30_reg_3975(0) <= '0';
    cumulativeAngleTheta_V_36_reg_4032(0) <= '0';
    cumulativeAngleTheta_V_37_reg_4039(0) <= '0';
    cumulativeAngleTheta_V_45_reg_4090(0) <= '1';
    cumulativeAngleTheta_V_51_reg_4131(0) <= '1';
    cumulativeAngleTheta_V_52_reg_4138(0) <= '1';
    cumulativeAngleTheta_V_60_reg_4182(0) <= '0';
    sext_ln48_24_reg_4214(0) <= '0';
    sext_ln48_24_reg_4214_pp0_iter10_reg(0) <= '0';
    sext_ln48_24_reg_4214_pp0_iter11_reg(0) <= '0';
    sext_ln48_24_reg_4214_pp0_iter12_reg(0) <= '0';
    sext_ln48_24_reg_4214_pp0_iter13_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln33_10_fu_1047_p2 <= (select_ln33_14_reg_3898 and cordicMode_read_reg_3736_pp0_iter2_reg);
    and_ln33_11_fu_1051_p2 <= (xor_ln33_reg_3807_pp0_iter2_reg and select_ln33_14_reg_3898);
    and_ln33_12_fu_1181_p2 <= (xor_ln1696_4_fu_1175_p2 and cordicMode_read_reg_3736_pp0_iter2_reg);
    and_ln33_13_fu_1186_p2 <= (select_ln33_20_fu_1146_p3 and cordicMode_read_reg_3736_pp0_iter2_reg);
    and_ln33_14_fu_1191_p2 <= (xor_ln33_reg_3807_pp0_iter2_reg and select_ln33_20_fu_1146_p3);
    and_ln33_15_fu_1399_p2 <= (xor_ln1696_5_fu_1393_p2 and cordicMode_read_reg_3736_pp0_iter3_reg);
    and_ln33_16_fu_1404_p2 <= (select_ln33_26_fu_1334_p3 and cordicMode_read_reg_3736_pp0_iter3_reg);
    and_ln33_17_fu_1409_p2 <= (xor_ln33_reg_3807_pp0_iter3_reg and select_ln33_26_fu_1334_p3);
    and_ln33_18_fu_1589_p2 <= (xor_ln1696_6_fu_1584_p2 and cordicMode_read_reg_3736_pp0_iter4_reg);
    and_ln33_19_fu_1594_p2 <= (select_ln33_32_reg_4003 and cordicMode_read_reg_3736_pp0_iter4_reg);
    and_ln33_1_fu_425_p1 <= (0=>cordicMode, others=>'-');
    and_ln33_1_fu_425_p2 <= (select_ln1696_fu_381_p3 and and_ln33_1_fu_425_p1);
    and_ln33_20_fu_1598_p2 <= (xor_ln33_reg_3807_pp0_iter4_reg and select_ln33_32_reg_4003);
    and_ln33_21_fu_1749_p2 <= (xor_ln1696_7_fu_1743_p2 and cordicMode_read_reg_3736_pp0_iter4_reg);
    and_ln33_22_fu_1801_p2 <= (select_ln33_38_reg_4024 and cordicMode_read_reg_3736_pp0_iter5_reg);
    and_ln33_23_fu_1805_p2 <= (xor_ln33_reg_3807_pp0_iter5_reg and select_ln33_38_reg_4024);
    and_ln33_24_fu_1964_p2 <= (xor_ln1696_8_fu_1958_p2 and cordicMode_read_reg_3736_pp0_iter5_reg);
    and_ln33_25_fu_1969_p2 <= (select_ln33_44_fu_1899_p3 and cordicMode_read_reg_3736_pp0_iter5_reg);
    and_ln33_26_fu_1974_p2 <= (xor_ln33_reg_3807_pp0_iter5_reg and select_ln33_44_fu_1899_p3);
    and_ln33_27_fu_2150_p2 <= (xor_ln1696_9_fu_2144_p2 and cordicMode_read_reg_3736_pp0_iter6_reg);
    and_ln33_28_fu_2155_p2 <= (select_ln33_50_fu_2088_p3 and cordicMode_read_reg_3736_pp0_iter6_reg);
    and_ln33_29_fu_2160_p2 <= (xor_ln33_reg_3807_pp0_iter6_reg and select_ln33_50_fu_2088_p3);
    and_ln33_2_fu_437_p2 <= (xor_ln33_fu_431_p2 and select_ln1696_fu_381_p3);
    and_ln33_30_fu_2315_p2 <= (xor_ln1696_10_fu_2309_p2 and cordicMode_read_reg_3736_pp0_iter6_reg);
    and_ln33_31_fu_2367_p2 <= (select_ln33_56_reg_4123 and cordicMode_read_reg_3736_pp0_iter7_reg);
    and_ln33_32_fu_2371_p2 <= (xor_ln33_reg_3807_pp0_iter7_reg and select_ln33_56_reg_4123);
    and_ln33_33_fu_2530_p2 <= (xor_ln1696_11_fu_2524_p2 and cordicMode_read_reg_3736_pp0_iter7_reg);
    and_ln33_34_fu_2535_p2 <= (select_ln33_62_fu_2465_p3 and cordicMode_read_reg_3736_pp0_iter7_reg);
    and_ln33_35_fu_2540_p2 <= (xor_ln33_reg_3807_pp0_iter7_reg and select_ln33_62_fu_2465_p3);
    and_ln33_3_fu_646_p2 <= (xor_ln1696_1_fu_640_p2 and cordicMode_read_reg_3736);
    and_ln33_4_fu_651_p2 <= (select_ln33_2_fu_581_p3 and cordicMode_read_reg_3736);
    and_ln33_5_fu_656_p2 <= (xor_ln33_reg_3807 and select_ln33_2_fu_581_p3);
    and_ln33_6_fu_836_p2 <= (xor_ln1696_2_fu_831_p2 and cordicMode_read_reg_3736_pp0_iter1_reg);
    and_ln33_7_fu_841_p2 <= (select_ln33_8_reg_3872 and cordicMode_read_reg_3736_pp0_iter1_reg);
    and_ln33_8_fu_845_p2 <= (xor_ln33_reg_3807_pp0_iter1_reg and select_ln33_8_reg_3872);
    and_ln33_9_fu_1042_p2 <= (xor_ln1696_3_fu_1037_p2 and cordicMode_read_reg_3736_pp0_iter2_reg);
    and_ln33_fu_419_p0 <= (0=>cordicMode, others=>'-');
    and_ln33_fu_419_p2 <= (xor_ln1696_fu_413_p2 and and_ln33_fu_419_p0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to13_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to13 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to13)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to13 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    arctan <= sext_ln48_24_reg_4214_pp0_iter13_reg;

    arctan_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            arctan_ap_vld <= ap_const_logic_1;
        else 
            arctan_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    c <= std_logic_vector(unsigned(xCartesian_V_65_fu_3633_p2) + unsigned(select_ln1534_14_fu_3669_p3));

    c_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            c_ap_vld <= ap_const_logic_1;
        else 
            c_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cumulativeAngleTheta_V_10_fu_677_p3 <= 
        cumulativeAngleTheta_V_7_fu_620_p2 when (and_ln33_5_fu_656_p2(0) = '1') else 
        cumulativeAngleTheta_V_9_fu_669_p3;
    cumulativeAngleTheta_V_11_fu_803_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_10_reg_3844) + unsigned(ap_const_lv15_7C06));
    cumulativeAngleTheta_V_12_fu_812_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_10_reg_3844) + unsigned(ap_const_lv15_3FA));
    cumulativeAngleTheta_V_13_fu_849_p3 <= 
        cumulativeAngleTheta_V_12_fu_812_p2 when (and_ln33_6_fu_836_p2(0) = '1') else 
        cumulativeAngleTheta_V_11_fu_803_p2;
    cumulativeAngleTheta_V_14_fu_857_p3 <= 
        cumulativeAngleTheta_V_11_fu_803_p2 when (and_ln33_7_fu_841_p2(0) = '1') else 
        cumulativeAngleTheta_V_13_fu_849_p3;
    cumulativeAngleTheta_V_15_fu_865_p3 <= 
        cumulativeAngleTheta_V_12_fu_812_p2 when (and_ln33_8_fu_845_p2(0) = '1') else 
        cumulativeAngleTheta_V_14_fu_857_p3;
    cumulativeAngleTheta_V_16_fu_978_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_15_fu_865_p3) + unsigned(ap_const_lv15_7E01));
    cumulativeAngleTheta_V_17_fu_1018_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_15_reg_3882) + unsigned(ap_const_lv15_1FF));
    cumulativeAngleTheta_V_18_fu_1055_p3 <= 
        cumulativeAngleTheta_V_17_fu_1018_p2 when (and_ln33_9_fu_1042_p2(0) = '1') else 
        cumulativeAngleTheta_V_16_reg_3907;
    cumulativeAngleTheta_V_19_fu_1062_p3 <= 
        cumulativeAngleTheta_V_16_reg_3907 when (and_ln33_10_fu_1047_p2(0) = '1') else 
        cumulativeAngleTheta_V_18_fu_1055_p3;
    cumulativeAngleTheta_V_1_fu_401_p2 <= std_logic_vector(signed(sext_ln1696_fu_289_p1) + signed(ap_const_lv15_712A));
    cumulativeAngleTheta_V_20_fu_1069_p3 <= 
        cumulativeAngleTheta_V_17_fu_1018_p2 when (and_ln33_11_fu_1051_p2(0) = '1') else 
        cumulativeAngleTheta_V_19_fu_1062_p3;
    cumulativeAngleTheta_V_21_fu_1163_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_20_fu_1069_p3) + unsigned(ap_const_lv15_7F01));
    cumulativeAngleTheta_V_22_fu_1169_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_20_fu_1069_p3) + unsigned(ap_const_lv15_FF));
    cumulativeAngleTheta_V_23_fu_1196_p3 <= 
        cumulativeAngleTheta_V_22_fu_1169_p2 when (and_ln33_12_fu_1181_p2(0) = '1') else 
        cumulativeAngleTheta_V_21_fu_1163_p2;
    cumulativeAngleTheta_V_24_fu_1204_p3 <= 
        cumulativeAngleTheta_V_21_fu_1163_p2 when (and_ln33_13_fu_1186_p2(0) = '1') else 
        cumulativeAngleTheta_V_23_fu_1196_p3;
    cumulativeAngleTheta_V_25_fu_1259_p3 <= 
        cumulativeAngleTheta_V_22_reg_3942 when (and_ln33_14_reg_3953(0) = '1') else 
        cumulativeAngleTheta_V_24_reg_3959;
    cumulativeAngleTheta_V_26_fu_1363_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_25_fu_1259_p3) + unsigned(ap_const_lv15_7F81));
    cumulativeAngleTheta_V_27_fu_1373_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_25_fu_1259_p3) + unsigned(ap_const_lv15_7F));
    cumulativeAngleTheta_V_28_fu_1414_p3 <= 
        cumulativeAngleTheta_V_27_fu_1373_p2 when (and_ln33_15_fu_1399_p2(0) = '1') else 
        cumulativeAngleTheta_V_26_fu_1363_p2;
    cumulativeAngleTheta_V_29_fu_1422_p3 <= 
        cumulativeAngleTheta_V_26_fu_1363_p2 when (and_ln33_16_fu_1404_p2(0) = '1') else 
        cumulativeAngleTheta_V_28_fu_1414_p3;
    cumulativeAngleTheta_V_2_fu_407_p2 <= std_logic_vector(signed(sext_ln1696_fu_289_p1) + signed(ap_const_lv15_ED6));
    cumulativeAngleTheta_V_30_fu_1430_p3 <= 
        cumulativeAngleTheta_V_27_fu_1373_p2 when (and_ln33_17_fu_1409_p2(0) = '1') else 
        cumulativeAngleTheta_V_29_fu_1422_p3;
    cumulativeAngleTheta_V_31_fu_1556_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_30_reg_3975) + unsigned(ap_const_lv15_7FC1));
    cumulativeAngleTheta_V_32_fu_1565_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_30_reg_3975) + unsigned(ap_const_lv15_3F));
    cumulativeAngleTheta_V_33_fu_1602_p3 <= 
        cumulativeAngleTheta_V_32_fu_1565_p2 when (and_ln33_18_fu_1589_p2(0) = '1') else 
        cumulativeAngleTheta_V_31_fu_1556_p2;
    cumulativeAngleTheta_V_34_fu_1610_p3 <= 
        cumulativeAngleTheta_V_31_fu_1556_p2 when (and_ln33_19_fu_1594_p2(0) = '1') else 
        cumulativeAngleTheta_V_33_fu_1602_p3;
    cumulativeAngleTheta_V_35_fu_1618_p3 <= 
        cumulativeAngleTheta_V_32_fu_1565_p2 when (and_ln33_20_fu_1598_p2(0) = '1') else 
        cumulativeAngleTheta_V_34_fu_1610_p3;
    cumulativeAngleTheta_V_36_fu_1731_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_35_fu_1618_p3) + unsigned(ap_const_lv15_7FE1));
    cumulativeAngleTheta_V_37_fu_1737_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_35_fu_1618_p3) + unsigned(ap_const_lv15_1F));
    cumulativeAngleTheta_V_38_fu_1809_p3 <= 
        cumulativeAngleTheta_V_37_reg_4039 when (and_ln33_21_reg_4046(0) = '1') else 
        cumulativeAngleTheta_V_36_reg_4032;
    cumulativeAngleTheta_V_39_fu_1814_p3 <= 
        cumulativeAngleTheta_V_36_reg_4032 when (and_ln33_22_fu_1801_p2(0) = '1') else 
        cumulativeAngleTheta_V_38_fu_1809_p3;
    cumulativeAngleTheta_V_3_fu_443_p3 <= 
        cumulativeAngleTheta_V_2_fu_407_p2 when (and_ln33_fu_419_p2(0) = '1') else 
        cumulativeAngleTheta_V_1_fu_401_p2;
    cumulativeAngleTheta_V_40_fu_1821_p3 <= 
        cumulativeAngleTheta_V_37_reg_4039 when (and_ln33_23_fu_1805_p2(0) = '1') else 
        cumulativeAngleTheta_V_39_fu_1814_p3;
    cumulativeAngleTheta_V_41_fu_1928_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_40_fu_1821_p3) + unsigned(ap_const_lv15_7FF1));
    cumulativeAngleTheta_V_42_fu_1938_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_40_fu_1821_p3) + unsigned(ap_const_lv15_F));
    cumulativeAngleTheta_V_43_fu_1979_p3 <= 
        cumulativeAngleTheta_V_42_fu_1938_p2 when (and_ln33_24_fu_1964_p2(0) = '1') else 
        cumulativeAngleTheta_V_41_fu_1928_p2;
    cumulativeAngleTheta_V_44_fu_1987_p3 <= 
        cumulativeAngleTheta_V_41_fu_1928_p2 when (and_ln33_25_fu_1969_p2(0) = '1') else 
        cumulativeAngleTheta_V_43_fu_1979_p3;
    cumulativeAngleTheta_V_45_fu_1995_p3 <= 
        cumulativeAngleTheta_V_42_fu_1938_p2 when (and_ln33_26_fu_1974_p2(0) = '1') else 
        cumulativeAngleTheta_V_44_fu_1987_p3;
    cumulativeAngleTheta_V_46_fu_2116_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_45_reg_4090) + unsigned(ap_const_lv15_7FF9));
    cumulativeAngleTheta_V_47_fu_2125_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_45_reg_4090) + unsigned(ap_const_lv15_7));
    cumulativeAngleTheta_V_48_fu_2165_p3 <= 
        cumulativeAngleTheta_V_47_fu_2125_p2 when (and_ln33_27_fu_2150_p2(0) = '1') else 
        cumulativeAngleTheta_V_46_fu_2116_p2;
    cumulativeAngleTheta_V_49_fu_2173_p3 <= 
        cumulativeAngleTheta_V_46_fu_2116_p2 when (and_ln33_28_fu_2155_p2(0) = '1') else 
        cumulativeAngleTheta_V_48_fu_2165_p3;
    cumulativeAngleTheta_V_4_fu_451_p3 <= 
        cumulativeAngleTheta_V_1_fu_401_p2 when (and_ln33_1_fu_425_p2(0) = '1') else 
        cumulativeAngleTheta_V_3_fu_443_p3;
    cumulativeAngleTheta_V_50_fu_2181_p3 <= 
        cumulativeAngleTheta_V_47_fu_2125_p2 when (and_ln33_29_fu_2160_p2(0) = '1') else 
        cumulativeAngleTheta_V_49_fu_2173_p3;
    cumulativeAngleTheta_V_51_fu_2297_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_50_fu_2181_p3) + unsigned(ap_const_lv15_7FFD));
    cumulativeAngleTheta_V_52_fu_2303_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_50_fu_2181_p3) + unsigned(ap_const_lv15_3));
    cumulativeAngleTheta_V_53_fu_2375_p3 <= 
        cumulativeAngleTheta_V_52_reg_4138 when (and_ln33_30_reg_4145(0) = '1') else 
        cumulativeAngleTheta_V_51_reg_4131;
    cumulativeAngleTheta_V_54_fu_2380_p3 <= 
        cumulativeAngleTheta_V_51_reg_4131 when (and_ln33_31_fu_2367_p2(0) = '1') else 
        cumulativeAngleTheta_V_53_fu_2375_p3;
    cumulativeAngleTheta_V_55_fu_2387_p3 <= 
        cumulativeAngleTheta_V_52_reg_4138 when (and_ln33_32_fu_2371_p2(0) = '1') else 
        cumulativeAngleTheta_V_54_fu_2380_p3;
    cumulativeAngleTheta_V_56_fu_2494_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_55_fu_2387_p3) + unsigned(ap_const_lv15_7FFF));
    cumulativeAngleTheta_V_57_fu_2504_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_55_fu_2387_p3) + unsigned(ap_const_lv15_1));
    cumulativeAngleTheta_V_58_fu_2545_p3 <= 
        cumulativeAngleTheta_V_57_fu_2504_p2 when (and_ln33_33_fu_2530_p2(0) = '1') else 
        cumulativeAngleTheta_V_56_fu_2494_p2;
    cumulativeAngleTheta_V_59_fu_2553_p3 <= 
        cumulativeAngleTheta_V_56_fu_2494_p2 when (and_ln33_34_fu_2535_p2(0) = '1') else 
        cumulativeAngleTheta_V_58_fu_2545_p3;
    cumulativeAngleTheta_V_5_fu_506_p3 <= 
        cumulativeAngleTheta_V_2_reg_3796 when (and_ln33_2_reg_3822(0) = '1') else 
        cumulativeAngleTheta_V_4_reg_3828;
    cumulativeAngleTheta_V_60_fu_2561_p3 <= 
        cumulativeAngleTheta_V_57_fu_2504_p2 when (and_ln33_35_fu_2540_p2(0) = '1') else 
        cumulativeAngleTheta_V_59_fu_2553_p3;
    cumulativeAngleTheta_V_6_fu_610_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_5_fu_506_p3) + unsigned(ap_const_lv15_782A));
    cumulativeAngleTheta_V_7_fu_620_p2 <= std_logic_vector(unsigned(cumulativeAngleTheta_V_5_fu_506_p3) + unsigned(ap_const_lv15_7D6));
    cumulativeAngleTheta_V_8_fu_661_p3 <= 
        cumulativeAngleTheta_V_7_fu_620_p2 when (and_ln33_3_fu_646_p2(0) = '1') else 
        cumulativeAngleTheta_V_6_fu_610_p2;
    cumulativeAngleTheta_V_9_fu_669_p3 <= 
        cumulativeAngleTheta_V_6_fu_610_p2 when (and_ln33_4_fu_651_p2(0) = '1') else 
        cumulativeAngleTheta_V_8_fu_661_p3;
    cumulativeAngleTheta_V_fu_281_p3 <= 
        select_ln86_fu_253_p3 when (select_ln55_fu_227_p3(0) = '1') else 
        select_ln109_fu_273_p3;
    minimizationFunction_V_11_fu_635_p2 <= std_logic_vector(signed(sext_ln48_2_fu_616_p1) - signed(targetAnglePhi_read_reg_3707));
    minimizationFunction_V_14_fu_821_p2 <= std_logic_vector(signed(sext_ln48_5_fu_817_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter1_reg));
    minimizationFunction_V_16_fu_826_p2 <= std_logic_vector(signed(sext_ln48_4_fu_808_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter1_reg));
    minimizationFunction_V_19_fu_1027_p2 <= std_logic_vector(signed(sext_ln48_7_fu_1023_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter2_reg));
    minimizationFunction_V_1_fu_247_p2 <= std_logic_vector(unsigned(ap_const_lv16_1921) - unsigned(targetAnglePhi));
    minimizationFunction_V_21_fu_1032_p2 <= std_logic_vector(signed(sext_ln48_6_fu_1015_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter2_reg));
    minimizationFunction_V_24_fu_1249_p2 <= std_logic_vector(signed(sext_ln48_9_fu_1246_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));
    minimizationFunction_V_26_fu_1254_p2 <= std_logic_vector(signed(sext_ln48_8_fu_1243_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));
    minimizationFunction_V_29_fu_1383_p2 <= std_logic_vector(signed(sext_ln48_11_fu_1379_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));
    minimizationFunction_V_2_fu_267_p2 <= std_logic_vector(signed(ap_const_lv16_E6DF) - signed(targetAnglePhi));
    minimizationFunction_V_31_fu_1388_p2 <= std_logic_vector(signed(sext_ln48_10_fu_1369_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter3_reg));
    minimizationFunction_V_34_fu_1574_p2 <= std_logic_vector(signed(sext_ln48_13_fu_1570_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter4_reg));
    minimizationFunction_V_36_fu_1579_p2 <= std_logic_vector(signed(sext_ln48_12_fu_1561_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter4_reg));
    minimizationFunction_V_39_fu_1791_p2 <= std_logic_vector(signed(sext_ln48_15_fu_1788_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));
    minimizationFunction_V_41_fu_1796_p2 <= std_logic_vector(signed(sext_ln48_14_fu_1785_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));
    minimizationFunction_V_44_fu_1948_p2 <= std_logic_vector(signed(sext_ln48_17_fu_1944_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));
    minimizationFunction_V_46_fu_1953_p2 <= std_logic_vector(signed(sext_ln48_16_fu_1934_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter5_reg));
    minimizationFunction_V_49_fu_2134_p2 <= std_logic_vector(signed(sext_ln48_19_fu_2130_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter6_reg));
    minimizationFunction_V_4_fu_496_p2 <= std_logic_vector(signed(sext_ln48_1_fu_493_p1) - signed(targetAnglePhi_read_reg_3707));
    minimizationFunction_V_51_fu_2139_p2 <= std_logic_vector(signed(sext_ln48_18_fu_2121_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter6_reg));
    minimizationFunction_V_54_fu_2357_p2 <= std_logic_vector(signed(sext_ln48_21_fu_2354_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));
    minimizationFunction_V_56_fu_2362_p2 <= std_logic_vector(signed(sext_ln48_20_fu_2351_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));
    minimizationFunction_V_59_fu_2514_p2 <= std_logic_vector(signed(sext_ln48_23_fu_2510_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));
    minimizationFunction_V_61_fu_2519_p2 <= std_logic_vector(signed(sext_ln48_22_fu_2500_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter7_reg));
    minimizationFunction_V_63_fu_2675_p2 <= std_logic_vector(signed(sext_ln48_24_fu_2629_p1) - signed(targetAnglePhi_read_reg_3707_pp0_iter8_reg));
    minimizationFunction_V_64_fu_511_p3 <= 
        yCartesian_V_68_fu_480_p2 when (select_ln1696_reg_3785(0) = '1') else 
        yCartesian_V_69_fu_485_p2;
    minimizationFunction_V_65_fu_685_p3 <= 
        yCartesian_V_70_fu_593_p2 when (select_ln33_2_fu_581_p3(0) = '1') else 
        yCartesian_V_71_fu_604_p2;
    minimizationFunction_V_66_fu_873_p3 <= 
        yCartesian_V_72_fu_788_p2 when (select_ln33_8_reg_3872(0) = '1') else 
        yCartesian_V_73_fu_798_p2;
    minimizationFunction_V_67_fu_1077_p3 <= 
        yCartesian_V_74_fu_1005_p2 when (select_ln33_14_reg_3898(0) = '1') else 
        yCartesian_V_75_fu_1010_p2;
    minimizationFunction_V_68_fu_1264_p3 <= 
        yCartesian_V_76_fu_1233_p2 when (select_ln33_20_reg_3931(0) = '1') else 
        yCartesian_V_77_fu_1238_p2;
    minimizationFunction_V_69_fu_1438_p3 <= 
        yCartesian_V_78_fu_1346_p2 when (select_ln33_26_fu_1334_p3(0) = '1') else 
        yCartesian_V_79_fu_1357_p2;
    minimizationFunction_V_6_fu_501_p2 <= std_logic_vector(signed(sext_ln48_fu_490_p1) - signed(targetAnglePhi_read_reg_3707));
    minimizationFunction_V_70_fu_1626_p3 <= 
        yCartesian_V_80_fu_1541_p2 when (select_ln33_32_reg_4003(0) = '1') else 
        yCartesian_V_81_fu_1551_p2;
    minimizationFunction_V_71_fu_1828_p3 <= 
        yCartesian_V_82_fu_1775_p2 when (select_ln33_38_reg_4024(0) = '1') else 
        yCartesian_V_83_fu_1780_p2;
    minimizationFunction_V_72_fu_2045_p3 <= 
        yCartesian_V_84_reg_4069 when (select_ln33_44_reg_4063(0) = '1') else 
        yCartesian_V_85_reg_4075;
    minimizationFunction_V_73_fu_2189_p3 <= 
        yCartesian_V_86_fu_2099_p2 when (select_ln33_50_fu_2088_p3(0) = '1') else 
        yCartesian_V_87_fu_2110_p2;
    minimizationFunction_V_74_fu_2394_p3 <= 
        yCartesian_V_88_fu_2341_p2 when (select_ln33_56_reg_4123(0) = '1') else 
        yCartesian_V_89_fu_2346_p2;
    minimizationFunction_V_75_fu_2569_p3 <= 
        yCartesian_V_90_fu_2477_p2 when (select_ln33_62_fu_2465_p3(0) = '1') else 
        yCartesian_V_91_fu_2488_p2;
    minimizationFunction_V_9_fu_630_p2 <= std_logic_vector(signed(sext_ln48_3_fu_626_p1) - signed(targetAnglePhi_read_reg_3707));
    minimizationFunction_V_fu_205_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(targetAnglePhi));
    r_1_fu_3441_p4 <= yCartesian_V_59_fu_3405_p3(15 downto 1);
    r_V_40_fu_3497_p4 <= xCartesian_V_61_fu_3484_p2(15 downto 5);
    r_V_41_fu_3517_p4 <= yCartesian_V_61_fu_3492_p2(15 downto 5);
    r_V_42_fu_3537_p4 <= xCartesian_V_62_fu_3511_p2(15 downto 10);
    r_V_43_fu_3557_p4 <= yCartesian_V_62_fu_3531_p2(15 downto 10);
    r_V_44_fu_3577_p3 <= xCartesian_V_63_reg_4348(15 downto 15);
    r_V_45_fu_3597_p3 <= yCartesian_V_63_reg_4354(15 downto 15);
    r_V_46_fu_3617_p3 <= xCartesian_V_64_fu_3592_p2(15 downto 15);
    r_V_47_fu_3639_p3 <= yCartesian_V_64_fu_3612_p2(15 downto 15);
    r_V_48_fu_3661_p3 <= xCartesian_V_65_fu_3633_p2(15 downto 15);
    r_V_49_fu_3684_p3 <= yCartesian_V_65_fu_3655_p2(15 downto 15);
    r_V_51_fu_319_p4 <= yCartesian_V_2_fu_293_p3(15 downto 1);
    r_V_53_fu_521_p4 <= minimizationFunction_V_64_fu_511_p3(15 downto 2);
    r_V_57_fu_897_p4 <= minimizationFunction_V_66_fu_873_p3(15 downto 4);
    r_V_59_fu_1084_p4 <= minimizationFunction_V_67_fu_1077_p3(15 downto 5);
    r_V_61_fu_1274_p4 <= minimizationFunction_V_68_fu_1264_p3(15 downto 6);
    r_V_65_fu_1650_p4 <= minimizationFunction_V_70_fu_1626_p3(15 downto 8);
    r_V_67_fu_1838_p4 <= minimizationFunction_V_71_fu_1828_p3(15 downto 9);
    r_V_69_fu_2053_p4 <= minimizationFunction_V_72_fu_2045_p3(15 downto 10);
    r_V_71_fu_2215_p4 <= minimizationFunction_V_73_fu_2189_p3(15 downto 11);
    r_V_73_fu_2404_p4 <= minimizationFunction_V_74_fu_2394_p3(15 downto 12);
    r_V_76_fu_2706_p4 <= xCartesian_V_41_fu_2698_p3(15 downto 14);
    r_V_77_fu_2720_p4 <= yCartesian_V_41_fu_2690_p3(15 downto 14);
    r_V_78_fu_2828_p3 <= xCartesian_V_44_fu_2820_p3(15 downto 15);
    r_V_79_fu_2844_p3 <= yCartesian_V_44_fu_2812_p3(15 downto 15);
    r_V_80_fu_2944_p3 <= xCartesian_V_47_fu_2937_p3(15 downto 15);
    r_V_81_fu_2960_p3 <= yCartesian_V_47_fu_2930_p3(15 downto 15);
    r_V_84_fu_3182_p3 <= xCartesian_V_53_fu_3174_p3(15 downto 15);
    r_V_85_fu_3198_p3 <= yCartesian_V_53_fu_3166_p3(15 downto 15);
    r_V_86_fu_3300_p3 <= xCartesian_V_56_fu_3295_p3(15 downto 15);
    r_V_87_fu_3316_p3 <= yCartesian_V_56_fu_3290_p3(15 downto 15);
    r_fu_3421_p4 <= xCartesian_V_59_fu_3413_p3(15 downto 1);
    s <= std_logic_vector(unsigned(yCartesian_V_65_fu_3655_p2) + unsigned(select_ln1534_15_fu_3692_p3));

    s_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            s_ap_vld <= ap_const_logic_1;
        else 
            s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln109_1_fu_373_p0 <= (0=>cordicMode, others=>'-');
    select_ln109_1_fu_373_p3 <= 
        tmp_4_fu_357_p3 when (select_ln109_1_fu_373_p0(0) = '1') else 
        tmp_5_fu_365_p3;
    select_ln109_2_fu_2773_p3 <= 
        tmp_56_fu_2757_p3 when (cordicMode_read_reg_3736_pp0_iter8_reg(0) = '1') else 
        tmp_57_fu_2765_p3;
    select_ln109_3_fu_2899_p3 <= 
        tmp_62_fu_2883_p3 when (cordicMode_read_reg_3736_pp0_iter8_reg(0) = '1') else 
        tmp_63_fu_2891_p3;
    select_ln109_4_fu_3013_p3 <= 
        tmp_68_fu_2998_p3 when (cordicMode_read_reg_3736_pp0_iter9_reg(0) = '1') else 
        tmp_69_fu_3006_p3;
    select_ln109_5_fu_3098_p3 <= 
        tmp_74_fu_3083_p3 when (cordicMode_read_reg_3736_pp0_iter9_reg(0) = '1') else 
        tmp_75_fu_3091_p3;
    select_ln109_6_fu_3251_p3 <= 
        tmp_80_fu_3236_p3 when (cordicMode_read_reg_3736_pp0_iter10_reg(0) = '1') else 
        tmp_81_fu_3244_p3;
    select_ln109_7_fu_3367_p3 <= 
        tmp_86_fu_3353_p3 when (cordicMode_read_reg_3736_pp0_iter11_reg(0) = '1') else 
        tmp_87_fu_3360_p3;
    select_ln109_fu_273_p0 <= (0=>cordicMode, others=>'-');
    select_ln109_fu_273_p3 <= 
        ap_const_lv14_1921 when (select_ln109_fu_273_p0(0) = '1') else 
        ap_const_lv14_26DF;
    select_ln1534_10_fu_3584_p3 <= 
        ap_const_lv16_FFFF when (r_V_44_fu_3577_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_11_fu_3604_p3 <= 
        ap_const_lv16_FFFF when (r_V_45_fu_3597_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_12_fu_3625_p3 <= 
        ap_const_lv16_FFFF when (r_V_46_fu_3617_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_13_fu_3647_p3 <= 
        ap_const_lv16_FFFF when (r_V_47_fu_3639_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_14_fu_3669_p3 <= 
        ap_const_lv16_FFFF when (r_V_48_fu_3661_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_15_fu_3692_p3 <= 
        ap_const_lv16_FFFF when (r_V_49_fu_3684_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_1_fu_2852_p3 <= 
        ap_const_lv16_FFFF when (r_V_79_fu_2844_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_2_fu_2952_p3 <= 
        ap_const_lv16_FFFF when (r_V_80_fu_2944_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_3_fu_2968_p3 <= 
        ap_const_lv16_FFFF when (r_V_81_fu_2960_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_4_fu_3105_p3 <= 
        ap_const_lv16_FFFF when (r_V_82_reg_4284(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_5_fu_3112_p3 <= 
        ap_const_lv16_FFFF when (r_V_83_reg_4289(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_6_fu_3190_p3 <= 
        ap_const_lv16_FFFF when (r_V_84_fu_3182_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_7_fu_3206_p3 <= 
        ap_const_lv16_FFFF when (r_V_85_fu_3198_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_8_fu_3308_p3 <= 
        ap_const_lv16_FFFF when (r_V_86_fu_3300_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_9_fu_3324_p3 <= 
        ap_const_lv16_FFFF when (r_V_87_fu_3316_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1534_fu_2836_p3 <= 
        ap_const_lv16_FFFF when (r_V_78_fu_2828_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln1696_29_fu_2780_p3 <= 
        select_ln86_2_fu_2750_p3 when (select_ln33_68_fu_2659_p3(0) = '1') else 
        select_ln109_2_fu_2773_p3;
    select_ln1696_32_fu_2906_p3 <= 
        select_ln86_3_fu_2876_p3 when (select_ln1696_29_fu_2780_p3(0) = '1') else 
        select_ln109_3_fu_2899_p3;
    select_ln1696_35_fu_3020_p3 <= 
        select_ln86_4_fu_2991_p3 when (select_ln1696_32_reg_4255(0) = '1') else 
        select_ln109_4_fu_3013_p3;
    select_ln1696_38_fu_3140_p3 <= 
        select_ln86_5_fu_3133_p3 when (select_ln1696_35_reg_4262(0) = '1') else 
        select_ln109_5_reg_4294;
    select_ln1696_41_fu_3258_p3 <= 
        select_ln86_6_fu_3229_p3 when (select_ln1696_38_fu_3140_p3(0) = '1') else 
        select_ln109_6_fu_3251_p3;
    select_ln1696_44_fu_3374_p3 <= 
        select_ln86_7_fu_3346_p3 when (select_ln1696_41_reg_4299(0) = '1') else 
        select_ln109_7_fu_3367_p3;
    select_ln1696_fu_381_p3 <= 
        select_ln86_1_fu_349_p3 when (select_ln55_fu_227_p3(0) = '1') else 
        select_ln109_1_fu_373_p3;
    select_ln33_12_fu_927_p3 <= 
        tmp_14_fu_911_p3 when (and_ln33_8_fu_845_p2(0) = '1') else 
        tmp_15_fu_919_p3;
    select_ln33_13_fu_951_p3 <= 
        tmp_16_fu_935_p3 when (and_ln33_6_fu_836_p2(0) = '1') else 
        tmp_17_fu_943_p3;
    select_ln33_14_fu_959_p3 <= 
        select_ln33_12_fu_927_p3 when (select_ln33_8_reg_3872(0) = '1') else 
        select_ln33_13_fu_951_p3;
    select_ln33_18_fu_1114_p3 <= 
        tmp_18_fu_1098_p3 when (and_ln33_11_fu_1051_p2(0) = '1') else 
        tmp_19_fu_1106_p3;
    select_ln33_19_fu_1138_p3 <= 
        tmp_20_fu_1122_p3 when (and_ln33_9_fu_1042_p2(0) = '1') else 
        tmp_21_fu_1130_p3;
    select_ln33_1_fu_574_p3 <= 
        tmp_8_fu_558_p3 when (and_ln33_reg_3802(0) = '1') else 
        tmp_9_fu_566_p3;
    select_ln33_20_fu_1146_p3 <= 
        select_ln33_18_fu_1114_p3 when (select_ln33_14_reg_3898(0) = '1') else 
        select_ln33_19_fu_1138_p3;
    select_ln33_24_fu_1304_p3 <= 
        tmp_22_fu_1288_p3 when (and_ln33_14_reg_3953(0) = '1') else 
        tmp_23_fu_1296_p3;
    select_ln33_25_fu_1327_p3 <= 
        tmp_24_fu_1311_p3 when (and_ln33_12_reg_3948(0) = '1') else 
        tmp_25_fu_1319_p3;
    select_ln33_26_fu_1334_p3 <= 
        select_ln33_24_fu_1304_p3 when (select_ln33_20_reg_3931(0) = '1') else 
        select_ln33_25_fu_1327_p3;
    select_ln33_2_fu_581_p3 <= 
        select_ln33_fu_551_p3 when (select_ln1696_reg_3785(0) = '1') else 
        select_ln33_1_fu_574_p3;
    select_ln33_30_fu_1490_p3 <= 
        tmp_26_fu_1474_p3 when (and_ln33_17_fu_1409_p2(0) = '1') else 
        tmp_27_fu_1482_p3;
    select_ln33_31_fu_1514_p3 <= 
        tmp_28_fu_1498_p3 when (and_ln33_15_fu_1399_p2(0) = '1') else 
        tmp_29_fu_1506_p3;
    select_ln33_32_fu_1522_p3 <= 
        select_ln33_30_fu_1490_p3 when (select_ln33_26_fu_1334_p3(0) = '1') else 
        select_ln33_31_fu_1514_p3;
    select_ln33_36_fu_1680_p3 <= 
        tmp_30_fu_1664_p3 when (and_ln33_20_fu_1598_p2(0) = '1') else 
        tmp_31_fu_1672_p3;
    select_ln33_37_fu_1704_p3 <= 
        tmp_32_fu_1688_p3 when (and_ln33_18_fu_1589_p2(0) = '1') else 
        tmp_33_fu_1696_p3;
    select_ln33_38_fu_1712_p3 <= 
        select_ln33_36_fu_1680_p3 when (select_ln33_32_reg_4003(0) = '1') else 
        select_ln33_37_fu_1704_p3;
    select_ln33_42_fu_1868_p3 <= 
        tmp_34_fu_1852_p3 when (and_ln33_23_fu_1805_p2(0) = '1') else 
        tmp_35_fu_1860_p3;
    select_ln33_43_fu_1892_p3 <= 
        tmp_36_fu_1876_p3 when (and_ln33_21_reg_4046(0) = '1') else 
        tmp_37_fu_1884_p3;
    select_ln33_44_fu_1899_p3 <= 
        select_ln33_42_fu_1868_p3 when (select_ln33_38_reg_4024(0) = '1') else 
        select_ln33_43_fu_1892_p3;
    select_ln33_48_fu_2081_p3 <= 
        tmp_38_fu_2067_p3 when (and_ln33_26_reg_4085(0) = '1') else 
        tmp_39_fu_2074_p3;
    select_ln33_49_fu_2037_p3 <= 
        tmp_40_fu_2021_p3 when (and_ln33_24_fu_1964_p2(0) = '1') else 
        tmp_41_fu_2029_p3;
    select_ln33_50_fu_2088_p3 <= 
        select_ln33_48_fu_2081_p3 when (select_ln33_44_reg_4063(0) = '1') else 
        select_ln33_49_reg_4107;
    select_ln33_54_fu_2245_p3 <= 
        tmp_42_fu_2229_p3 when (and_ln33_29_fu_2160_p2(0) = '1') else 
        tmp_43_fu_2237_p3;
    select_ln33_55_fu_2269_p3 <= 
        tmp_44_fu_2253_p3 when (and_ln33_27_fu_2150_p2(0) = '1') else 
        tmp_45_fu_2261_p3;
    select_ln33_56_fu_2277_p3 <= 
        select_ln33_54_fu_2245_p3 when (select_ln33_50_fu_2088_p3(0) = '1') else 
        select_ln33_55_fu_2269_p3;
    select_ln33_60_fu_2434_p3 <= 
        tmp_46_fu_2418_p3 when (and_ln33_32_fu_2371_p2(0) = '1') else 
        tmp_47_fu_2426_p3;
    select_ln33_61_fu_2458_p3 <= 
        tmp_48_fu_2442_p3 when (and_ln33_30_reg_4145(0) = '1') else 
        tmp_49_fu_2450_p3;
    select_ln33_62_fu_2465_p3 <= 
        select_ln33_60_fu_2434_p3 when (select_ln33_56_reg_4123(0) = '1') else 
        select_ln33_61_fu_2458_p3;
    select_ln33_66_fu_2652_p3 <= 
        tmp_50_fu_2638_p3 when (and_ln33_35_reg_4177(0) = '1') else 
        tmp_51_fu_2645_p3;
    select_ln33_67_fu_2621_p3 <= 
        tmp_52_fu_2605_p3 when (and_ln33_33_fu_2530_p2(0) = '1') else 
        tmp_53_fu_2613_p3;
    select_ln33_68_fu_2659_p3 <= 
        select_ln33_66_fu_2652_p3 when (select_ln33_62_reg_4162(0) = '1') else 
        select_ln33_67_reg_4209;
    select_ln33_6_fu_737_p3 <= 
        tmp_10_fu_721_p3 when (and_ln33_5_fu_656_p2(0) = '1') else 
        tmp_11_fu_729_p3;
    select_ln33_7_fu_761_p3 <= 
        tmp_12_fu_745_p3 when (and_ln33_3_fu_646_p2(0) = '1') else 
        tmp_13_fu_753_p3;
    select_ln33_8_fu_769_p3 <= 
        select_ln33_6_fu_737_p3 when (select_ln33_2_fu_581_p3(0) = '1') else 
        select_ln33_7_fu_761_p3;
    select_ln33_fu_551_p3 <= 
        tmp_6_fu_535_p3 when (and_ln33_2_reg_3822(0) = '1') else 
        tmp_7_fu_543_p3;
    select_ln55_fu_227_p0 <= (0=>cordicMode, others=>'-');
    select_ln55_fu_227_p3 <= 
        tmp_fu_211_p3 when (select_ln55_fu_227_p0(0) = '1') else 
        tmp_1_fu_219_p3;
    select_ln86_1_fu_349_p0 <= (0=>cordicMode, others=>'-');
    select_ln86_1_fu_349_p3 <= 
        tmp_2_fu_333_p3 when (select_ln86_1_fu_349_p0(0) = '1') else 
        tmp_3_fu_341_p3;
    select_ln86_2_fu_2750_p3 <= 
        tmp_54_fu_2734_p3 when (cordicMode_read_reg_3736_pp0_iter8_reg(0) = '1') else 
        tmp_55_fu_2742_p3;
    select_ln86_3_fu_2876_p3 <= 
        tmp_60_fu_2860_p3 when (cordicMode_read_reg_3736_pp0_iter8_reg(0) = '1') else 
        tmp_61_fu_2868_p3;
    select_ln86_4_fu_2991_p3 <= 
        tmp_66_fu_2976_p3 when (cordicMode_read_reg_3736_pp0_iter9_reg(0) = '1') else 
        tmp_67_fu_2984_p3;
    select_ln86_5_fu_3133_p3 <= 
        tmp_72_fu_3119_p3 when (cordicMode_read_reg_3736_pp0_iter10_reg(0) = '1') else 
        tmp_73_fu_3126_p3;
    select_ln86_6_fu_3229_p3 <= 
        tmp_78_fu_3214_p3 when (cordicMode_read_reg_3736_pp0_iter10_reg(0) = '1') else 
        tmp_79_fu_3222_p3;
    select_ln86_7_fu_3346_p3 <= 
        tmp_84_fu_3332_p3 when (cordicMode_read_reg_3736_pp0_iter11_reg(0) = '1') else 
        tmp_85_fu_3339_p3;
    select_ln86_fu_253_p0 <= (0=>cordicMode, others=>'-');
    select_ln86_fu_253_p3 <= 
        ap_const_lv14_26DF when (select_ln86_fu_253_p0(0) = '1') else 
        ap_const_lv14_1921;
        sext_ln1534_10_fu_1271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_60_reg_3970),16));

        sext_ln1534_11_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_61_fu_1274_p4),16));

        sext_ln1534_12_fu_1530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_62_reg_3993),16));

        sext_ln1534_13_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_63_reg_3998),16));

        sext_ln1534_14_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_64_reg_4019),16));

        sext_ln1534_15_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_65_fu_1650_p4),16));

        sext_ln1534_16_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_66_reg_4058),16));

        sext_ln1534_17_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_67_fu_1838_p4),16));

        sext_ln1534_18_fu_2050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_68_reg_4102),16));

        sext_ln1534_19_fu_2063_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_69_fu_2053_p4),16));

        sext_ln1534_1_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_51_fu_319_p4),16));

        sext_ln1534_20_fu_2338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_70_reg_4118),16));

        sext_ln1534_21_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_71_fu_2215_p4),16));

        sext_ln1534_22_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_72_reg_4157),16));

        sext_ln1534_23_fu_2414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_73_fu_2404_p4),16));

        sext_ln1534_24_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_74_reg_4199),16));

        sext_ln1534_25_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_75_reg_4204),16));

        sext_ln1534_26_fu_2716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_76_fu_2706_p4),16));

        sext_ln1534_27_fu_2730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_77_fu_2720_p4),16));

        sext_ln1534_28_fu_3431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_fu_3421_p4),16));

        sext_ln1534_29_fu_3451_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_1_fu_3441_p4),16));

        sext_ln1534_2_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_52_reg_3839),16));

        sext_ln1534_30_fu_3481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_reg_4338),16));

        sext_ln1534_31_fu_3489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_39_reg_4343),16));

        sext_ln1534_32_fu_3507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_40_fu_3497_p4),16));

        sext_ln1534_33_fu_3527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_41_fu_3517_p4),16));

        sext_ln1534_34_fu_3547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_42_fu_3537_p4),16));

        sext_ln1534_35_fu_3567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_43_fu_3557_p4),16));

        sext_ln1534_3_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_53_fu_521_p4),16));

        sext_ln1534_4_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_54_reg_3862),16));

        sext_ln1534_5_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_55_reg_3867),16));

        sext_ln1534_6_fu_1002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_56_reg_3893),16));

        sext_ln1534_7_fu_907_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_57_fu_897_p4),16));

        sext_ln1534_8_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_58_reg_3920_pp0_iter3_reg),16));

        sext_ln1534_9_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_59_fu_1084_p4),16));

        sext_ln1534_fu_477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_50_reg_3780),16));

        sext_ln1696_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_fu_281_p3),15));

        sext_ln48_10_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_26_fu_1363_p2),16));

        sext_ln48_11_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_27_fu_1373_p2),16));

        sext_ln48_12_fu_1561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_31_fu_1556_p2),16));

        sext_ln48_13_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_32_fu_1565_p2),16));

        sext_ln48_14_fu_1785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_36_reg_4032),16));

        sext_ln48_15_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_37_reg_4039),16));

        sext_ln48_16_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_41_fu_1928_p2),16));

        sext_ln48_17_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_42_fu_1938_p2),16));

        sext_ln48_18_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_46_fu_2116_p2),16));

        sext_ln48_19_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_47_fu_2125_p2),16));

        sext_ln48_1_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_2_reg_3796),16));

        sext_ln48_20_fu_2351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_51_reg_4131),16));

        sext_ln48_21_fu_2354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_52_reg_4138),16));

        sext_ln48_22_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_56_fu_2494_p2),16));

        sext_ln48_23_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_57_fu_2504_p2),16));

        sext_ln48_24_fu_2629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_60_reg_4182),16));

        sext_ln48_2_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_6_fu_610_p2),16));

        sext_ln48_3_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_7_fu_620_p2),16));

        sext_ln48_4_fu_808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_11_fu_803_p2),16));

        sext_ln48_5_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_12_fu_812_p2),16));

        sext_ln48_6_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_16_reg_3907),16));

        sext_ln48_7_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_17_fu_1018_p2),16));

        sext_ln48_8_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_21_reg_3937),16));

        sext_ln48_9_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_22_reg_3942),16));

        sext_ln48_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cumulativeAngleTheta_V_1_reg_3791),16));

    tmp_10_fu_721_p3 <= minimizationFunction_V_9_fu_630_p2(15 downto 15);
    tmp_11_fu_729_p3 <= yCartesian_V_70_fu_593_p2(15 downto 15);
    tmp_12_fu_745_p3 <= yCartesian_V_71_fu_604_p2(15 downto 15);
    tmp_13_fu_753_p3 <= minimizationFunction_V_11_fu_635_p2(15 downto 15);
    tmp_14_fu_911_p3 <= minimizationFunction_V_14_fu_821_p2(15 downto 15);
    tmp_15_fu_919_p3 <= yCartesian_V_72_fu_788_p2(15 downto 15);
    tmp_16_fu_935_p3 <= yCartesian_V_73_fu_798_p2(15 downto 15);
    tmp_17_fu_943_p3 <= minimizationFunction_V_16_fu_826_p2(15 downto 15);
    tmp_18_fu_1098_p3 <= minimizationFunction_V_19_fu_1027_p2(15 downto 15);
    tmp_19_fu_1106_p3 <= yCartesian_V_74_fu_1005_p2(15 downto 15);
    tmp_1_fu_219_p3 <= minimizationFunction_V_fu_205_p2(15 downto 15);
    tmp_20_fu_1122_p3 <= yCartesian_V_75_fu_1010_p2(15 downto 15);
    tmp_21_fu_1130_p3 <= minimizationFunction_V_21_fu_1032_p2(15 downto 15);
    tmp_22_fu_1288_p3 <= minimizationFunction_V_24_fu_1249_p2(15 downto 15);
    tmp_23_fu_1296_p3 <= yCartesian_V_76_fu_1233_p2(15 downto 15);
    tmp_24_fu_1311_p3 <= yCartesian_V_77_fu_1238_p2(15 downto 15);
    tmp_25_fu_1319_p3 <= minimizationFunction_V_26_fu_1254_p2(15 downto 15);
    tmp_26_fu_1474_p3 <= minimizationFunction_V_29_fu_1383_p2(15 downto 15);
    tmp_27_fu_1482_p3 <= yCartesian_V_78_fu_1346_p2(15 downto 15);
    tmp_28_fu_1498_p3 <= yCartesian_V_79_fu_1357_p2(15 downto 15);
    tmp_29_fu_1506_p3 <= minimizationFunction_V_31_fu_1388_p2(15 downto 15);
    tmp_2_fu_333_p3 <= yCartesian_V_67_fu_235_p2(15 downto 15);
    tmp_30_fu_1664_p3 <= minimizationFunction_V_34_fu_1574_p2(15 downto 15);
    tmp_31_fu_1672_p3 <= yCartesian_V_80_fu_1541_p2(15 downto 15);
    tmp_32_fu_1688_p3 <= yCartesian_V_81_fu_1551_p2(15 downto 15);
    tmp_33_fu_1696_p3 <= minimizationFunction_V_36_fu_1579_p2(15 downto 15);
    tmp_34_fu_1852_p3 <= minimizationFunction_V_39_fu_1791_p2(15 downto 15);
    tmp_35_fu_1860_p3 <= yCartesian_V_82_fu_1775_p2(15 downto 15);
    tmp_36_fu_1876_p3 <= yCartesian_V_83_fu_1780_p2(15 downto 15);
    tmp_37_fu_1884_p3 <= minimizationFunction_V_41_fu_1796_p2(15 downto 15);
    tmp_38_fu_2067_p3 <= minimizationFunction_V_44_reg_4080(15 downto 15);
    tmp_39_fu_2074_p3 <= yCartesian_V_84_reg_4069(15 downto 15);
    tmp_3_fu_341_p3 <= minimizationFunction_V_1_fu_247_p2(15 downto 15);
    tmp_40_fu_2021_p3 <= yCartesian_V_85_fu_1922_p2(15 downto 15);
    tmp_41_fu_2029_p3 <= minimizationFunction_V_46_fu_1953_p2(15 downto 15);
    tmp_42_fu_2229_p3 <= minimizationFunction_V_49_fu_2134_p2(15 downto 15);
    tmp_43_fu_2237_p3 <= yCartesian_V_86_fu_2099_p2(15 downto 15);
    tmp_44_fu_2253_p3 <= yCartesian_V_87_fu_2110_p2(15 downto 15);
    tmp_45_fu_2261_p3 <= minimizationFunction_V_51_fu_2139_p2(15 downto 15);
    tmp_46_fu_2418_p3 <= minimizationFunction_V_54_fu_2357_p2(15 downto 15);
    tmp_47_fu_2426_p3 <= yCartesian_V_88_fu_2341_p2(15 downto 15);
    tmp_48_fu_2442_p3 <= yCartesian_V_89_fu_2346_p2(15 downto 15);
    tmp_49_fu_2450_p3 <= minimizationFunction_V_56_fu_2362_p2(15 downto 15);
    tmp_4_fu_357_p3 <= yCartesian_V_fu_261_p2(15 downto 15);
    tmp_50_fu_2638_p3 <= minimizationFunction_V_59_reg_4172(15 downto 15);
    tmp_51_fu_2645_p3 <= yCartesian_V_90_reg_4167(15 downto 15);
    tmp_52_fu_2605_p3 <= yCartesian_V_91_fu_2488_p2(15 downto 15);
    tmp_53_fu_2613_p3 <= minimizationFunction_V_61_fu_2519_p2(15 downto 15);
    tmp_54_fu_2734_p3 <= yCartesian_V_39_fu_2670_p2(15 downto 15);
    tmp_55_fu_2742_p3 <= minimizationFunction_V_63_fu_2675_p2(15 downto 15);
    tmp_56_fu_2757_p3 <= yCartesian_V_40_fu_2685_p2(15 downto 15);
    tmp_57_fu_2765_p3 <= minimizationFunction_V_63_fu_2675_p2(15 downto 15);
    tmp_5_fu_365_p3 <= minimizationFunction_V_2_fu_267_p2(15 downto 15);
    tmp_60_fu_2860_p3 <= yCartesian_V_42_fu_2794_p2(15 downto 15);
    tmp_61_fu_2868_p3 <= minimizationFunction_V_63_fu_2675_p2(15 downto 15);
    tmp_62_fu_2883_p3 <= yCartesian_V_43_fu_2806_p2(15 downto 15);
    tmp_63_fu_2891_p3 <= minimizationFunction_V_63_fu_2675_p2(15 downto 15);
    tmp_66_fu_2976_p3 <= yCartesian_V_45_fu_2918_p2(15 downto 15);
    tmp_67_fu_2984_p3 <= minimizationFunction_V_63_reg_4219(15 downto 15);
    tmp_68_fu_2998_p3 <= yCartesian_V_46_fu_2926_p2(15 downto 15);
    tmp_69_fu_3006_p3 <= minimizationFunction_V_63_reg_4219(15 downto 15);
    tmp_6_fu_535_p3 <= minimizationFunction_V_4_fu_496_p2(15 downto 15);
    tmp_72_fu_3119_p3 <= yCartesian_V_48_reg_4267(15 downto 15);
    tmp_73_fu_3126_p3 <= minimizationFunction_V_63_reg_4219_pp0_iter10_reg(15 downto 15);
    tmp_74_fu_3083_p3 <= yCartesian_V_49_fu_3045_p2(15 downto 15);
    tmp_75_fu_3091_p3 <= minimizationFunction_V_63_reg_4219(15 downto 15);
    tmp_78_fu_3214_p3 <= yCartesian_V_51_fu_3151_p2(15 downto 15);
    tmp_79_fu_3222_p3 <= minimizationFunction_V_63_reg_4219_pp0_iter10_reg(15 downto 15);
    tmp_7_fu_543_p3 <= yCartesian_V_68_fu_480_p2(15 downto 15);
    tmp_80_fu_3236_p3 <= yCartesian_V_52_fu_3161_p2(15 downto 15);
    tmp_81_fu_3244_p3 <= minimizationFunction_V_63_reg_4219_pp0_iter10_reg(15 downto 15);
    tmp_84_fu_3332_p3 <= yCartesian_V_54_reg_4311(15 downto 15);
    tmp_85_fu_3339_p3 <= minimizationFunction_V_63_reg_4219_pp0_iter11_reg(15 downto 15);
    tmp_86_fu_3353_p3 <= yCartesian_V_55_reg_4322(15 downto 15);
    tmp_87_fu_3360_p3 <= minimizationFunction_V_63_reg_4219_pp0_iter11_reg(15 downto 15);
    tmp_8_fu_558_p3 <= yCartesian_V_69_fu_485_p2(15 downto 15);
    tmp_9_fu_566_p3 <= minimizationFunction_V_6_fu_501_p2(15 downto 15);
    tmp_fu_211_p3 <= yCartesian(15 downto 15);
    xCartesian_V_10_fu_793_p2 <= std_logic_vector(unsigned(xCartesian_V_8_reg_3856) + unsigned(sext_ln1534_5_fu_780_p1));
    xCartesian_V_11_fu_880_p3 <= 
        xCartesian_V_9_fu_783_p2 when (select_ln33_8_reg_3872(0) = '1') else 
        xCartesian_V_10_fu_793_p2;
    xCartesian_V_12_fu_966_p2 <= std_logic_vector(unsigned(xCartesian_V_11_fu_880_p3) - unsigned(sext_ln1534_7_fu_907_p1));
    xCartesian_V_13_fu_972_p2 <= std_logic_vector(unsigned(xCartesian_V_11_fu_880_p3) + unsigned(sext_ln1534_7_fu_907_p1));
    xCartesian_V_14_fu_984_p3 <= 
        xCartesian_V_12_fu_966_p2 when (select_ln33_14_fu_959_p3(0) = '1') else 
        xCartesian_V_13_fu_972_p2;
    xCartesian_V_15_fu_1153_p2 <= std_logic_vector(unsigned(xCartesian_V_14_reg_3914) - unsigned(sext_ln1534_9_fu_1094_p1));
    xCartesian_V_16_fu_1158_p2 <= std_logic_vector(unsigned(xCartesian_V_14_reg_3914) + unsigned(sext_ln1534_9_fu_1094_p1));
    xCartesian_V_17_fu_1212_p3 <= 
        xCartesian_V_15_fu_1153_p2 when (select_ln33_20_fu_1146_p3(0) = '1') else 
        xCartesian_V_16_fu_1158_p2;
    xCartesian_V_18_fu_1341_p2 <= std_logic_vector(unsigned(xCartesian_V_17_reg_3964) - unsigned(sext_ln1534_11_fu_1284_p1));
    xCartesian_V_19_fu_1352_p2 <= std_logic_vector(unsigned(xCartesian_V_17_reg_3964) + unsigned(sext_ln1534_11_fu_1284_p1));
    xCartesian_V_20_fu_1446_p3 <= 
        xCartesian_V_18_fu_1341_p2 when (select_ln33_26_fu_1334_p3(0) = '1') else 
        xCartesian_V_19_fu_1352_p2;
    xCartesian_V_21_fu_1536_p2 <= std_logic_vector(unsigned(xCartesian_V_20_reg_3987) - unsigned(sext_ln1534_13_fu_1533_p1));
    xCartesian_V_22_fu_1546_p2 <= std_logic_vector(unsigned(xCartesian_V_20_reg_3987) + unsigned(sext_ln1534_13_fu_1533_p1));
    xCartesian_V_23_fu_1633_p3 <= 
        xCartesian_V_21_fu_1536_p2 when (select_ln33_32_reg_4003(0) = '1') else 
        xCartesian_V_22_fu_1546_p2;
    xCartesian_V_24_fu_1719_p2 <= std_logic_vector(unsigned(xCartesian_V_23_fu_1633_p3) - unsigned(sext_ln1534_15_fu_1660_p1));
    xCartesian_V_25_fu_1725_p2 <= std_logic_vector(unsigned(xCartesian_V_23_fu_1633_p3) + unsigned(sext_ln1534_15_fu_1660_p1));
    xCartesian_V_26_fu_1754_p3 <= 
        xCartesian_V_24_fu_1719_p2 when (select_ln33_38_fu_1712_p3(0) = '1') else 
        xCartesian_V_25_fu_1725_p2;
    xCartesian_V_27_fu_1906_p2 <= std_logic_vector(unsigned(xCartesian_V_26_reg_4052) - unsigned(sext_ln1534_17_fu_1848_p1));
    xCartesian_V_28_fu_1917_p2 <= std_logic_vector(unsigned(xCartesian_V_26_reg_4052) + unsigned(sext_ln1534_17_fu_1848_p1));
    xCartesian_V_29_fu_2003_p3 <= 
        xCartesian_V_27_fu_1906_p2 when (select_ln33_44_fu_1899_p3(0) = '1') else 
        xCartesian_V_28_fu_1917_p2;
    xCartesian_V_2_fu_301_p3 <= 
        xCartesian_V_fu_241_p2 when (select_ln55_fu_227_p3(0) = '1') else 
        yCartesian_V_67_fu_235_p2;
    xCartesian_V_30_fu_2094_p2 <= std_logic_vector(unsigned(xCartesian_V_29_reg_4096) - unsigned(sext_ln1534_19_fu_2063_p1));
    xCartesian_V_31_fu_2105_p2 <= std_logic_vector(unsigned(xCartesian_V_29_reg_4096) + unsigned(sext_ln1534_19_fu_2063_p1));
    xCartesian_V_32_fu_2197_p3 <= 
        xCartesian_V_30_fu_2094_p2 when (select_ln33_50_fu_2088_p3(0) = '1') else 
        xCartesian_V_31_fu_2105_p2;
    xCartesian_V_33_fu_2285_p2 <= std_logic_vector(unsigned(xCartesian_V_32_fu_2197_p3) - unsigned(sext_ln1534_21_fu_2225_p1));
    xCartesian_V_34_fu_2291_p2 <= std_logic_vector(unsigned(xCartesian_V_32_fu_2197_p3) + unsigned(sext_ln1534_21_fu_2225_p1));
    xCartesian_V_35_fu_2320_p3 <= 
        xCartesian_V_33_fu_2285_p2 when (select_ln33_56_fu_2277_p3(0) = '1') else 
        xCartesian_V_34_fu_2291_p2;
    xCartesian_V_36_fu_2472_p2 <= std_logic_vector(unsigned(xCartesian_V_35_reg_4151) - unsigned(sext_ln1534_23_fu_2414_p1));
    xCartesian_V_37_fu_2483_p2 <= std_logic_vector(unsigned(xCartesian_V_35_reg_4151) + unsigned(sext_ln1534_23_fu_2414_p1));
    xCartesian_V_38_fu_2577_p3 <= 
        xCartesian_V_36_fu_2472_p2 when (select_ln33_62_fu_2465_p3(0) = '1') else 
        xCartesian_V_37_fu_2483_p2;
    xCartesian_V_39_fu_2665_p2 <= std_logic_vector(unsigned(xCartesian_V_38_reg_4193) - unsigned(sext_ln1534_25_fu_2635_p1));
    xCartesian_V_3_fu_389_p2 <= std_logic_vector(unsigned(xCartesian_V_2_fu_301_p3) - unsigned(sext_ln1534_1_fu_329_p1));
    xCartesian_V_40_fu_2680_p2 <= std_logic_vector(unsigned(xCartesian_V_38_reg_4193) + unsigned(sext_ln1534_25_fu_2635_p1));
    xCartesian_V_41_fu_2698_p3 <= 
        xCartesian_V_39_fu_2665_p2 when (select_ln33_68_fu_2659_p3(0) = '1') else 
        xCartesian_V_40_fu_2680_p2;
    xCartesian_V_42_fu_2788_p2 <= std_logic_vector(unsigned(xCartesian_V_41_fu_2698_p3) - unsigned(sext_ln1534_27_fu_2730_p1));
    xCartesian_V_43_fu_2800_p2 <= std_logic_vector(unsigned(xCartesian_V_41_fu_2698_p3) + unsigned(sext_ln1534_27_fu_2730_p1));
    xCartesian_V_44_fu_2820_p3 <= 
        xCartesian_V_42_fu_2788_p2 when (select_ln1696_29_fu_2780_p3(0) = '1') else 
        xCartesian_V_43_fu_2800_p2;
    xCartesian_V_45_fu_2914_p2 <= std_logic_vector(unsigned(xCartesian_V_44_reg_4237) - unsigned(select_ln1534_1_reg_4249));
    xCartesian_V_46_fu_2922_p2 <= std_logic_vector(unsigned(xCartesian_V_44_reg_4237) + unsigned(select_ln1534_1_reg_4249));
    xCartesian_V_47_fu_2937_p3 <= 
        xCartesian_V_45_fu_2914_p2 when (select_ln1696_32_reg_4255(0) = '1') else 
        xCartesian_V_46_fu_2922_p2;
    xCartesian_V_48_fu_3027_p2 <= std_logic_vector(unsigned(xCartesian_V_47_fu_2937_p3) - unsigned(select_ln1534_3_fu_2968_p3));
    xCartesian_V_49_fu_3039_p2 <= std_logic_vector(unsigned(xCartesian_V_47_fu_2937_p3) + unsigned(select_ln1534_3_fu_2968_p3));
    xCartesian_V_4_fu_395_p2 <= std_logic_vector(unsigned(xCartesian_V_2_fu_301_p3) + unsigned(sext_ln1534_1_fu_329_p1));
    xCartesian_V_50_fu_3059_p3 <= 
        xCartesian_V_48_fu_3027_p2 when (select_ln1696_35_fu_3020_p3(0) = '1') else 
        xCartesian_V_49_fu_3039_p2;
    xCartesian_V_51_fu_3146_p2 <= std_logic_vector(unsigned(xCartesian_V_50_reg_4278) - unsigned(select_ln1534_5_fu_3112_p3));
    xCartesian_V_52_fu_3156_p2 <= std_logic_vector(unsigned(xCartesian_V_50_reg_4278) + unsigned(select_ln1534_5_fu_3112_p3));
    xCartesian_V_53_fu_3174_p3 <= 
        xCartesian_V_51_fu_3146_p2 when (select_ln1696_38_fu_3140_p3(0) = '1') else 
        xCartesian_V_52_fu_3156_p2;
    xCartesian_V_54_fu_3266_p2 <= std_logic_vector(unsigned(xCartesian_V_53_fu_3174_p3) - unsigned(select_ln1534_7_fu_3206_p3));
    xCartesian_V_55_fu_3278_p2 <= std_logic_vector(unsigned(xCartesian_V_53_fu_3174_p3) + unsigned(select_ln1534_7_fu_3206_p3));
    xCartesian_V_56_fu_3295_p3 <= 
        xCartesian_V_54_reg_4306 when (select_ln1696_41_reg_4299(0) = '1') else 
        xCartesian_V_55_reg_4317;
    xCartesian_V_57_fu_3381_p2 <= std_logic_vector(unsigned(xCartesian_V_56_fu_3295_p3) + unsigned(select_ln1534_9_fu_3324_p3));
    xCartesian_V_58_fu_3393_p2 <= std_logic_vector(unsigned(xCartesian_V_56_fu_3295_p3) - unsigned(select_ln1534_9_fu_3324_p3));
    xCartesian_V_59_fu_3413_p3 <= 
        xCartesian_V_58_fu_3393_p2 when (select_ln1696_44_fu_3374_p3(0) = '1') else 
        xCartesian_V_57_fu_3381_p2;
    xCartesian_V_5_fu_459_p3 <= 
        xCartesian_V_3_fu_389_p2 when (select_ln1696_fu_381_p3(0) = '1') else 
        xCartesian_V_4_fu_395_p2;
    xCartesian_V_60_fu_3435_p2 <= std_logic_vector(unsigned(xCartesian_V_59_fu_3413_p3) - unsigned(sext_ln1534_28_fu_3431_p1));
    xCartesian_V_61_fu_3484_p2 <= std_logic_vector(unsigned(xCartesian_V_60_reg_4328) + unsigned(sext_ln1534_30_fu_3481_p1));
    xCartesian_V_62_fu_3511_p2 <= std_logic_vector(unsigned(xCartesian_V_61_fu_3484_p2) - unsigned(sext_ln1534_32_fu_3507_p1));
    xCartesian_V_63_fu_3551_p2 <= std_logic_vector(unsigned(xCartesian_V_62_fu_3511_p2) + unsigned(sext_ln1534_34_fu_3547_p1));
    xCartesian_V_64_fu_3592_p2 <= std_logic_vector(unsigned(xCartesian_V_63_reg_4348) + unsigned(select_ln1534_10_fu_3584_p3));
    xCartesian_V_65_fu_3633_p2 <= std_logic_vector(unsigned(xCartesian_V_64_fu_3592_p2) + unsigned(select_ln1534_12_fu_3625_p3));
    xCartesian_V_6_fu_588_p2 <= std_logic_vector(unsigned(xCartesian_V_5_reg_3833) - unsigned(sext_ln1534_3_fu_531_p1));
    xCartesian_V_7_fu_599_p2 <= std_logic_vector(unsigned(xCartesian_V_5_reg_3833) + unsigned(sext_ln1534_3_fu_531_p1));
    xCartesian_V_8_fu_693_p3 <= 
        xCartesian_V_6_fu_588_p2 when (select_ln33_2_fu_581_p3(0) = '1') else 
        xCartesian_V_7_fu_599_p2;
    xCartesian_V_9_fu_783_p2 <= std_logic_vector(unsigned(xCartesian_V_8_reg_3856) - unsigned(sext_ln1534_5_fu_780_p1));
    xCartesian_V_fu_241_p2 <= std_logic_vector(unsigned(xCartesian) - unsigned(yCartesian));
    xor_ln1696_10_fu_2309_p2 <= (select_ln33_56_fu_2277_p3 xor ap_const_lv1_1);
    xor_ln1696_11_fu_2524_p2 <= (select_ln33_62_fu_2465_p3 xor ap_const_lv1_1);
    xor_ln1696_1_fu_640_p2 <= (select_ln33_2_fu_581_p3 xor ap_const_lv1_1);
    xor_ln1696_2_fu_831_p2 <= (select_ln33_8_reg_3872 xor ap_const_lv1_1);
    xor_ln1696_3_fu_1037_p2 <= (select_ln33_14_reg_3898 xor ap_const_lv1_1);
    xor_ln1696_4_fu_1175_p2 <= (select_ln33_20_fu_1146_p3 xor ap_const_lv1_1);
    xor_ln1696_5_fu_1393_p2 <= (select_ln33_26_fu_1334_p3 xor ap_const_lv1_1);
    xor_ln1696_6_fu_1584_p2 <= (select_ln33_32_reg_4003 xor ap_const_lv1_1);
    xor_ln1696_7_fu_1743_p2 <= (select_ln33_38_fu_1712_p3 xor ap_const_lv1_1);
    xor_ln1696_8_fu_1958_p2 <= (select_ln33_44_fu_1899_p3 xor ap_const_lv1_1);
    xor_ln1696_9_fu_2144_p2 <= (select_ln33_50_fu_2088_p3 xor ap_const_lv1_1);
    xor_ln1696_fu_413_p2 <= (select_ln1696_fu_381_p3 xor ap_const_lv1_1);
    xor_ln33_fu_431_p0 <= (0=>cordicMode, others=>'-');
    xor_ln33_fu_431_p2 <= (xor_ln33_fu_431_p0 xor ap_const_lv1_1);
    yCartesian_V_2_fu_293_p3 <= 
        yCartesian_V_67_fu_235_p2 when (select_ln55_fu_227_p3(0) = '1') else 
        yCartesian_V_fu_261_p2;
    yCartesian_V_39_fu_2670_p2 <= std_logic_vector(unsigned(minimizationFunction_V_75_reg_4187) + unsigned(sext_ln1534_24_fu_2632_p1));
    yCartesian_V_40_fu_2685_p2 <= std_logic_vector(unsigned(minimizationFunction_V_75_reg_4187) - unsigned(sext_ln1534_24_fu_2632_p1));
    yCartesian_V_41_fu_2690_p3 <= 
        yCartesian_V_39_fu_2670_p2 when (select_ln33_68_fu_2659_p3(0) = '1') else 
        yCartesian_V_40_fu_2685_p2;
    yCartesian_V_42_fu_2794_p2 <= std_logic_vector(unsigned(yCartesian_V_41_fu_2690_p3) + unsigned(sext_ln1534_26_fu_2716_p1));
    yCartesian_V_43_fu_2806_p2 <= std_logic_vector(unsigned(yCartesian_V_41_fu_2690_p3) - unsigned(sext_ln1534_26_fu_2716_p1));
    yCartesian_V_44_fu_2812_p3 <= 
        yCartesian_V_42_fu_2794_p2 when (select_ln1696_29_fu_2780_p3(0) = '1') else 
        yCartesian_V_43_fu_2806_p2;
    yCartesian_V_45_fu_2918_p2 <= std_logic_vector(unsigned(yCartesian_V_44_reg_4231) + unsigned(select_ln1534_reg_4243));
    yCartesian_V_46_fu_2926_p2 <= std_logic_vector(unsigned(yCartesian_V_44_reg_4231) - unsigned(select_ln1534_reg_4243));
    yCartesian_V_47_fu_2930_p3 <= 
        yCartesian_V_45_fu_2918_p2 when (select_ln1696_32_reg_4255(0) = '1') else 
        yCartesian_V_46_fu_2926_p2;
    yCartesian_V_48_fu_3033_p2 <= std_logic_vector(unsigned(yCartesian_V_47_fu_2930_p3) + unsigned(select_ln1534_2_fu_2952_p3));
    yCartesian_V_49_fu_3045_p2 <= std_logic_vector(unsigned(yCartesian_V_47_fu_2930_p3) - unsigned(select_ln1534_2_fu_2952_p3));
    yCartesian_V_50_fu_3051_p3 <= 
        yCartesian_V_48_fu_3033_p2 when (select_ln1696_35_fu_3020_p3(0) = '1') else 
        yCartesian_V_49_fu_3045_p2;
    yCartesian_V_51_fu_3151_p2 <= std_logic_vector(unsigned(yCartesian_V_50_reg_4272) + unsigned(select_ln1534_4_fu_3105_p3));
    yCartesian_V_52_fu_3161_p2 <= std_logic_vector(unsigned(yCartesian_V_50_reg_4272) - unsigned(select_ln1534_4_fu_3105_p3));
    yCartesian_V_53_fu_3166_p3 <= 
        yCartesian_V_51_fu_3151_p2 when (select_ln1696_38_fu_3140_p3(0) = '1') else 
        yCartesian_V_52_fu_3161_p2;
    yCartesian_V_54_fu_3272_p2 <= std_logic_vector(unsigned(yCartesian_V_53_fu_3166_p3) + unsigned(select_ln1534_6_fu_3190_p3));
    yCartesian_V_55_fu_3284_p2 <= std_logic_vector(unsigned(yCartesian_V_53_fu_3166_p3) - unsigned(select_ln1534_6_fu_3190_p3));
    yCartesian_V_56_fu_3290_p3 <= 
        yCartesian_V_54_reg_4311 when (select_ln1696_41_reg_4299(0) = '1') else 
        yCartesian_V_55_reg_4322;
    yCartesian_V_57_fu_3387_p2 <= std_logic_vector(unsigned(yCartesian_V_56_fu_3290_p3) - unsigned(select_ln1534_8_fu_3308_p3));
    yCartesian_V_58_fu_3399_p2 <= std_logic_vector(unsigned(yCartesian_V_56_fu_3290_p3) + unsigned(select_ln1534_8_fu_3308_p3));
    yCartesian_V_59_fu_3405_p3 <= 
        yCartesian_V_58_fu_3399_p2 when (select_ln1696_44_fu_3374_p3(0) = '1') else 
        yCartesian_V_57_fu_3387_p2;
    yCartesian_V_60_fu_3455_p2 <= std_logic_vector(unsigned(yCartesian_V_59_fu_3405_p3) - unsigned(sext_ln1534_29_fu_3451_p1));
    yCartesian_V_61_fu_3492_p2 <= std_logic_vector(unsigned(yCartesian_V_60_reg_4333) + unsigned(sext_ln1534_31_fu_3489_p1));
    yCartesian_V_62_fu_3531_p2 <= std_logic_vector(unsigned(yCartesian_V_61_fu_3492_p2) - unsigned(sext_ln1534_33_fu_3527_p1));
    yCartesian_V_63_fu_3571_p2 <= std_logic_vector(unsigned(yCartesian_V_62_fu_3531_p2) + unsigned(sext_ln1534_35_fu_3567_p1));
    yCartesian_V_64_fu_3612_p2 <= std_logic_vector(unsigned(yCartesian_V_63_reg_4354) + unsigned(select_ln1534_11_fu_3604_p3));
    yCartesian_V_65_fu_3655_p2 <= std_logic_vector(unsigned(yCartesian_V_64_fu_3612_p2) + unsigned(select_ln1534_13_fu_3647_p3));
    yCartesian_V_67_fu_235_p2 <= std_logic_vector(unsigned(yCartesian) + unsigned(xCartesian));
    yCartesian_V_68_fu_480_p2 <= std_logic_vector(unsigned(yCartesian_V_2_reg_3774) + unsigned(sext_ln1534_fu_477_p1));
    yCartesian_V_69_fu_485_p2 <= std_logic_vector(unsigned(yCartesian_V_2_reg_3774) - unsigned(sext_ln1534_fu_477_p1));
    yCartesian_V_70_fu_593_p2 <= std_logic_vector(unsigned(minimizationFunction_V_64_fu_511_p3) + unsigned(sext_ln1534_2_fu_518_p1));
    yCartesian_V_71_fu_604_p2 <= std_logic_vector(unsigned(minimizationFunction_V_64_fu_511_p3) - unsigned(sext_ln1534_2_fu_518_p1));
    yCartesian_V_72_fu_788_p2 <= std_logic_vector(unsigned(minimizationFunction_V_65_reg_3850) + unsigned(sext_ln1534_4_fu_777_p1));
    yCartesian_V_73_fu_798_p2 <= std_logic_vector(unsigned(minimizationFunction_V_65_reg_3850) - unsigned(sext_ln1534_4_fu_777_p1));
    yCartesian_V_74_fu_1005_p2 <= std_logic_vector(unsigned(minimizationFunction_V_66_reg_3887) + unsigned(sext_ln1534_6_fu_1002_p1));
    yCartesian_V_75_fu_1010_p2 <= std_logic_vector(unsigned(minimizationFunction_V_66_reg_3887) - unsigned(sext_ln1534_6_fu_1002_p1));
    yCartesian_V_76_fu_1233_p2 <= std_logic_vector(unsigned(minimizationFunction_V_67_reg_3925) + unsigned(sext_ln1534_8_fu_1230_p1));
    yCartesian_V_77_fu_1238_p2 <= std_logic_vector(unsigned(minimizationFunction_V_67_reg_3925) - unsigned(sext_ln1534_8_fu_1230_p1));
    yCartesian_V_78_fu_1346_p2 <= std_logic_vector(unsigned(minimizationFunction_V_68_fu_1264_p3) + unsigned(sext_ln1534_10_fu_1271_p1));
    yCartesian_V_79_fu_1357_p2 <= std_logic_vector(unsigned(minimizationFunction_V_68_fu_1264_p3) - unsigned(sext_ln1534_10_fu_1271_p1));
    yCartesian_V_80_fu_1541_p2 <= std_logic_vector(unsigned(minimizationFunction_V_69_reg_3981) + unsigned(sext_ln1534_12_fu_1530_p1));
    yCartesian_V_81_fu_1551_p2 <= std_logic_vector(unsigned(minimizationFunction_V_69_reg_3981) - unsigned(sext_ln1534_12_fu_1530_p1));
    yCartesian_V_82_fu_1775_p2 <= std_logic_vector(unsigned(minimizationFunction_V_70_reg_4013) + unsigned(sext_ln1534_14_fu_1772_p1));
    yCartesian_V_83_fu_1780_p2 <= std_logic_vector(unsigned(minimizationFunction_V_70_reg_4013) - unsigned(sext_ln1534_14_fu_1772_p1));
    yCartesian_V_84_fu_1911_p2 <= std_logic_vector(unsigned(minimizationFunction_V_71_fu_1828_p3) + unsigned(sext_ln1534_16_fu_1835_p1));
    yCartesian_V_85_fu_1922_p2 <= std_logic_vector(unsigned(minimizationFunction_V_71_fu_1828_p3) - unsigned(sext_ln1534_16_fu_1835_p1));
    yCartesian_V_86_fu_2099_p2 <= std_logic_vector(unsigned(minimizationFunction_V_72_fu_2045_p3) + unsigned(sext_ln1534_18_fu_2050_p1));
    yCartesian_V_87_fu_2110_p2 <= std_logic_vector(unsigned(minimizationFunction_V_72_fu_2045_p3) - unsigned(sext_ln1534_18_fu_2050_p1));
    yCartesian_V_88_fu_2341_p2 <= std_logic_vector(unsigned(minimizationFunction_V_73_reg_4112) + unsigned(sext_ln1534_20_fu_2338_p1));
    yCartesian_V_89_fu_2346_p2 <= std_logic_vector(unsigned(minimizationFunction_V_73_reg_4112) - unsigned(sext_ln1534_20_fu_2338_p1));
    yCartesian_V_90_fu_2477_p2 <= std_logic_vector(unsigned(minimizationFunction_V_74_fu_2394_p3) + unsigned(sext_ln1534_22_fu_2401_p1));
    yCartesian_V_91_fu_2488_p2 <= std_logic_vector(unsigned(minimizationFunction_V_74_fu_2394_p3) - unsigned(sext_ln1534_22_fu_2401_p1));
    yCartesian_V_fu_261_p2 <= std_logic_vector(unsigned(yCartesian) - unsigned(xCartesian));
end behav;
