\hypertarget{group___r_c_c___l_l___e_f___l_s_e}{}\doxysection{LSE}
\label{group___r_c_c___l_l___e_f___l_s_e}\index{LSE@{LSE}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_ga936246430a6af1b5655b1b7c9173c36a}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable}} (void)
\begin{DoxyCompactList}\small\item\em Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_ga2d7d65f46d5f2a53e20aee053a20e432}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable}} (void)
\begin{DoxyCompactList}\small\item\em Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_ga6549e6703b0b96fc154f7b014961f890}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+Bypass}} (void)
\begin{DoxyCompactList}\small\item\em Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+Bypass. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_gae6dd89879b0a57f02d7fea00ed894844}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+Bypass}} (void)
\begin{DoxyCompactList}\small\item\em Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+Bypass. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_gaf7fa11426f1ecc40dfbe1b2b7b253876}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Set\+Drive\+Capability}} (uint32\+\_\+t LSEDrive)
\begin{DoxyCompactList}\small\item\em Set LSE oscillator drive capability. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_ga88c81420b7f4d8f799aeee46785511df}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Get\+Drive\+Capability}} (void)
\begin{DoxyCompactList}\small\item\em Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Get\+Drive\+Capability. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_gaf9fd67e99fb33e348169a8a79862e9ef}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+CSS}} (void)
\begin{DoxyCompactList}\small\item\em Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+CSS. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_ga7a021c25347c18d772f9d2643897578b}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+CSS}} (void)
\begin{DoxyCompactList}\small\item\em Disable Clock security system on LSE. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_gae7753068082fb56a76c8dd718d8ab7c1}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+Ready}} (void)
\begin{DoxyCompactList}\small\item\em Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+Ready. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___l_l___e_f___l_s_e_gaffd858ce9856a68d2d893cf75f37745f}{LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+CSSDetected}} (void)
\begin{DoxyCompactList}\small\item\em Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+CSSDetected. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_ga2d7d65f46d5f2a53e20aee053a20e432}\label{group___r_c_c___l_l___e_f___l_s_e_ga2d7d65f46d5f2a53e20aee053a20e432}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_Disable@{LL\_RCC\_LSE\_Disable}}
\index{LL\_RCC\_LSE\_Disable@{LL\_RCC\_LSE\_Disable}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_Disable()}{LL\_RCC\_LSE\_Disable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_gae6dd89879b0a57f02d7fea00ed894844}\label{group___r_c_c___l_l___e_f___l_s_e_gae6dd89879b0a57f02d7fea00ed894844}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_DisableBypass@{LL\_RCC\_LSE\_DisableBypass}}
\index{LL\_RCC\_LSE\_DisableBypass@{LL\_RCC\_LSE\_DisableBypass}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_DisableBypass()}{LL\_RCC\_LSE\_DisableBypass()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+Bypass (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+Bypass. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_ga7a021c25347c18d772f9d2643897578b}\label{group___r_c_c___l_l___e_f___l_s_e_ga7a021c25347c18d772f9d2643897578b}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_DisableCSS@{LL\_RCC\_LSE\_DisableCSS}}
\index{LL\_RCC\_LSE\_DisableCSS@{LL\_RCC\_LSE\_DisableCSS}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_DisableCSS()}{LL\_RCC\_LSE\_DisableCSS()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+CSS (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Disable Clock security system on LSE. 

\begin{DoxyNote}{Note}
Clock security system can be disabled only after a LSE failure detection. In that case it MUST be disabled by software. @rmtoll BDCR LSECSSON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Disable\+CSS 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_ga936246430a6af1b5655b1b7c9173c36a}\label{group___r_c_c___l_l___e_f___l_s_e_ga936246430a6af1b5655b1b7c9173c36a}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_Enable@{LL\_RCC\_LSE\_Enable}}
\index{LL\_RCC\_LSE\_Enable@{LL\_RCC\_LSE\_Enable}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_Enable()}{LL\_RCC\_LSE\_Enable()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_ga6549e6703b0b96fc154f7b014961f890}\label{group___r_c_c___l_l___e_f___l_s_e_ga6549e6703b0b96fc154f7b014961f890}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_EnableBypass@{LL\_RCC\_LSE\_EnableBypass}}
\index{LL\_RCC\_LSE\_EnableBypass@{LL\_RCC\_LSE\_EnableBypass}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_EnableBypass()}{LL\_RCC\_LSE\_EnableBypass()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+Bypass (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+Bypass. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_gaf9fd67e99fb33e348169a8a79862e9ef}\label{group___r_c_c___l_l___e_f___l_s_e_gaf9fd67e99fb33e348169a8a79862e9ef}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_EnableCSS@{LL\_RCC\_LSE\_EnableCSS}}
\index{LL\_RCC\_LSE\_EnableCSS@{LL\_RCC\_LSE\_EnableCSS}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_EnableCSS()}{LL\_RCC\_LSE\_EnableCSS()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+CSS (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Enable\+CSS. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_ga88c81420b7f4d8f799aeee46785511df}\label{group___r_c_c___l_l___e_f___l_s_e_ga88c81420b7f4d8f799aeee46785511df}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_GetDriveCapability@{LL\_RCC\_LSE\_GetDriveCapability}}
\index{LL\_RCC\_LSE\_GetDriveCapability@{LL\_RCC\_LSE\_GetDriveCapability}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_GetDriveCapability()}{LL\_RCC\_LSE\_GetDriveCapability()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Get\+Drive\+Capability (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Get\+Drive\+Capability. 


\begin{DoxyRetVals}{Return values}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga899d3b948284672b8253b9963538584d}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_gac0273a3571c9c7475ebd97e332a193f6}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga404fe7bab9c93e3547237f39c27c29f7}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga6cfd0ec70ed5626e428da0d2ed793e5c}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_gaffd858ce9856a68d2d893cf75f37745f}\label{group___r_c_c___l_l___e_f___l_s_e_gaffd858ce9856a68d2d893cf75f37745f}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_IsCSSDetected@{LL\_RCC\_LSE\_IsCSSDetected}}
\index{LL\_RCC\_LSE\_IsCSSDetected@{LL\_RCC\_LSE\_IsCSSDetected}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_IsCSSDetected()}{LL\_RCC\_LSE\_IsCSSDetected()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+CSSDetected (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+CSSDetected. 


\begin{DoxyRetVals}{Return values}
{\em State} & of bit (1 or 0). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_gae7753068082fb56a76c8dd718d8ab7c1}\label{group___r_c_c___l_l___e_f___l_s_e_gae7753068082fb56a76c8dd718d8ab7c1}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_IsReady@{LL\_RCC\_LSE\_IsReady}}
\index{LL\_RCC\_LSE\_IsReady@{LL\_RCC\_LSE\_IsReady}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_IsReady()}{LL\_RCC\_LSE\_IsReady()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+Ready (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Is\+Ready. 


\begin{DoxyRetVals}{Return values}
{\em State} & of bit (1 or 0). \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___l_l___e_f___l_s_e_gaf7fa11426f1ecc40dfbe1b2b7b253876}\label{group___r_c_c___l_l___e_f___l_s_e_gaf7fa11426f1ecc40dfbe1b2b7b253876}} 
\index{LSE@{LSE}!LL\_RCC\_LSE\_SetDriveCapability@{LL\_RCC\_LSE\_SetDriveCapability}}
\index{LL\_RCC\_LSE\_SetDriveCapability@{LL\_RCC\_LSE\_SetDriveCapability}!LSE@{LSE}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_LSE\_SetDriveCapability()}{LL\_RCC\_LSE\_SetDriveCapability()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE void LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Set\+Drive\+Capability (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{LSEDrive }\end{DoxyParamCaption})}



Set LSE oscillator drive capability. 

\begin{DoxyNote}{Note}
The oscillator is in Xtal mode when it is not in bypass mode. @rmtoll BDCR LSEDRV LL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+Set\+Drive\+Capability 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em LSEDrive} & This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga899d3b948284672b8253b9963538584d}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_gac0273a3571c9c7475ebd97e332a193f6}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga404fe7bab9c93e3547237f39c27c29f7}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}} \item \mbox{\hyperlink{group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e_ga6cfd0ec70ed5626e428da0d2ed793e5c}{LL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
