# Timer0
Timer0 Module in VHDL

![Basys3](https://www.xilinx.com/content/dam/xilinx/imgs/prime/Basys3-Xilinx-1000x755.jpg)
