// Seed: 137494021
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
  tri1 id_3;
  assign module_1.type_1 = 0;
  assign id_4 = 1;
  module_2 modCall_1 ();
  assign id_3 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  wand id_3 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2;
  reg  id_1;
  reg  id_2;
  wire id_3;
  localparam id_4 = -1;
  assign id_1 = id_4;
  wire id_5;
  assign module_0.id_4 = 0;
  wire id_6;
  tri0 id_7;
  id_8(
      .id_0(-1), .id_1(id_3)
  );
  int id_9;
  initial
    @(1 or -1'h0) begin : LABEL_0
      if (id_2) @* id_1 <= id_9.id_2;
      else id_2 <= ~id_7;
    end
endmodule
