
stm32g071rbt6_oled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002928  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080029e4  080029e4  000129e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a3c  08002a3c  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002a3c  08002a3c  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a3c  08002a3c  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a3c  08002a3c  00012a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a40  08002a40  00012a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002a44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000474  20000018  08002a5c  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  08002a5c  0002048c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001222a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d4  00000000  00000000  0003226a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000980  00000000  00000000  00034b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000848  00000000  00000000  000354c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019b4b  00000000  00000000  00035d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011884  00000000  00000000  0004f853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000946ed  00000000  00000000  000610d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f57c4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f0c  00000000  00000000  000f5818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000018 	.word	0x20000018
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080029cc 	.word	0x080029cc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000001c 	.word	0x2000001c
 8000100:	080029cc 	.word	0x080029cc

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <apInit>:




void apInit(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  gpio_PinMode(_DEF_LED1, _DEF_OUTPUT_PULLUP);
 8000220:	2104      	movs	r1, #4
 8000222:	2000      	movs	r0, #0
 8000224:	f000 f940 	bl	80004a8 <gpio_PinMode>
}
 8000228:	46c0      	nop			; (mov r8, r8)
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}

0800022e <apMain>:


void apMain(void)
{
 800022e:	b580      	push	{r7, lr}
 8000230:	af00      	add	r7, sp, #0
  ssd1312_Clear();
 8000232:	f000 fb2c 	bl	800088e <ssd1312_Clear>
  // ssd1312_DisplayOFF();
  // delay_ms(100);

   */

    ssd1312_DrawFillPage(0.0001);
 8000236:	2000      	movs	r0, #0
 8000238:	f000 fbe6 	bl	8000a08 <ssd1312_DrawFillPage>
 800023c:	e7fb      	b.n	8000236 <apMain+0x8>
	...

08000240 <bspInit>:


void SystemClock_Config(void);

void bspInit(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
    HAL_Init();
 8000246:	f000 fc19 	bl	8000a7c <HAL_Init>
    SystemClock_Config();
 800024a:	f000 f81f 	bl	800028c <SystemClock_Config>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <bspInit+0x30>)
 8000250:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000252:	4b07      	ldr	r3, [pc, #28]	; (8000270 <bspInit+0x30>)
 8000254:	2101      	movs	r1, #1
 8000256:	430a      	orrs	r2, r1
 8000258:	635a      	str	r2, [r3, #52]	; 0x34
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <bspInit+0x30>)
 800025c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800025e:	2201      	movs	r2, #1
 8000260:	4013      	ands	r3, r2
 8000262:	607b      	str	r3, [r7, #4]
 8000264:	687b      	ldr	r3, [r7, #4]
}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	46bd      	mov	sp, r7
 800026a:	b002      	add	sp, #8
 800026c:	bd80      	pop	{r7, pc}
 800026e:	46c0      	nop			; (mov r8, r8)
 8000270:	40021000 	.word	0x40021000

08000274 <delay_ms>:


void delay_ms(uint32_t ms)
{
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	0018      	movs	r0, r3
 8000280:	f000 fc82 	bl	8000b88 <HAL_Delay>
}
 8000284:	46c0      	nop			; (mov r8, r8)
 8000286:	46bd      	mov	sp, r7
 8000288:	b002      	add	sp, #8
 800028a:	bd80      	pop	{r7, pc}

0800028c <SystemClock_Config>:




void SystemClock_Config(void)
{
 800028c:	b590      	push	{r4, r7, lr}
 800028e:	b093      	sub	sp, #76	; 0x4c
 8000290:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000292:	2410      	movs	r4, #16
 8000294:	193b      	adds	r3, r7, r4
 8000296:	0018      	movs	r0, r3
 8000298:	2338      	movs	r3, #56	; 0x38
 800029a:	001a      	movs	r2, r3
 800029c:	2100      	movs	r1, #0
 800029e:	f002 fb8d 	bl	80029bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002a2:	003b      	movs	r3, r7
 80002a4:	0018      	movs	r0, r3
 80002a6:	2310      	movs	r3, #16
 80002a8:	001a      	movs	r2, r3
 80002aa:	2100      	movs	r1, #0
 80002ac:	f002 fb86 	bl	80029bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002b0:	2380      	movs	r3, #128	; 0x80
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	0018      	movs	r0, r3
 80002b6:	f001 fcb5 	bl	8001c24 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ba:	193b      	adds	r3, r7, r4
 80002bc:	2202      	movs	r2, #2
 80002be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c0:	193b      	adds	r3, r7, r4
 80002c2:	2280      	movs	r2, #128	; 0x80
 80002c4:	0052      	lsls	r2, r2, #1
 80002c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002c8:	0021      	movs	r1, r4
 80002ca:	187b      	adds	r3, r7, r1
 80002cc:	2200      	movs	r2, #0
 80002ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d0:	187b      	adds	r3, r7, r1
 80002d2:	2240      	movs	r2, #64	; 0x40
 80002d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d6:	187b      	adds	r3, r7, r1
 80002d8:	2202      	movs	r2, #2
 80002da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	2202      	movs	r2, #2
 80002e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	2200      	movs	r2, #0
 80002e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2208      	movs	r2, #8
 80002ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2280      	movs	r2, #128	; 0x80
 80002f2:	0292      	lsls	r2, r2, #10
 80002f4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2280      	movs	r2, #128	; 0x80
 80002fa:	0492      	lsls	r2, r2, #18
 80002fc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002fe:	187b      	adds	r3, r7, r1
 8000300:	2280      	movs	r2, #128	; 0x80
 8000302:	0592      	lsls	r2, r2, #22
 8000304:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000306:	187b      	adds	r3, r7, r1
 8000308:	0018      	movs	r0, r3
 800030a:	f001 fccb 	bl	8001ca4 <HAL_RCC_OscConfig>
 800030e:	1e03      	subs	r3, r0, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000312:	f000 f819 	bl	8000348 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000316:	003b      	movs	r3, r7
 8000318:	2207      	movs	r2, #7
 800031a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031c:	003b      	movs	r3, r7
 800031e:	2202      	movs	r2, #2
 8000320:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000322:	003b      	movs	r3, r7
 8000324:	2200      	movs	r2, #0
 8000326:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000328:	003b      	movs	r3, r7
 800032a:	2200      	movs	r2, #0
 800032c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800032e:	003b      	movs	r3, r7
 8000330:	2102      	movs	r1, #2
 8000332:	0018      	movs	r0, r3
 8000334:	f001 ffd0 	bl	80022d8 <HAL_RCC_ClockConfig>
 8000338:	1e03      	subs	r3, r0, #0
 800033a:	d001      	beq.n	8000340 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800033c:	f000 f804 	bl	8000348 <Error_Handler>
  }
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b013      	add	sp, #76	; 0x4c
 8000346:	bd90      	pop	{r4, r7, pc}

08000348 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800034c:	b672      	cpsid	i
}
 800034e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000350:	e7fe      	b.n	8000350 <Error_Handler+0x8>
	...

08000354 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800035a:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <HAL_MspInit+0x4c>)
 800035c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800035e:	4b10      	ldr	r3, [pc, #64]	; (80003a0 <HAL_MspInit+0x4c>)
 8000360:	2101      	movs	r1, #1
 8000362:	430a      	orrs	r2, r1
 8000364:	641a      	str	r2, [r3, #64]	; 0x40
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <HAL_MspInit+0x4c>)
 8000368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800036a:	2201      	movs	r2, #1
 800036c:	4013      	ands	r3, r2
 800036e:	607b      	str	r3, [r7, #4]
 8000370:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <HAL_MspInit+0x4c>)
 8000374:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000376:	4b0a      	ldr	r3, [pc, #40]	; (80003a0 <HAL_MspInit+0x4c>)
 8000378:	2180      	movs	r1, #128	; 0x80
 800037a:	0549      	lsls	r1, r1, #21
 800037c:	430a      	orrs	r2, r1
 800037e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000380:	4b07      	ldr	r3, [pc, #28]	; (80003a0 <HAL_MspInit+0x4c>)
 8000382:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000384:	2380      	movs	r3, #128	; 0x80
 8000386:	055b      	lsls	r3, r3, #21
 8000388:	4013      	ands	r3, r2
 800038a:	603b      	str	r3, [r7, #0]
 800038c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800038e:	23c0      	movs	r3, #192	; 0xc0
 8000390:	00db      	lsls	r3, r3, #3
 8000392:	0018      	movs	r0, r3
 8000394:	f000 fc1c 	bl	8000bd0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000398:	46c0      	nop			; (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	b002      	add	sp, #8
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	40021000 	.word	0x40021000

080003a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003a8:	e7fe      	b.n	80003a8 <NMI_Handler+0x4>

080003aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003aa:	b580      	push	{r7, lr}
 80003ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ae:	e7fe      	b.n	80003ae <HardFault_Handler+0x4>

080003b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}

080003c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003c8:	f000 fbc2 	bl	8000b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003cc:	46c0      	nop			; (mov r8, r8)
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
	...

080003d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003d8:	4b03      	ldr	r3, [pc, #12]	; (80003e8 <SystemInit+0x14>)
 80003da:	2280      	movs	r2, #128	; 0x80
 80003dc:	0512      	lsls	r2, r2, #20
 80003de:	609a      	str	r2, [r3, #8]
#endif
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	46c0      	nop			; (mov r8, r8)
 80003e8:	e000ed00 	.word	0xe000ed00

080003ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003ec:	480d      	ldr	r0, [pc, #52]	; (8000424 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f0:	f7ff fff0 	bl	80003d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f4:	480c      	ldr	r0, [pc, #48]	; (8000428 <LoopForever+0x6>)
  ldr r1, =_edata
 80003f6:	490d      	ldr	r1, [pc, #52]	; (800042c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003f8:	4a0d      	ldr	r2, [pc, #52]	; (8000430 <LoopForever+0xe>)
  movs r3, #0
 80003fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003fc:	e002      	b.n	8000404 <LoopCopyDataInit>

080003fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000402:	3304      	adds	r3, #4

08000404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000408:	d3f9      	bcc.n	80003fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040a:	4a0a      	ldr	r2, [pc, #40]	; (8000434 <LoopForever+0x12>)
  ldr r4, =_ebss
 800040c:	4c0a      	ldr	r4, [pc, #40]	; (8000438 <LoopForever+0x16>)
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000410:	e001      	b.n	8000416 <LoopFillZerobss>

08000412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000414:	3204      	adds	r2, #4

08000416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000418:	d3fb      	bcc.n	8000412 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800041a:	f002 faab 	bl	8002974 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800041e:	f002 fa9d 	bl	800295c <main>

08000422 <LoopForever>:

LoopForever:
  b LoopForever
 8000422:	e7fe      	b.n	8000422 <LoopForever>
  ldr   r0, =_estack
 8000424:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800042c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000430:	08002a44 	.word	0x08002a44
  ldr r2, =_sbss
 8000434:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000438:	2000048c 	.word	0x2000048c

0800043c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC1_COMP_IRQHandler>
	...

08000440 <gpio_Init>:




bool gpio_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
    bool ret = true;
 8000446:	1cfb      	adds	r3, r7, #3
 8000448:	2201      	movs	r2, #1
 800044a:	701a      	strb	r2, [r3, #0]



    for(int i = 0; i < GPIO_MAX_CH; i++)
 800044c:	2300      	movs	r3, #0
 800044e:	607b      	str	r3, [r7, #4]
 8000450:	e01e      	b.n	8000490 <gpio_Init+0x50>
    {
        gpio_PinMode(i, gpio_tbl[i].mode);
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	b2d8      	uxtb	r0, r3
 8000456:	4913      	ldr	r1, [pc, #76]	; (80004a4 <gpio_Init+0x64>)
 8000458:	687a      	ldr	r2, [r7, #4]
 800045a:	0013      	movs	r3, r2
 800045c:	005b      	lsls	r3, r3, #1
 800045e:	189b      	adds	r3, r3, r2
 8000460:	009b      	lsls	r3, r3, #2
 8000462:	18cb      	adds	r3, r1, r3
 8000464:	3308      	adds	r3, #8
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	0019      	movs	r1, r3
 800046a:	f000 f81d 	bl	80004a8 <gpio_PinMode>
        gpio_PinWrite(i, gpio_tbl[i].init_value);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	b2d8      	uxtb	r0, r3
 8000472:	490c      	ldr	r1, [pc, #48]	; (80004a4 <gpio_Init+0x64>)
 8000474:	687a      	ldr	r2, [r7, #4]
 8000476:	0013      	movs	r3, r2
 8000478:	005b      	lsls	r3, r3, #1
 800047a:	189b      	adds	r3, r3, r2
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	18cb      	adds	r3, r1, r3
 8000480:	330b      	adds	r3, #11
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	0019      	movs	r1, r3
 8000486:	f000 f883 	bl	8000590 <gpio_PinWrite>
    for(int i = 0; i < GPIO_MAX_CH; i++)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	3301      	adds	r3, #1
 800048e:	607b      	str	r3, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2b00      	cmp	r3, #0
 8000494:	dddd      	ble.n	8000452 <gpio_Init+0x12>
    }


    return ret;
 8000496:	1cfb      	adds	r3, r7, #3
 8000498:	781b      	ldrb	r3, [r3, #0]
}
 800049a:	0018      	movs	r0, r3
 800049c:	46bd      	mov	sp, r7
 800049e:	b002      	add	sp, #8
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	20000004 	.word	0x20000004

080004a8 <gpio_PinMode>:


bool gpio_PinMode(uint8_t ch, uint8_t mode)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b088      	sub	sp, #32
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	0002      	movs	r2, r0
 80004b0:	1dfb      	adds	r3, r7, #7
 80004b2:	701a      	strb	r2, [r3, #0]
 80004b4:	1dbb      	adds	r3, r7, #6
 80004b6:	1c0a      	adds	r2, r1, #0
 80004b8:	701a      	strb	r2, [r3, #0]
    bool ret = true;
 80004ba:	231f      	movs	r3, #31
 80004bc:	18fb      	adds	r3, r7, r3
 80004be:	2201      	movs	r2, #1
 80004c0:	701a      	strb	r2, [r3, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c2:	2308      	movs	r3, #8
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	0018      	movs	r0, r3
 80004c8:	2314      	movs	r3, #20
 80004ca:	001a      	movs	r2, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	f002 fa75 	bl	80029bc <memset>

    switch(mode)
 80004d2:	1dbb      	adds	r3, r7, #6
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	2b05      	cmp	r3, #5
 80004d8:	d834      	bhi.n	8000544 <gpio_PinMode+0x9c>
 80004da:	009a      	lsls	r2, r3, #2
 80004dc:	4b2a      	ldr	r3, [pc, #168]	; (8000588 <gpio_PinMode+0xe0>)
 80004de:	18d3      	adds	r3, r2, r3
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	469f      	mov	pc, r3
    {
        case _DEF_INPUT:
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004e4:	2108      	movs	r1, #8
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2200      	movs	r2, #0
 80004ea:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]
            break;
 80004f2:	e027      	b.n	8000544 <gpio_PinMode+0x9c>

        case _DEF_INPUT_PULLUP:
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004f4:	2108      	movs	r1, #8
 80004f6:	187b      	adds	r3, r7, r1
 80004f8:	2200      	movs	r2, #0
 80004fa:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2201      	movs	r2, #1
 8000500:	609a      	str	r2, [r3, #8]
            break;
 8000502:	e01f      	b.n	8000544 <gpio_PinMode+0x9c>

        case _DEF_INPUT_PULLDOWN:
            GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000504:	2108      	movs	r1, #8
 8000506:	187b      	adds	r3, r7, r1
 8000508:	2200      	movs	r2, #0
 800050a:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800050c:	187b      	adds	r3, r7, r1
 800050e:	2202      	movs	r2, #2
 8000510:	609a      	str	r2, [r3, #8]
            break;
 8000512:	e017      	b.n	8000544 <gpio_PinMode+0x9c>

        case _DEF_OUTPUT:
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; /* PUSH-PULL 출력 구조 */
 8000514:	2108      	movs	r1, #8
 8000516:	187b      	adds	r3, r7, r1
 8000518:	2201      	movs	r2, #1
 800051a:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2200      	movs	r2, #0
 8000520:	609a      	str	r2, [r3, #8]
            break;
 8000522:	e00f      	b.n	8000544 <gpio_PinMode+0x9c>

        case _DEF_OUTPUT_PULLUP:
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; /* PUSH-PULL 출력 구조 */
 8000524:	2108      	movs	r1, #8
 8000526:	187b      	adds	r3, r7, r1
 8000528:	2201      	movs	r2, #1
 800052a:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLUP;
 800052c:	187b      	adds	r3, r7, r1
 800052e:	2201      	movs	r2, #1
 8000530:	609a      	str	r2, [r3, #8]
            break;
 8000532:	e007      	b.n	8000544 <gpio_PinMode+0x9c>

        case _DEF_OUTPUT_PULLDWON:
            GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; /* PUSH-PULL 출력 구조 */
 8000534:	2108      	movs	r1, #8
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2201      	movs	r2, #1
 800053a:	605a      	str	r2, [r3, #4]
            GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2202      	movs	r2, #2
 8000540:	609a      	str	r2, [r3, #8]
            break;
 8000542:	46c0      	nop			; (mov r8, r8)
      }


    GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 8000544:	1dfb      	adds	r3, r7, #7
 8000546:	781a      	ldrb	r2, [r3, #0]
 8000548:	4910      	ldr	r1, [pc, #64]	; (800058c <gpio_PinMode+0xe4>)
 800054a:	0013      	movs	r3, r2
 800054c:	005b      	lsls	r3, r3, #1
 800054e:	189b      	adds	r3, r3, r2
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	18cb      	adds	r3, r1, r3
 8000554:	3304      	adds	r3, #4
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	2008      	movs	r0, #8
 800055a:	183b      	adds	r3, r7, r0
 800055c:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 800055e:	1dfb      	adds	r3, r7, #7
 8000560:	781a      	ldrb	r2, [r3, #0]
 8000562:	490a      	ldr	r1, [pc, #40]	; (800058c <gpio_PinMode+0xe4>)
 8000564:	0013      	movs	r3, r2
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	189b      	adds	r3, r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	585b      	ldr	r3, [r3, r1]
 800056e:	183a      	adds	r2, r7, r0
 8000570:	0011      	movs	r1, r2
 8000572:	0018      	movs	r0, r3
 8000574:	f000 fbf6 	bl	8000d64 <HAL_GPIO_Init>


    return ret;
 8000578:	231f      	movs	r3, #31
 800057a:	18fb      	adds	r3, r7, r3
 800057c:	781b      	ldrb	r3, [r3, #0]
}
 800057e:	0018      	movs	r0, r3
 8000580:	46bd      	mov	sp, r7
 8000582:	b008      	add	sp, #32
 8000584:	bd80      	pop	{r7, pc}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	08002a24 	.word	0x08002a24
 800058c:	20000004 	.word	0x20000004

08000590 <gpio_PinWrite>:


void gpio_PinWrite(uint8_t ch, bool value)
{
 8000590:	b590      	push	{r4, r7, lr}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	0002      	movs	r2, r0
 8000598:	1dfb      	adds	r3, r7, #7
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	1dbb      	adds	r3, r7, #6
 800059e:	1c0a      	adds	r2, r1, #0
 80005a0:	701a      	strb	r2, [r3, #0]
    if( ch >= GPIO_MAX_CH)
 80005a2:	1dfb      	adds	r3, r7, #7
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d147      	bne.n	800063a <gpio_PinWrite+0xaa>
    {
        return ;
    }

    if (value == true)
 80005aa:	1dbb      	adds	r3, r7, #6
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d021      	beq.n	80005f6 <gpio_PinWrite+0x66>
    {
          HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 80005b2:	1dfb      	adds	r3, r7, #7
 80005b4:	781a      	ldrb	r2, [r3, #0]
 80005b6:	4923      	ldr	r1, [pc, #140]	; (8000644 <gpio_PinWrite+0xb4>)
 80005b8:	0013      	movs	r3, r2
 80005ba:	005b      	lsls	r3, r3, #1
 80005bc:	189b      	adds	r3, r3, r2
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	5858      	ldr	r0, [r3, r1]
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	781a      	ldrb	r2, [r3, #0]
 80005c6:	491f      	ldr	r1, [pc, #124]	; (8000644 <gpio_PinWrite+0xb4>)
 80005c8:	0013      	movs	r3, r2
 80005ca:	005b      	lsls	r3, r3, #1
 80005cc:	189b      	adds	r3, r3, r2
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	18cb      	adds	r3, r1, r3
 80005d2:	3304      	adds	r3, #4
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	b29c      	uxth	r4, r3
 80005d8:	1dfb      	adds	r3, r7, #7
 80005da:	781a      	ldrb	r2, [r3, #0]
 80005dc:	4919      	ldr	r1, [pc, #100]	; (8000644 <gpio_PinWrite+0xb4>)
 80005de:	0013      	movs	r3, r2
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	189b      	adds	r3, r3, r2
 80005e4:	009b      	lsls	r3, r3, #2
 80005e6:	18cb      	adds	r3, r1, r3
 80005e8:	3309      	adds	r3, #9
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	001a      	movs	r2, r3
 80005ee:	0021      	movs	r1, r4
 80005f0:	f000 fd1c 	bl	800102c <HAL_GPIO_WritePin>
 80005f4:	e022      	b.n	800063c <gpio_PinWrite+0xac>
    }
    else
    {
          HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 80005f6:	1dfb      	adds	r3, r7, #7
 80005f8:	781a      	ldrb	r2, [r3, #0]
 80005fa:	4912      	ldr	r1, [pc, #72]	; (8000644 <gpio_PinWrite+0xb4>)
 80005fc:	0013      	movs	r3, r2
 80005fe:	005b      	lsls	r3, r3, #1
 8000600:	189b      	adds	r3, r3, r2
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	5858      	ldr	r0, [r3, r1]
 8000606:	1dfb      	adds	r3, r7, #7
 8000608:	781a      	ldrb	r2, [r3, #0]
 800060a:	490e      	ldr	r1, [pc, #56]	; (8000644 <gpio_PinWrite+0xb4>)
 800060c:	0013      	movs	r3, r2
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	189b      	adds	r3, r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	18cb      	adds	r3, r1, r3
 8000616:	3304      	adds	r3, #4
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	b29c      	uxth	r4, r3
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	781a      	ldrb	r2, [r3, #0]
 8000620:	4908      	ldr	r1, [pc, #32]	; (8000644 <gpio_PinWrite+0xb4>)
 8000622:	0013      	movs	r3, r2
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	189b      	adds	r3, r3, r2
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	18cb      	adds	r3, r1, r3
 800062c:	330a      	adds	r3, #10
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	001a      	movs	r2, r3
 8000632:	0021      	movs	r1, r4
 8000634:	f000 fcfa 	bl	800102c <HAL_GPIO_WritePin>
 8000638:	e000      	b.n	800063c <gpio_PinWrite+0xac>
        return ;
 800063a:	46c0      	nop			; (mov r8, r8)
    }

}
 800063c:	46bd      	mov	sp, r7
 800063e:	b003      	add	sp, #12
 8000640:	bd90      	pop	{r4, r7, pc}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	20000004 	.word	0x20000004

08000648 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800064c:	4b1b      	ldr	r3, [pc, #108]	; (80006bc <MX_I2C1_Init+0x74>)
 800064e:	4a1c      	ldr	r2, [pc, #112]	; (80006c0 <MX_I2C1_Init+0x78>)
 8000650:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000652:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <MX_I2C1_Init+0x74>)
 8000654:	4a1b      	ldr	r2, [pc, #108]	; (80006c4 <MX_I2C1_Init+0x7c>)
 8000656:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000658:	4b18      	ldr	r3, [pc, #96]	; (80006bc <MX_I2C1_Init+0x74>)
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800065e:	4b17      	ldr	r3, [pc, #92]	; (80006bc <MX_I2C1_Init+0x74>)
 8000660:	2201      	movs	r2, #1
 8000662:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000664:	4b15      	ldr	r3, [pc, #84]	; (80006bc <MX_I2C1_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800066a:	4b14      	ldr	r3, [pc, #80]	; (80006bc <MX_I2C1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000670:	4b12      	ldr	r3, [pc, #72]	; (80006bc <MX_I2C1_Init+0x74>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_I2C1_Init+0x74>)
 8000678:	2200      	movs	r2, #0
 800067a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800067c:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <MX_I2C1_Init+0x74>)
 800067e:	2200      	movs	r2, #0
 8000680:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_I2C1_Init+0x74>)
 8000684:	0018      	movs	r0, r3
 8000686:	f000 fcef 	bl	8001068 <HAL_I2C_Init>
 800068a:	1e03      	subs	r3, r0, #0
 800068c:	d001      	beq.n	8000692 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800068e:	f7ff fe5b 	bl	8000348 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000692:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <MX_I2C1_Init+0x74>)
 8000694:	2100      	movs	r1, #0
 8000696:	0018      	movs	r0, r3
 8000698:	f001 fa2c 	bl	8001af4 <HAL_I2CEx_ConfigAnalogFilter>
 800069c:	1e03      	subs	r3, r0, #0
 800069e:	d001      	beq.n	80006a4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006a0:	f7ff fe52 	bl	8000348 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <MX_I2C1_Init+0x74>)
 80006a6:	2100      	movs	r1, #0
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 fa6f 	bl	8001b8c <HAL_I2CEx_ConfigDigitalFilter>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006b2:	f7ff fe49 	bl	8000348 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000434 	.word	0x20000434
 80006c0:	40005400 	.word	0x40005400
 80006c4:	00602173 	.word	0x00602173

080006c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b097      	sub	sp, #92	; 0x5c
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d0:	2344      	movs	r3, #68	; 0x44
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	0018      	movs	r0, r3
 80006d6:	2314      	movs	r3, #20
 80006d8:	001a      	movs	r2, r3
 80006da:	2100      	movs	r1, #0
 80006dc:	f002 f96e 	bl	80029bc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e0:	2410      	movs	r4, #16
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	0018      	movs	r0, r3
 80006e6:	2334      	movs	r3, #52	; 0x34
 80006e8:	001a      	movs	r2, r3
 80006ea:	2100      	movs	r1, #0
 80006ec:	f002 f966 	bl	80029bc <memset>
  if(i2cHandle->Instance==I2C1)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a23      	ldr	r2, [pc, #140]	; (8000784 <HAL_I2C_MspInit+0xbc>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d13f      	bne.n	800077a <HAL_I2C_MspInit+0xb2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2220      	movs	r2, #32
 80006fe:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2200      	movs	r2, #0
 8000704:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000706:	193b      	adds	r3, r7, r4
 8000708:	0018      	movs	r0, r3
 800070a:	f001 ff6f 	bl	80025ec <HAL_RCCEx_PeriphCLKConfig>
 800070e:	1e03      	subs	r3, r0, #0
 8000710:	d001      	beq.n	8000716 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000712:	f7ff fe19 	bl	8000348 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000716:	4b1c      	ldr	r3, [pc, #112]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 8000718:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800071a:	4b1b      	ldr	r3, [pc, #108]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 800071c:	2101      	movs	r1, #1
 800071e:	430a      	orrs	r2, r1
 8000720:	635a      	str	r2, [r3, #52]	; 0x34
 8000722:	4b19      	ldr	r3, [pc, #100]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 8000724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000726:	2201      	movs	r2, #1
 8000728:	4013      	ands	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
 800072c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800072e:	2144      	movs	r1, #68	; 0x44
 8000730:	187b      	adds	r3, r7, r1
 8000732:	22c0      	movs	r2, #192	; 0xc0
 8000734:	00d2      	lsls	r2, r2, #3
 8000736:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2212      	movs	r2, #18
 800073c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2206      	movs	r2, #6
 800074e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000750:	187a      	adds	r2, r7, r1
 8000752:	23a0      	movs	r3, #160	; 0xa0
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	0011      	movs	r1, r2
 8000758:	0018      	movs	r0, r3
 800075a:	f000 fb03 	bl	8000d64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800075e:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 8000760:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000762:	4b09      	ldr	r3, [pc, #36]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 8000764:	2180      	movs	r1, #128	; 0x80
 8000766:	0389      	lsls	r1, r1, #14
 8000768:	430a      	orrs	r2, r1
 800076a:	63da      	str	r2, [r3, #60]	; 0x3c
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <HAL_I2C_MspInit+0xc0>)
 800076e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000770:	2380      	movs	r3, #128	; 0x80
 8000772:	039b      	lsls	r3, r3, #14
 8000774:	4013      	ands	r3, r2
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b017      	add	sp, #92	; 0x5c
 8000780:	bd90      	pop	{r4, r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	40005400 	.word	0x40005400
 8000788:	40021000 	.word	0x40021000

0800078c <ssd1312_WriteCommand>:

/*
 *
 */
void ssd1312_WriteCommand(uint8_t cmd)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af02      	add	r7, sp, #8
 8000792:	0002      	movs	r2, r0
 8000794:	1dfb      	adds	r3, r7, #7
 8000796:	701a      	strb	r2, [r3, #0]
  uint8_t buffer[2]={0};        //Control Byte + Command Byte
 8000798:	210c      	movs	r1, #12
 800079a:	187b      	adds	r3, r7, r1
 800079c:	2200      	movs	r2, #0
 800079e:	801a      	strh	r2, [r3, #0]
    buffer[0]=(0<<7)|(0<<6);    //Co=0 , D/C=0
 80007a0:	187b      	adds	r3, r7, r1
 80007a2:	2200      	movs	r2, #0
 80007a4:	701a      	strb	r2, [r3, #0]
    buffer[1]=cmd;
 80007a6:	187b      	adds	r3, r7, r1
 80007a8:	1dfa      	adds	r2, r7, #7
 80007aa:	7812      	ldrb	r2, [r2, #0]
 80007ac:	705a      	strb	r2, [r3, #1]

    HAL_I2C_Master_Transmit(&SSD1312_I2C_PORT, SSD1312_I2C_ADDR, (uint8_t*)buffer, 2, HAL_MAX_DELAY);
 80007ae:	187a      	adds	r2, r7, r1
 80007b0:	4805      	ldr	r0, [pc, #20]	; (80007c8 <ssd1312_WriteCommand+0x3c>)
 80007b2:	2301      	movs	r3, #1
 80007b4:	425b      	negs	r3, r3
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	2302      	movs	r3, #2
 80007ba:	2178      	movs	r1, #120	; 0x78
 80007bc:	f000 fcea 	bl	8001194 <HAL_I2C_Master_Transmit>
}
 80007c0:	46c0      	nop			; (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b004      	add	sp, #16
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20000434 	.word	0x20000434

080007cc <ssd1312_WriteData>:

/*
 *
 */
void ssd1312_WriteData(uint8_t * buffer, size_t buff_size)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b086      	sub	sp, #24
 80007d0:	af04      	add	r7, sp, #16
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	6039      	str	r1, [r7, #0]
  HAL_I2C_Mem_Write(&SSD1312_I2C_PORT, SSD1312_I2C_ADDR, CONTROL_DISPLAY_START_LINE(0x00), 1, buffer, buff_size, HAL_MAX_DELAY);
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	b29b      	uxth	r3, r3
 80007da:	4808      	ldr	r0, [pc, #32]	; (80007fc <ssd1312_WriteData+0x30>)
 80007dc:	2201      	movs	r2, #1
 80007de:	4252      	negs	r2, r2
 80007e0:	9202      	str	r2, [sp, #8]
 80007e2:	9301      	str	r3, [sp, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	9300      	str	r3, [sp, #0]
 80007e8:	2301      	movs	r3, #1
 80007ea:	2240      	movs	r2, #64	; 0x40
 80007ec:	2178      	movs	r1, #120	; 0x78
 80007ee:	f000 fdd9 	bl	80013a4 <HAL_I2C_Mem_Write>
}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b002      	add	sp, #8
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	20000434 	.word	0x20000434

08000800 <ssd1312_Init>:
/*
 *
 */

void ssd1312_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
    delay_ms(200);
 8000804:	20c8      	movs	r0, #200	; 0xc8
 8000806:	f7ff fd35 	bl	8000274 <delay_ms>

    ssd1312_WriteCommand(CONTROL_DISPLAY_OFF);                       //Display OFF
 800080a:	20ae      	movs	r0, #174	; 0xae
 800080c:	f7ff ffbe 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_MUX_RATIO);                         //Set Mux Ratio
 8000810:	20a8      	movs	r0, #168	; 0xa8
 8000812:	f7ff ffbb 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_MUX_VALUE(63));                        //64MUX
 8000816:	203f      	movs	r0, #63	; 0x3f
 8000818:	f7ff ffb8 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_DISPLAY_OFFSET);                    //Set Display Offset
 800081c:	20d3      	movs	r0, #211	; 0xd3
 800081e:	f7ff ffb5 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_DISPLAY_OFFSET_VAL(0));                //COM0
 8000822:	2000      	movs	r0, #0
 8000824:	f7ff ffb2 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_DISPLAY_START_LINE(0));             //Set Display Start Line
 8000828:	2040      	movs	r0, #64	; 0x40
 800082a:	f7ff ffaf 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_SEGMENT_RE_MAP_0);                  //Set Segment re-map, Default 0xA0
 800082e:	20a0      	movs	r0, #160	; 0xa0
 8000830:	f7ff ffac 	bl	800078c <ssd1312_WriteCommand>
//    ssd1312_WriteCommand(CONTROL_SEGMENT_RE_MAP_128);              //column address 127 is mapped to SEG0 (좌우 반전)

//    ssd1312_WriteCommand(CONTROL_COM_SCAN_DIRECTION_NORMAL);       //Set COM Output Scan Direction, default 0xC0
    ssd1312_WriteCommand(CONTROL_COM_SCAN_DIRECTION_REMAPPED);       //remapped mode. Scan from COM[N-1] to COM0 (상하 반전)
 8000834:	20c8      	movs	r0, #200	; 0xc8
 8000836:	f7ff ffa9 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_SEG_PIN_HW_CONFIGURATION);          //Set COM Pins hardware configuration
 800083a:	20da      	movs	r0, #218	; 0xda
 800083c:	f7ff ffa6 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_SEG_PIN_ALTERNATIVE_DISABLE_LR_REMAP);
 8000840:	2012      	movs	r0, #18
 8000842:	f7ff ffa3 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_MEMORY_ADDRESSING_MODE);            //Set Memory Addressing Mode
 8000846:	2020      	movs	r0, #32
 8000848:	f7ff ffa0 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_PAGE_ADDRESSING_MODE);                 //Page Addressing Mode
 800084c:	2002      	movs	r0, #2
 800084e:	f7ff ff9d 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_CONTRAST_CONTROL);                  //Set Contrast Control
 8000852:	2081      	movs	r0, #129	; 0x81
 8000854:	f7ff ff9a 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_CONTRAST_VALUE(127));                  //1~256
 8000858:	207f      	movs	r0, #127	; 0x7f
 800085a:	f7ff ff97 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_ENTIRE_DISPLAY_RESET);              //Disable Entire Display On
 800085e:	20a4      	movs	r0, #164	; 0xa4
 8000860:	f7ff ff94 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_NORMAL_DISPLAY);                    //Set Normal Display
 8000864:	20a6      	movs	r0, #166	; 0xa6
 8000866:	f7ff ff91 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_DCLK_FOSC);                         //Set Osc Frequency
 800086a:	20d5      	movs	r0, #213	; 0xd5
 800086c:	f7ff ff8e 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_DCLK_FOSC_VAL(0, 8));                  //DCLK = 0 , FOSCK = 8
 8000870:	2080      	movs	r0, #128	; 0x80
 8000872:	f7ff ff8b 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_CHARGE_PUMP_SETTING);               //Enable charge pump regulator
 8000876:	208d      	movs	r0, #141	; 0x8d
 8000878:	f7ff ff88 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(DATA_CHARGE_PUMP_ENABLE_75);                //Charge pump 7.5V
 800087c:	2014      	movs	r0, #20
 800087e:	f7ff ff85 	bl	800078c <ssd1312_WriteCommand>

    ssd1312_WriteCommand(CONTROL_DISPLAY_ON);                        //Display ON
 8000882:	20af      	movs	r0, #175	; 0xaf
 8000884:	f7ff ff82 	bl	800078c <ssd1312_WriteCommand>
}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <ssd1312_Clear>:

/*
 *
 */
void ssd1312_Clear(void)
{
 800088e:	b590      	push	{r4, r7, lr}
 8000890:	b0a3      	sub	sp, #140	; 0x8c
 8000892:	af00      	add	r7, sp, #0
    uint8_t buffer[128]={0};
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	3304      	adds	r3, #4
 800089c:	227c      	movs	r2, #124	; 0x7c
 800089e:	2100      	movs	r1, #0
 80008a0:	0018      	movs	r0, r3
 80008a2:	f002 f88b 	bl	80029bc <memset>

    ssd1312_WriteCommand(CONTROL_LOWER_COLUMN_START_ADDRESS(0));
 80008a6:	2000      	movs	r0, #0
 80008a8:	f7ff ff70 	bl	800078c <ssd1312_WriteCommand>
    ssd1312_WriteCommand(CONTROL_HIGHER_COLUMN_START_ADDRESS(0));
 80008ac:	2010      	movs	r0, #16
 80008ae:	f7ff ff6d 	bl	800078c <ssd1312_WriteCommand>

    for(uint8_t i=0; i < SSD1312_HEIGHT/8; i++)
 80008b2:	2387      	movs	r3, #135	; 0x87
 80008b4:	18fb      	adds	r3, r7, r3
 80008b6:	2200      	movs	r2, #0
 80008b8:	701a      	strb	r2, [r3, #0]
 80008ba:	e011      	b.n	80008e0 <ssd1312_Clear+0x52>
    {
      ssd1312_WriteCommand(CONTROL_PAGE_START_ADDRESS(0)+i);
 80008bc:	2487      	movs	r4, #135	; 0x87
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	3b50      	subs	r3, #80	; 0x50
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	0018      	movs	r0, r3
 80008c8:	f7ff ff60 	bl	800078c <ssd1312_WriteCommand>
      ssd1312_WriteData(buffer,128);
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2180      	movs	r1, #128	; 0x80
 80008d0:	0018      	movs	r0, r3
 80008d2:	f7ff ff7b 	bl	80007cc <ssd1312_WriteData>
    for(uint8_t i=0; i < SSD1312_HEIGHT/8; i++)
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	781a      	ldrb	r2, [r3, #0]
 80008da:	193b      	adds	r3, r7, r4
 80008dc:	3201      	adds	r2, #1
 80008de:	701a      	strb	r2, [r3, #0]
 80008e0:	2387      	movs	r3, #135	; 0x87
 80008e2:	18fb      	adds	r3, r7, r3
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b07      	cmp	r3, #7
 80008e8:	d9e8      	bls.n	80008bc <ssd1312_Clear+0x2e>
    }
}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46c0      	nop			; (mov r8, r8)
 80008ee:	46bd      	mov	sp, r7
 80008f0:	b023      	add	sp, #140	; 0x8c
 80008f2:	bd90      	pop	{r4, r7, pc}

080008f4 <ssd1312_FlushBufferToScreen>:

/*
 *
 */
void ssd1312_FlushBufferToScreen(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0

    for(uint8_t i = 0; i < SSD1312_HEIGHT/8; i++)
 80008fa:	1dfb      	adds	r3, r7, #7
 80008fc:	2200      	movs	r2, #0
 80008fe:	701a      	strb	r2, [r3, #0]
 8000900:	e01a      	b.n	8000938 <ssd1312_FlushBufferToScreen+0x44>
    {
        ssd1312_WriteCommand(CONTROL_PAGE_START_ADDRESS(0) + i); // Set the current RAM page address.
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	3b50      	subs	r3, #80	; 0x50
 8000908:	b2db      	uxtb	r3, r3
 800090a:	0018      	movs	r0, r3
 800090c:	f7ff ff3e 	bl	800078c <ssd1312_WriteCommand>
        ssd1312_WriteCommand(CONTROL_LOWER_COLUMN_START_ADDRESS(0) + SSD1312_COLUMN_OFFSET_LOWER_ZERO);
 8000910:	2000      	movs	r0, #0
 8000912:	f7ff ff3b 	bl	800078c <ssd1312_WriteCommand>
        ssd1312_WriteCommand(CONTROL_HIGHER_COLUMN_START_ADDRESS(0) +SSD1312_COLUMN_OFFSET_LOWER_ZERO);
 8000916:	2010      	movs	r0, #16
 8000918:	f7ff ff38 	bl	800078c <ssd1312_WriteCommand>
        ssd1312_WriteData(&SSD1312_Buffer[SSD1312_WIDTH*i],SSD1312_WIDTH);
 800091c:	1dfb      	adds	r3, r7, #7
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	01da      	lsls	r2, r3, #7
 8000922:	4b0a      	ldr	r3, [pc, #40]	; (800094c <ssd1312_FlushBufferToScreen+0x58>)
 8000924:	18d3      	adds	r3, r2, r3
 8000926:	2180      	movs	r1, #128	; 0x80
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff ff4f 	bl	80007cc <ssd1312_WriteData>
    for(uint8_t i = 0; i < SSD1312_HEIGHT/8; i++)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	1dfb      	adds	r3, r7, #7
 8000934:	3201      	adds	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
 8000938:	1dfb      	adds	r3, r7, #7
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	2b07      	cmp	r3, #7
 800093e:	d9e0      	bls.n	8000902 <ssd1312_FlushBufferToScreen+0xe>
    }
}
 8000940:	46c0      	nop			; (mov r8, r8)
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b002      	add	sp, #8
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	20000034 	.word	0x20000034

08000950 <ssd1312_DrawPixel>:
/*
 *
 */

void ssd1312_DrawPixel(uint8_t page, uint8_t col, uint8_t DotState)
{
 8000950:	b590      	push	{r4, r7, lr}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	0004      	movs	r4, r0
 8000958:	0008      	movs	r0, r1
 800095a:	0011      	movs	r1, r2
 800095c:	1dfb      	adds	r3, r7, #7
 800095e:	1c22      	adds	r2, r4, #0
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	1dbb      	adds	r3, r7, #6
 8000964:	1c02      	adds	r2, r0, #0
 8000966:	701a      	strb	r2, [r3, #0]
 8000968:	1d7b      	adds	r3, r7, #5
 800096a:	1c0a      	adds	r2, r1, #0
 800096c:	701a      	strb	r2, [r3, #0]

  if (DotState == SET)
 800096e:	1d7b      	adds	r3, r7, #5
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d11e      	bne.n	80009b4 <ssd1312_DrawPixel+0x64>
  {
    SSD1312_Buffer[page + (col / 8) * SSD1312_WIDTH] |= 1 << (col % 8);
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781a      	ldrb	r2, [r3, #0]
 800097a:	1dbb      	adds	r3, r7, #6
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	08db      	lsrs	r3, r3, #3
 8000980:	b2d8      	uxtb	r0, r3
 8000982:	0003      	movs	r3, r0
 8000984:	01db      	lsls	r3, r3, #7
 8000986:	18d3      	adds	r3, r2, r3
 8000988:	4a1e      	ldr	r2, [pc, #120]	; (8000a04 <ssd1312_DrawPixel+0xb4>)
 800098a:	5cd3      	ldrb	r3, [r2, r3]
 800098c:	b25a      	sxtb	r2, r3
 800098e:	1dbb      	adds	r3, r7, #6
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2107      	movs	r1, #7
 8000994:	400b      	ands	r3, r1
 8000996:	2101      	movs	r1, #1
 8000998:	4099      	lsls	r1, r3
 800099a:	000b      	movs	r3, r1
 800099c:	b25b      	sxtb	r3, r3
 800099e:	4313      	orrs	r3, r2
 80009a0:	b259      	sxtb	r1, r3
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	781a      	ldrb	r2, [r3, #0]
 80009a6:	0003      	movs	r3, r0
 80009a8:	01db      	lsls	r3, r3, #7
 80009aa:	18d3      	adds	r3, r2, r3
 80009ac:	b2c9      	uxtb	r1, r1
 80009ae:	4a15      	ldr	r2, [pc, #84]	; (8000a04 <ssd1312_DrawPixel+0xb4>)
 80009b0:	54d1      	strb	r1, [r2, r3]
  else if (DotState == CLEAR)
  {
    SSD1312_Buffer[page + (col / 8) * SSD1312_WIDTH] &= ~(1 << (col % 8));
  }

}
 80009b2:	e023      	b.n	80009fc <ssd1312_DrawPixel+0xac>
  else if (DotState == CLEAR)
 80009b4:	1d7b      	adds	r3, r7, #5
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d11f      	bne.n	80009fc <ssd1312_DrawPixel+0xac>
    SSD1312_Buffer[page + (col / 8) * SSD1312_WIDTH] &= ~(1 << (col % 8));
 80009bc:	1dfb      	adds	r3, r7, #7
 80009be:	781a      	ldrb	r2, [r3, #0]
 80009c0:	1dbb      	adds	r3, r7, #6
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	b2d8      	uxtb	r0, r3
 80009c8:	0003      	movs	r3, r0
 80009ca:	01db      	lsls	r3, r3, #7
 80009cc:	18d3      	adds	r3, r2, r3
 80009ce:	4a0d      	ldr	r2, [pc, #52]	; (8000a04 <ssd1312_DrawPixel+0xb4>)
 80009d0:	5cd3      	ldrb	r3, [r2, r3]
 80009d2:	b25b      	sxtb	r3, r3
 80009d4:	1dba      	adds	r2, r7, #6
 80009d6:	7812      	ldrb	r2, [r2, #0]
 80009d8:	2107      	movs	r1, #7
 80009da:	400a      	ands	r2, r1
 80009dc:	2101      	movs	r1, #1
 80009de:	4091      	lsls	r1, r2
 80009e0:	000a      	movs	r2, r1
 80009e2:	b252      	sxtb	r2, r2
 80009e4:	43d2      	mvns	r2, r2
 80009e6:	b252      	sxtb	r2, r2
 80009e8:	4013      	ands	r3, r2
 80009ea:	b259      	sxtb	r1, r3
 80009ec:	1dfb      	adds	r3, r7, #7
 80009ee:	781a      	ldrb	r2, [r3, #0]
 80009f0:	0003      	movs	r3, r0
 80009f2:	01db      	lsls	r3, r3, #7
 80009f4:	18d3      	adds	r3, r2, r3
 80009f6:	b2c9      	uxtb	r1, r1
 80009f8:	4a02      	ldr	r2, [pc, #8]	; (8000a04 <ssd1312_DrawPixel+0xb4>)
 80009fa:	54d1      	strb	r1, [r2, r3]
}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b003      	add	sp, #12
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	20000034 	.word	0x20000034

08000a08 <ssd1312_DrawFillPage>:

/*
 *
 */
void ssd1312_DrawFillPage(uint8_t ms)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	0002      	movs	r2, r0
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	701a      	strb	r2, [r3, #0]

  for (int i = 0; i < _DEF_COLUMN_NUM_MAX; i++)
 8000a14:	2300      	movs	r3, #0
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	e01a      	b.n	8000a50 <ssd1312_DrawFillPage+0x48>
  {
    for (int j = 0; j <_DEF_PAGE_NUM_MAX * 8; j++)
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
 8000a1e:	e011      	b.n	8000a44 <ssd1312_DrawFillPage+0x3c>
    {
      ssd1312_DrawPixel(i, j, SET);
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	68ba      	ldr	r2, [r7, #8]
 8000a26:	b2d1      	uxtb	r1, r2
 8000a28:	2201      	movs	r2, #1
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f7ff ff90 	bl	8000950 <ssd1312_DrawPixel>
      ssd1312_FlushBufferToScreen();
 8000a30:	f7ff ff60 	bl	80008f4 <ssd1312_FlushBufferToScreen>
      delay_ms(ms);
 8000a34:	1dfb      	adds	r3, r7, #7
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff fc1b 	bl	8000274 <delay_ms>
    for (int j = 0; j <_DEF_PAGE_NUM_MAX * 8; j++)
 8000a3e:	68bb      	ldr	r3, [r7, #8]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	2b3f      	cmp	r3, #63	; 0x3f
 8000a48:	ddea      	ble.n	8000a20 <ssd1312_DrawFillPage+0x18>
  for (int i = 0; i < _DEF_COLUMN_NUM_MAX; i++)
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2b7f      	cmp	r3, #127	; 0x7f
 8000a54:	dde1      	ble.n	8000a1a <ssd1312_DrawFillPage+0x12>
    }
  }

}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	b004      	add	sp, #16
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <hwInit>:




void hwInit(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  bspInit();
 8000a64:	f7ff fbec 	bl	8000240 <bspInit>

  //TODO: HW초기화설정(3)
  MX_I2C1_Init();
 8000a68:	f7ff fdee 	bl	8000648 <MX_I2C1_Init>
  gpio_Init();
 8000a6c:	f7ff fce8 	bl	8000440 <gpio_Init>
  ssd1312_Init();
 8000a70:	f7ff fec6 	bl	8000800 <ssd1312_Init>


}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
	...

08000a7c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <HAL_Init+0x3c>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <HAL_Init+0x3c>)
 8000a8e:	2180      	movs	r1, #128	; 0x80
 8000a90:	0049      	lsls	r1, r1, #1
 8000a92:	430a      	orrs	r2, r1
 8000a94:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a96:	2003      	movs	r0, #3
 8000a98:	f000 f810 	bl	8000abc <HAL_InitTick>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000aa0:	1dfb      	adds	r3, r7, #7
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	701a      	strb	r2, [r3, #0]
 8000aa6:	e001      	b.n	8000aac <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000aa8:	f7ff fc54 	bl	8000354 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	781b      	ldrb	r3, [r3, #0]
}
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b002      	add	sp, #8
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40022000 	.word	0x40022000

08000abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ac4:	230f      	movs	r3, #15
 8000ac6:	18fb      	adds	r3, r7, r3
 8000ac8:	2200      	movs	r2, #0
 8000aca:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000acc:	4b1d      	ldr	r3, [pc, #116]	; (8000b44 <HAL_InitTick+0x88>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d02b      	beq.n	8000b2c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000ad4:	4b1c      	ldr	r3, [pc, #112]	; (8000b48 <HAL_InitTick+0x8c>)
 8000ad6:	681c      	ldr	r4, [r3, #0]
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_InitTick+0x88>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	0019      	movs	r1, r3
 8000ade:	23fa      	movs	r3, #250	; 0xfa
 8000ae0:	0098      	lsls	r0, r3, #2
 8000ae2:	f7ff fb0f 	bl	8000104 <__udivsi3>
 8000ae6:	0003      	movs	r3, r0
 8000ae8:	0019      	movs	r1, r3
 8000aea:	0020      	movs	r0, r4
 8000aec:	f7ff fb0a 	bl	8000104 <__udivsi3>
 8000af0:	0003      	movs	r3, r0
 8000af2:	0018      	movs	r0, r3
 8000af4:	f000 f929 	bl	8000d4a <HAL_SYSTICK_Config>
 8000af8:	1e03      	subs	r3, r0, #0
 8000afa:	d112      	bne.n	8000b22 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b03      	cmp	r3, #3
 8000b00:	d80a      	bhi.n	8000b18 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b02:	6879      	ldr	r1, [r7, #4]
 8000b04:	2301      	movs	r3, #1
 8000b06:	425b      	negs	r3, r3
 8000b08:	2200      	movs	r2, #0
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 f908 	bl	8000d20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b10:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <HAL_InitTick+0x90>)
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	e00d      	b.n	8000b34 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000b18:	230f      	movs	r3, #15
 8000b1a:	18fb      	adds	r3, r7, r3
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
 8000b20:	e008      	b.n	8000b34 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b22:	230f      	movs	r3, #15
 8000b24:	18fb      	adds	r3, r7, r3
 8000b26:	2201      	movs	r2, #1
 8000b28:	701a      	strb	r2, [r3, #0]
 8000b2a:	e003      	b.n	8000b34 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	18fb      	adds	r3, r7, r3
 8000b30:	2201      	movs	r2, #1
 8000b32:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000b34:	230f      	movs	r3, #15
 8000b36:	18fb      	adds	r3, r7, r3
 8000b38:	781b      	ldrb	r3, [r3, #0]
}
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b005      	add	sp, #20
 8000b40:	bd90      	pop	{r4, r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	20000014 	.word	0x20000014
 8000b48:	20000000 	.word	0x20000000
 8000b4c:	20000010 	.word	0x20000010

08000b50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <HAL_IncTick+0x1c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	001a      	movs	r2, r3
 8000b5a:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <HAL_IncTick+0x20>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	18d2      	adds	r2, r2, r3
 8000b60:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <HAL_IncTick+0x20>)
 8000b62:	601a      	str	r2, [r3, #0]
}
 8000b64:	46c0      	nop			; (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	46c0      	nop			; (mov r8, r8)
 8000b6c:	20000014 	.word	0x20000014
 8000b70:	20000488 	.word	0x20000488

08000b74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  return uwTick;
 8000b78:	4b02      	ldr	r3, [pc, #8]	; (8000b84 <HAL_GetTick+0x10>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
}
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	20000488 	.word	0x20000488

08000b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b90:	f7ff fff0 	bl	8000b74 <HAL_GetTick>
 8000b94:	0003      	movs	r3, r0
 8000b96:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	d005      	beq.n	8000bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ba2:	4b0a      	ldr	r3, [pc, #40]	; (8000bcc <HAL_Delay+0x44>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	001a      	movs	r2, r3
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	189b      	adds	r3, r3, r2
 8000bac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bae:	46c0      	nop			; (mov r8, r8)
 8000bb0:	f7ff ffe0 	bl	8000b74 <HAL_GetTick>
 8000bb4:	0002      	movs	r2, r0
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d8f7      	bhi.n	8000bb0 <HAL_Delay+0x28>
  {
  }
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b004      	add	sp, #16
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20000014 	.word	0x20000014

08000bd0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a06      	ldr	r2, [pc, #24]	; (8000bf8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000bde:	4013      	ands	r3, r2
 8000be0:	0019      	movs	r1, r3
 8000be2:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	430a      	orrs	r2, r1
 8000be8:	601a      	str	r2, [r3, #0]
}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40010000 	.word	0x40010000
 8000bf8:	fffff9ff 	.word	0xfffff9ff

08000bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bfc:	b590      	push	{r4, r7, lr}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	0002      	movs	r2, r0
 8000c04:	6039      	str	r1, [r7, #0]
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c10:	d828      	bhi.n	8000c64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c12:	4a2f      	ldr	r2, [pc, #188]	; (8000cd0 <__NVIC_SetPriority+0xd4>)
 8000c14:	1dfb      	adds	r3, r7, #7
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	089b      	lsrs	r3, r3, #2
 8000c1c:	33c0      	adds	r3, #192	; 0xc0
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	589b      	ldr	r3, [r3, r2]
 8000c22:	1dfa      	adds	r2, r7, #7
 8000c24:	7812      	ldrb	r2, [r2, #0]
 8000c26:	0011      	movs	r1, r2
 8000c28:	2203      	movs	r2, #3
 8000c2a:	400a      	ands	r2, r1
 8000c2c:	00d2      	lsls	r2, r2, #3
 8000c2e:	21ff      	movs	r1, #255	; 0xff
 8000c30:	4091      	lsls	r1, r2
 8000c32:	000a      	movs	r2, r1
 8000c34:	43d2      	mvns	r2, r2
 8000c36:	401a      	ands	r2, r3
 8000c38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	019b      	lsls	r3, r3, #6
 8000c3e:	22ff      	movs	r2, #255	; 0xff
 8000c40:	401a      	ands	r2, r3
 8000c42:	1dfb      	adds	r3, r7, #7
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	0018      	movs	r0, r3
 8000c48:	2303      	movs	r3, #3
 8000c4a:	4003      	ands	r3, r0
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c50:	481f      	ldr	r0, [pc, #124]	; (8000cd0 <__NVIC_SetPriority+0xd4>)
 8000c52:	1dfb      	adds	r3, r7, #7
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	b25b      	sxtb	r3, r3
 8000c58:	089b      	lsrs	r3, r3, #2
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	33c0      	adds	r3, #192	; 0xc0
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c62:	e031      	b.n	8000cc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c64:	4a1b      	ldr	r2, [pc, #108]	; (8000cd4 <__NVIC_SetPriority+0xd8>)
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	0019      	movs	r1, r3
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	400b      	ands	r3, r1
 8000c70:	3b08      	subs	r3, #8
 8000c72:	089b      	lsrs	r3, r3, #2
 8000c74:	3306      	adds	r3, #6
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	18d3      	adds	r3, r2, r3
 8000c7a:	3304      	adds	r3, #4
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	1dfa      	adds	r2, r7, #7
 8000c80:	7812      	ldrb	r2, [r2, #0]
 8000c82:	0011      	movs	r1, r2
 8000c84:	2203      	movs	r2, #3
 8000c86:	400a      	ands	r2, r1
 8000c88:	00d2      	lsls	r2, r2, #3
 8000c8a:	21ff      	movs	r1, #255	; 0xff
 8000c8c:	4091      	lsls	r1, r2
 8000c8e:	000a      	movs	r2, r1
 8000c90:	43d2      	mvns	r2, r2
 8000c92:	401a      	ands	r2, r3
 8000c94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	019b      	lsls	r3, r3, #6
 8000c9a:	22ff      	movs	r2, #255	; 0xff
 8000c9c:	401a      	ands	r2, r3
 8000c9e:	1dfb      	adds	r3, r7, #7
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	4003      	ands	r3, r0
 8000ca8:	00db      	lsls	r3, r3, #3
 8000caa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cac:	4809      	ldr	r0, [pc, #36]	; (8000cd4 <__NVIC_SetPriority+0xd8>)
 8000cae:	1dfb      	adds	r3, r7, #7
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	001c      	movs	r4, r3
 8000cb4:	230f      	movs	r3, #15
 8000cb6:	4023      	ands	r3, r4
 8000cb8:	3b08      	subs	r3, #8
 8000cba:	089b      	lsrs	r3, r3, #2
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	3306      	adds	r3, #6
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	18c3      	adds	r3, r0, r3
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	601a      	str	r2, [r3, #0]
}
 8000cc8:	46c0      	nop			; (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	b003      	add	sp, #12
 8000cce:	bd90      	pop	{r4, r7, pc}
 8000cd0:	e000e100 	.word	0xe000e100
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	1e5a      	subs	r2, r3, #1
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	045b      	lsls	r3, r3, #17
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d301      	bcc.n	8000cf0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cec:	2301      	movs	r3, #1
 8000cee:	e010      	b.n	8000d12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <SysTick_Config+0x44>)
 8000cf2:	687a      	ldr	r2, [r7, #4]
 8000cf4:	3a01      	subs	r2, #1
 8000cf6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	425b      	negs	r3, r3
 8000cfc:	2103      	movs	r1, #3
 8000cfe:	0018      	movs	r0, r3
 8000d00:	f7ff ff7c 	bl	8000bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d04:	4b05      	ldr	r3, [pc, #20]	; (8000d1c <SysTick_Config+0x44>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d0a:	4b04      	ldr	r3, [pc, #16]	; (8000d1c <SysTick_Config+0x44>)
 8000d0c:	2207      	movs	r2, #7
 8000d0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	0018      	movs	r0, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b002      	add	sp, #8
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	e000e010 	.word	0xe000e010

08000d20 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60b9      	str	r1, [r7, #8]
 8000d28:	607a      	str	r2, [r7, #4]
 8000d2a:	210f      	movs	r1, #15
 8000d2c:	187b      	adds	r3, r7, r1
 8000d2e:	1c02      	adds	r2, r0, #0
 8000d30:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d32:	68ba      	ldr	r2, [r7, #8]
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	b25b      	sxtb	r3, r3
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	f7ff ff5d 	bl	8000bfc <__NVIC_SetPriority>
}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b004      	add	sp, #16
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d4a:	b580      	push	{r7, lr}
 8000d4c:	b082      	sub	sp, #8
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f7ff ffbf 	bl	8000cd8 <SysTick_Config>
 8000d5a:	0003      	movs	r3, r0
}
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b002      	add	sp, #8
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d72:	e147      	b.n	8001004 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2101      	movs	r1, #1
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	4091      	lsls	r1, r2
 8000d7e:	000a      	movs	r2, r1
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d100      	bne.n	8000d8c <HAL_GPIO_Init+0x28>
 8000d8a:	e138      	b.n	8000ffe <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2203      	movs	r2, #3
 8000d92:	4013      	ands	r3, r2
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d005      	beq.n	8000da4 <HAL_GPIO_Init+0x40>
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	2203      	movs	r2, #3
 8000d9e:	4013      	ands	r3, r2
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	d130      	bne.n	8000e06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	689b      	ldr	r3, [r3, #8]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	2203      	movs	r2, #3
 8000db0:	409a      	lsls	r2, r3
 8000db2:	0013      	movs	r3, r2
 8000db4:	43da      	mvns	r2, r3
 8000db6:	693b      	ldr	r3, [r7, #16]
 8000db8:	4013      	ands	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	68da      	ldr	r2, [r3, #12]
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	005b      	lsls	r3, r3, #1
 8000dc4:	409a      	lsls	r2, r3
 8000dc6:	0013      	movs	r3, r2
 8000dc8:	693a      	ldr	r2, [r7, #16]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	693a      	ldr	r2, [r7, #16]
 8000dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dda:	2201      	movs	r2, #1
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	409a      	lsls	r2, r3
 8000de0:	0013      	movs	r3, r2
 8000de2:	43da      	mvns	r2, r3
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	4013      	ands	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	091b      	lsrs	r3, r3, #4
 8000df0:	2201      	movs	r2, #1
 8000df2:	401a      	ands	r2, r3
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	409a      	lsls	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	2b03      	cmp	r3, #3
 8000e10:	d017      	beq.n	8000e42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	43da      	mvns	r2, r3
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	4013      	ands	r3, r2
 8000e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	689a      	ldr	r2, [r3, #8]
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	409a      	lsls	r2, r3
 8000e34:	0013      	movs	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2203      	movs	r2, #3
 8000e48:	4013      	ands	r3, r2
 8000e4a:	2b02      	cmp	r3, #2
 8000e4c:	d123      	bne.n	8000e96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	08da      	lsrs	r2, r3, #3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	3208      	adds	r2, #8
 8000e56:	0092      	lsls	r2, r2, #2
 8000e58:	58d3      	ldr	r3, [r2, r3]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	2207      	movs	r2, #7
 8000e60:	4013      	ands	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	220f      	movs	r2, #15
 8000e66:	409a      	lsls	r2, r3
 8000e68:	0013      	movs	r3, r2
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	691a      	ldr	r2, [r3, #16]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	2107      	movs	r1, #7
 8000e7a:	400b      	ands	r3, r1
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	08da      	lsrs	r2, r3, #3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	3208      	adds	r2, #8
 8000e90:	0092      	lsls	r2, r2, #2
 8000e92:	6939      	ldr	r1, [r7, #16]
 8000e94:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	409a      	lsls	r2, r3
 8000ea4:	0013      	movs	r3, r2
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	4013      	ands	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	2203      	movs	r2, #3
 8000eb4:	401a      	ands	r2, r3
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	409a      	lsls	r2, r3
 8000ebc:	0013      	movs	r3, r2
 8000ebe:	693a      	ldr	r2, [r7, #16]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685a      	ldr	r2, [r3, #4]
 8000ece:	23c0      	movs	r3, #192	; 0xc0
 8000ed0:	029b      	lsls	r3, r3, #10
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	d100      	bne.n	8000ed8 <HAL_GPIO_Init+0x174>
 8000ed6:	e092      	b.n	8000ffe <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000ed8:	4a50      	ldr	r2, [pc, #320]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	089b      	lsrs	r3, r3, #2
 8000ede:	3318      	adds	r3, #24
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	589b      	ldr	r3, [r3, r2]
 8000ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	2203      	movs	r2, #3
 8000eea:	4013      	ands	r3, r2
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	220f      	movs	r2, #15
 8000ef0:	409a      	lsls	r2, r3
 8000ef2:	0013      	movs	r3, r2
 8000ef4:	43da      	mvns	r2, r3
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	4013      	ands	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	23a0      	movs	r3, #160	; 0xa0
 8000f00:	05db      	lsls	r3, r3, #23
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d013      	beq.n	8000f2e <HAL_GPIO_Init+0x1ca>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a45      	ldr	r2, [pc, #276]	; (8001020 <HAL_GPIO_Init+0x2bc>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d00d      	beq.n	8000f2a <HAL_GPIO_Init+0x1c6>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a44      	ldr	r2, [pc, #272]	; (8001024 <HAL_GPIO_Init+0x2c0>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d007      	beq.n	8000f26 <HAL_GPIO_Init+0x1c2>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a43      	ldr	r2, [pc, #268]	; (8001028 <HAL_GPIO_Init+0x2c4>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d101      	bne.n	8000f22 <HAL_GPIO_Init+0x1be>
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e006      	b.n	8000f30 <HAL_GPIO_Init+0x1cc>
 8000f22:	2305      	movs	r3, #5
 8000f24:	e004      	b.n	8000f30 <HAL_GPIO_Init+0x1cc>
 8000f26:	2302      	movs	r3, #2
 8000f28:	e002      	b.n	8000f30 <HAL_GPIO_Init+0x1cc>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e000      	b.n	8000f30 <HAL_GPIO_Init+0x1cc>
 8000f2e:	2300      	movs	r3, #0
 8000f30:	697a      	ldr	r2, [r7, #20]
 8000f32:	2103      	movs	r1, #3
 8000f34:	400a      	ands	r2, r1
 8000f36:	00d2      	lsls	r2, r2, #3
 8000f38:	4093      	lsls	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000f40:	4936      	ldr	r1, [pc, #216]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	089b      	lsrs	r3, r3, #2
 8000f46:	3318      	adds	r3, #24
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f4e:	4b33      	ldr	r3, [pc, #204]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	43da      	mvns	r2, r3
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685a      	ldr	r2, [r3, #4]
 8000f62:	2380      	movs	r3, #128	; 0x80
 8000f64:	035b      	lsls	r3, r3, #13
 8000f66:	4013      	ands	r3, r2
 8000f68:	d003      	beq.n	8000f72 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000f6a:	693a      	ldr	r2, [r7, #16]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f72:	4b2a      	ldr	r3, [pc, #168]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000f78:	4b28      	ldr	r3, [pc, #160]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000f7a:	685b      	ldr	r3, [r3, #4]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	43da      	mvns	r2, r3
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685a      	ldr	r2, [r3, #4]
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	039b      	lsls	r3, r3, #14
 8000f90:	4013      	ands	r3, r2
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000fa2:	4a1e      	ldr	r2, [pc, #120]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000fa4:	2384      	movs	r3, #132	; 0x84
 8000fa6:	58d3      	ldr	r3, [r2, r3]
 8000fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	43da      	mvns	r2, r3
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	2380      	movs	r3, #128	; 0x80
 8000fba:	029b      	lsls	r3, r3, #10
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	d003      	beq.n	8000fc8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fc8:	4914      	ldr	r1, [pc, #80]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000fca:	2284      	movs	r2, #132	; 0x84
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000fd0:	4a12      	ldr	r2, [pc, #72]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	58d3      	ldr	r3, [r2, r3]
 8000fd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	43da      	mvns	r2, r3
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	685a      	ldr	r2, [r3, #4]
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	025b      	lsls	r3, r3, #9
 8000fea:	4013      	ands	r3, r2
 8000fec:	d003      	beq.n	8000ff6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ff6:	4909      	ldr	r1, [pc, #36]	; (800101c <HAL_GPIO_Init+0x2b8>)
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	3301      	adds	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	40da      	lsrs	r2, r3
 800100c:	1e13      	subs	r3, r2, #0
 800100e:	d000      	beq.n	8001012 <HAL_GPIO_Init+0x2ae>
 8001010:	e6b0      	b.n	8000d74 <HAL_GPIO_Init+0x10>
  }
}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	46c0      	nop			; (mov r8, r8)
 8001016:	46bd      	mov	sp, r7
 8001018:	b006      	add	sp, #24
 800101a:	bd80      	pop	{r7, pc}
 800101c:	40021800 	.word	0x40021800
 8001020:	50000400 	.word	0x50000400
 8001024:	50000800 	.word	0x50000800
 8001028:	50000c00 	.word	0x50000c00

0800102c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	0008      	movs	r0, r1
 8001036:	0011      	movs	r1, r2
 8001038:	1cbb      	adds	r3, r7, #2
 800103a:	1c02      	adds	r2, r0, #0
 800103c:	801a      	strh	r2, [r3, #0]
 800103e:	1c7b      	adds	r3, r7, #1
 8001040:	1c0a      	adds	r2, r1, #0
 8001042:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001044:	1c7b      	adds	r3, r7, #1
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d004      	beq.n	8001056 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800104c:	1cbb      	adds	r3, r7, #2
 800104e:	881a      	ldrh	r2, [r3, #0]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001054:	e003      	b.n	800105e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001056:	1cbb      	adds	r3, r7, #2
 8001058:	881a      	ldrh	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	46bd      	mov	sp, r7
 8001062:	b002      	add	sp, #8
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e082      	b.n	8001180 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2241      	movs	r2, #65	; 0x41
 800107e:	5c9b      	ldrb	r3, [r3, r2]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d107      	bne.n	8001096 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2240      	movs	r2, #64	; 0x40
 800108a:	2100      	movs	r1, #0
 800108c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	0018      	movs	r0, r3
 8001092:	f7ff fb19 	bl	80006c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2241      	movs	r2, #65	; 0x41
 800109a:	2124      	movs	r1, #36	; 0x24
 800109c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2101      	movs	r1, #1
 80010aa:	438a      	bics	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4934      	ldr	r1, [pc, #208]	; (8001188 <HAL_I2C_Init+0x120>)
 80010b8:	400a      	ands	r2, r1
 80010ba:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	689a      	ldr	r2, [r3, #8]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4931      	ldr	r1, [pc, #196]	; (800118c <HAL_I2C_Init+0x124>)
 80010c8:	400a      	ands	r2, r1
 80010ca:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d108      	bne.n	80010e6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2180      	movs	r1, #128	; 0x80
 80010de:	0209      	lsls	r1, r1, #8
 80010e0:	430a      	orrs	r2, r1
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	e007      	b.n	80010f6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689a      	ldr	r2, [r3, #8]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2184      	movs	r1, #132	; 0x84
 80010f0:	0209      	lsls	r1, r1, #8
 80010f2:	430a      	orrs	r2, r1
 80010f4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	68db      	ldr	r3, [r3, #12]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d104      	bne.n	8001108 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2280      	movs	r2, #128	; 0x80
 8001104:	0112      	lsls	r2, r2, #4
 8001106:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	491f      	ldr	r1, [pc, #124]	; (8001190 <HAL_I2C_Init+0x128>)
 8001114:	430a      	orrs	r2, r1
 8001116:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68da      	ldr	r2, [r3, #12]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	491a      	ldr	r1, [pc, #104]	; (800118c <HAL_I2C_Init+0x124>)
 8001124:	400a      	ands	r2, r1
 8001126:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	691a      	ldr	r2, [r3, #16]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	431a      	orrs	r2, r3
 8001132:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	430a      	orrs	r2, r1
 8001140:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69d9      	ldr	r1, [r3, #28]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6a1a      	ldr	r2, [r3, #32]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	430a      	orrs	r2, r1
 8001150:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2101      	movs	r1, #1
 800115e:	430a      	orrs	r2, r1
 8001160:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2241      	movs	r2, #65	; 0x41
 800116c:	2120      	movs	r1, #32
 800116e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2242      	movs	r2, #66	; 0x42
 800117a:	2100      	movs	r1, #0
 800117c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b002      	add	sp, #8
 8001186:	bd80      	pop	{r7, pc}
 8001188:	f0ffffff 	.word	0xf0ffffff
 800118c:	ffff7fff 	.word	0xffff7fff
 8001190:	02008000 	.word	0x02008000

08001194 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b089      	sub	sp, #36	; 0x24
 8001198:	af02      	add	r7, sp, #8
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	0008      	movs	r0, r1
 800119e:	607a      	str	r2, [r7, #4]
 80011a0:	0019      	movs	r1, r3
 80011a2:	230a      	movs	r3, #10
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	1c02      	adds	r2, r0, #0
 80011a8:	801a      	strh	r2, [r3, #0]
 80011aa:	2308      	movs	r3, #8
 80011ac:	18fb      	adds	r3, r7, r3
 80011ae:	1c0a      	adds	r2, r1, #0
 80011b0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	2241      	movs	r2, #65	; 0x41
 80011b6:	5c9b      	ldrb	r3, [r3, r2]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b20      	cmp	r3, #32
 80011bc:	d000      	beq.n	80011c0 <HAL_I2C_Master_Transmit+0x2c>
 80011be:	e0e7      	b.n	8001390 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	2240      	movs	r2, #64	; 0x40
 80011c4:	5c9b      	ldrb	r3, [r3, r2]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d101      	bne.n	80011ce <HAL_I2C_Master_Transmit+0x3a>
 80011ca:	2302      	movs	r3, #2
 80011cc:	e0e1      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	2240      	movs	r2, #64	; 0x40
 80011d2:	2101      	movs	r1, #1
 80011d4:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011d6:	f7ff fccd 	bl	8000b74 <HAL_GetTick>
 80011da:	0003      	movs	r3, r0
 80011dc:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	0219      	lsls	r1, r3, #8
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2319      	movs	r3, #25
 80011ea:	2201      	movs	r2, #1
 80011ec:	f000 fa8e 	bl	800170c <I2C_WaitOnFlagUntilTimeout>
 80011f0:	1e03      	subs	r3, r0, #0
 80011f2:	d001      	beq.n	80011f8 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e0cc      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2241      	movs	r2, #65	; 0x41
 80011fc:	2121      	movs	r1, #33	; 0x21
 80011fe:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2242      	movs	r2, #66	; 0x42
 8001204:	2110      	movs	r1, #16
 8001206:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2200      	movs	r2, #0
 800120c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2208      	movs	r2, #8
 8001218:	18ba      	adds	r2, r7, r2
 800121a:	8812      	ldrh	r2, [r2, #0]
 800121c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2200      	movs	r2, #0
 8001222:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001228:	b29b      	uxth	r3, r3
 800122a:	2bff      	cmp	r3, #255	; 0xff
 800122c:	d911      	bls.n	8001252 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	22ff      	movs	r2, #255	; 0xff
 8001232:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001238:	b2da      	uxtb	r2, r3
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	045c      	lsls	r4, r3, #17
 800123e:	230a      	movs	r3, #10
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	8819      	ldrh	r1, [r3, #0]
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	4b55      	ldr	r3, [pc, #340]	; (800139c <HAL_I2C_Master_Transmit+0x208>)
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	0023      	movs	r3, r4
 800124c:	f000 fc18 	bl	8001a80 <I2C_TransferConfig>
 8001250:	e075      	b.n	800133e <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001256:	b29a      	uxth	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001260:	b2da      	uxtb	r2, r3
 8001262:	2380      	movs	r3, #128	; 0x80
 8001264:	049c      	lsls	r4, r3, #18
 8001266:	230a      	movs	r3, #10
 8001268:	18fb      	adds	r3, r7, r3
 800126a:	8819      	ldrh	r1, [r3, #0]
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	4b4b      	ldr	r3, [pc, #300]	; (800139c <HAL_I2C_Master_Transmit+0x208>)
 8001270:	9300      	str	r3, [sp, #0]
 8001272:	0023      	movs	r3, r4
 8001274:	f000 fc04 	bl	8001a80 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001278:	e061      	b.n	800133e <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800127a:	697a      	ldr	r2, [r7, #20]
 800127c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	0018      	movs	r0, r3
 8001282:	f000 fa82 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 8001286:	1e03      	subs	r3, r0, #0
 8001288:	d001      	beq.n	800128e <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e081      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001292:	781a      	ldrb	r2, [r3, #0]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	3b01      	subs	r3, #1
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012b6:	3b01      	subs	r3, #1
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c2:	b29b      	uxth	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d03a      	beq.n	800133e <HAL_I2C_Master_Transmit+0x1aa>
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d136      	bne.n	800133e <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012d2:	68f8      	ldr	r0, [r7, #12]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	0013      	movs	r3, r2
 80012da:	2200      	movs	r2, #0
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	f000 fa15 	bl	800170c <I2C_WaitOnFlagUntilTimeout>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d001      	beq.n	80012ea <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e053      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	2bff      	cmp	r3, #255	; 0xff
 80012f2:	d911      	bls.n	8001318 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	22ff      	movs	r2, #255	; 0xff
 80012f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	045c      	lsls	r4, r3, #17
 8001304:	230a      	movs	r3, #10
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	8819      	ldrh	r1, [r3, #0]
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	2300      	movs	r3, #0
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	0023      	movs	r3, r4
 8001312:	f000 fbb5 	bl	8001a80 <I2C_TransferConfig>
 8001316:	e012      	b.n	800133e <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800131c:	b29a      	uxth	r2, r3
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001326:	b2da      	uxtb	r2, r3
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	049c      	lsls	r4, r3, #18
 800132c:	230a      	movs	r3, #10
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	8819      	ldrh	r1, [r3, #0]
 8001332:	68f8      	ldr	r0, [r7, #12]
 8001334:	2300      	movs	r3, #0
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	0023      	movs	r3, r4
 800133a:	f000 fba1 	bl	8001a80 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001342:	b29b      	uxth	r3, r3
 8001344:	2b00      	cmp	r3, #0
 8001346:	d198      	bne.n	800127a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	0018      	movs	r0, r3
 8001350:	f000 fa5a 	bl	8001808 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001354:	1e03      	subs	r3, r0, #0
 8001356:	d001      	beq.n	800135c <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e01a      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2220      	movs	r2, #32
 8001362:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	490c      	ldr	r1, [pc, #48]	; (80013a0 <HAL_I2C_Master_Transmit+0x20c>)
 8001370:	400a      	ands	r2, r1
 8001372:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2241      	movs	r2, #65	; 0x41
 8001378:	2120      	movs	r1, #32
 800137a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2242      	movs	r2, #66	; 0x42
 8001380:	2100      	movs	r1, #0
 8001382:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2240      	movs	r2, #64	; 0x40
 8001388:	2100      	movs	r1, #0
 800138a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800138c:	2300      	movs	r3, #0
 800138e:	e000      	b.n	8001392 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001390:	2302      	movs	r3, #2
  }
}
 8001392:	0018      	movs	r0, r3
 8001394:	46bd      	mov	sp, r7
 8001396:	b007      	add	sp, #28
 8001398:	bd90      	pop	{r4, r7, pc}
 800139a:	46c0      	nop			; (mov r8, r8)
 800139c:	80002000 	.word	0x80002000
 80013a0:	fe00e800 	.word	0xfe00e800

080013a4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80013a4:	b590      	push	{r4, r7, lr}
 80013a6:	b089      	sub	sp, #36	; 0x24
 80013a8:	af02      	add	r7, sp, #8
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	000c      	movs	r4, r1
 80013ae:	0010      	movs	r0, r2
 80013b0:	0019      	movs	r1, r3
 80013b2:	230a      	movs	r3, #10
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	1c22      	adds	r2, r4, #0
 80013b8:	801a      	strh	r2, [r3, #0]
 80013ba:	2308      	movs	r3, #8
 80013bc:	18fb      	adds	r3, r7, r3
 80013be:	1c02      	adds	r2, r0, #0
 80013c0:	801a      	strh	r2, [r3, #0]
 80013c2:	1dbb      	adds	r3, r7, #6
 80013c4:	1c0a      	adds	r2, r1, #0
 80013c6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2241      	movs	r2, #65	; 0x41
 80013cc:	5c9b      	ldrb	r3, [r3, r2]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	2b20      	cmp	r3, #32
 80013d2:	d000      	beq.n	80013d6 <HAL_I2C_Mem_Write+0x32>
 80013d4:	e10c      	b.n	80015f0 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80013d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d004      	beq.n	80013e6 <HAL_I2C_Mem_Write+0x42>
 80013dc:	232c      	movs	r3, #44	; 0x2c
 80013de:	18fb      	adds	r3, r7, r3
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d105      	bne.n	80013f2 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2280      	movs	r2, #128	; 0x80
 80013ea:	0092      	lsls	r2, r2, #2
 80013ec:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e0ff      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2240      	movs	r2, #64	; 0x40
 80013f6:	5c9b      	ldrb	r3, [r3, r2]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d101      	bne.n	8001400 <HAL_I2C_Mem_Write+0x5c>
 80013fc:	2302      	movs	r3, #2
 80013fe:	e0f8      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2240      	movs	r2, #64	; 0x40
 8001404:	2101      	movs	r1, #1
 8001406:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001408:	f7ff fbb4 	bl	8000b74 <HAL_GetTick>
 800140c:	0003      	movs	r3, r0
 800140e:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001410:	2380      	movs	r3, #128	; 0x80
 8001412:	0219      	lsls	r1, r3, #8
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	9300      	str	r3, [sp, #0]
 800141a:	2319      	movs	r3, #25
 800141c:	2201      	movs	r2, #1
 800141e:	f000 f975 	bl	800170c <I2C_WaitOnFlagUntilTimeout>
 8001422:	1e03      	subs	r3, r0, #0
 8001424:	d001      	beq.n	800142a <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e0e3      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2241      	movs	r2, #65	; 0x41
 800142e:	2121      	movs	r1, #33	; 0x21
 8001430:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2242      	movs	r2, #66	; 0x42
 8001436:	2140      	movs	r1, #64	; 0x40
 8001438:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2200      	movs	r2, #0
 800143e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001444:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	222c      	movs	r2, #44	; 0x2c
 800144a:	18ba      	adds	r2, r7, r2
 800144c:	8812      	ldrh	r2, [r2, #0]
 800144e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001456:	1dbb      	adds	r3, r7, #6
 8001458:	881c      	ldrh	r4, [r3, #0]
 800145a:	2308      	movs	r3, #8
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	881a      	ldrh	r2, [r3, #0]
 8001460:	230a      	movs	r3, #10
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	8819      	ldrh	r1, [r3, #0]
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	9301      	str	r3, [sp, #4]
 800146c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800146e:	9300      	str	r3, [sp, #0]
 8001470:	0023      	movs	r3, r4
 8001472:	f000 f8c5 	bl	8001600 <I2C_RequestMemoryWrite>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d005      	beq.n	8001486 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2240      	movs	r2, #64	; 0x40
 800147e:	2100      	movs	r1, #0
 8001480:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e0b5      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148a:	b29b      	uxth	r3, r3
 800148c:	2bff      	cmp	r3, #255	; 0xff
 800148e:	d911      	bls.n	80014b4 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	22ff      	movs	r2, #255	; 0xff
 8001494:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800149a:	b2da      	uxtb	r2, r3
 800149c:	2380      	movs	r3, #128	; 0x80
 800149e:	045c      	lsls	r4, r3, #17
 80014a0:	230a      	movs	r3, #10
 80014a2:	18fb      	adds	r3, r7, r3
 80014a4:	8819      	ldrh	r1, [r3, #0]
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	2300      	movs	r3, #0
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	0023      	movs	r3, r4
 80014ae:	f000 fae7 	bl	8001a80 <I2C_TransferConfig>
 80014b2:	e012      	b.n	80014da <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014c2:	b2da      	uxtb	r2, r3
 80014c4:	2380      	movs	r3, #128	; 0x80
 80014c6:	049c      	lsls	r4, r3, #18
 80014c8:	230a      	movs	r3, #10
 80014ca:	18fb      	adds	r3, r7, r3
 80014cc:	8819      	ldrh	r1, [r3, #0]
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	2300      	movs	r3, #0
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	0023      	movs	r3, r4
 80014d6:	f000 fad3 	bl	8001a80 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 f952 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 80014e6:	1e03      	subs	r3, r0, #0
 80014e8:	d001      	beq.n	80014ee <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e081      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014fe:	1c5a      	adds	r2, r3, #1
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001508:	b29b      	uxth	r3, r3
 800150a:	3b01      	subs	r3, #1
 800150c:	b29a      	uxth	r2, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001516:	3b01      	subs	r3, #1
 8001518:	b29a      	uxth	r2, r3
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001522:	b29b      	uxth	r3, r3
 8001524:	2b00      	cmp	r3, #0
 8001526:	d03a      	beq.n	800159e <HAL_I2C_Mem_Write+0x1fa>
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800152c:	2b00      	cmp	r3, #0
 800152e:	d136      	bne.n	800159e <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001532:	68f8      	ldr	r0, [r7, #12]
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	0013      	movs	r3, r2
 800153a:	2200      	movs	r2, #0
 800153c:	2180      	movs	r1, #128	; 0x80
 800153e:	f000 f8e5 	bl	800170c <I2C_WaitOnFlagUntilTimeout>
 8001542:	1e03      	subs	r3, r0, #0
 8001544:	d001      	beq.n	800154a <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e053      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800154e:	b29b      	uxth	r3, r3
 8001550:	2bff      	cmp	r3, #255	; 0xff
 8001552:	d911      	bls.n	8001578 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	22ff      	movs	r2, #255	; 0xff
 8001558:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800155e:	b2da      	uxtb	r2, r3
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	045c      	lsls	r4, r3, #17
 8001564:	230a      	movs	r3, #10
 8001566:	18fb      	adds	r3, r7, r3
 8001568:	8819      	ldrh	r1, [r3, #0]
 800156a:	68f8      	ldr	r0, [r7, #12]
 800156c:	2300      	movs	r3, #0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	0023      	movs	r3, r4
 8001572:	f000 fa85 	bl	8001a80 <I2C_TransferConfig>
 8001576:	e012      	b.n	800159e <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800157c:	b29a      	uxth	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001586:	b2da      	uxtb	r2, r3
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	049c      	lsls	r4, r3, #18
 800158c:	230a      	movs	r3, #10
 800158e:	18fb      	adds	r3, r7, r3
 8001590:	8819      	ldrh	r1, [r3, #0]
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	2300      	movs	r3, #0
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	0023      	movs	r3, r4
 800159a:	f000 fa71 	bl	8001a80 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d198      	bne.n	80014da <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015a8:	697a      	ldr	r2, [r7, #20]
 80015aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f92a 	bl	8001808 <I2C_WaitOnSTOPFlagUntilTimeout>
 80015b4:	1e03      	subs	r3, r0, #0
 80015b6:	d001      	beq.n	80015bc <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e01a      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2220      	movs	r2, #32
 80015c2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	685a      	ldr	r2, [r3, #4]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	490b      	ldr	r1, [pc, #44]	; (80015fc <HAL_I2C_Mem_Write+0x258>)
 80015d0:	400a      	ands	r2, r1
 80015d2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2241      	movs	r2, #65	; 0x41
 80015d8:	2120      	movs	r1, #32
 80015da:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2242      	movs	r2, #66	; 0x42
 80015e0:	2100      	movs	r1, #0
 80015e2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2240      	movs	r2, #64	; 0x40
 80015e8:	2100      	movs	r1, #0
 80015ea:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015ec:	2300      	movs	r3, #0
 80015ee:	e000      	b.n	80015f2 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 80015f0:	2302      	movs	r3, #2
  }
}
 80015f2:	0018      	movs	r0, r3
 80015f4:	46bd      	mov	sp, r7
 80015f6:	b007      	add	sp, #28
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	fe00e800 	.word	0xfe00e800

08001600 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af02      	add	r7, sp, #8
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	000c      	movs	r4, r1
 800160a:	0010      	movs	r0, r2
 800160c:	0019      	movs	r1, r3
 800160e:	250a      	movs	r5, #10
 8001610:	197b      	adds	r3, r7, r5
 8001612:	1c22      	adds	r2, r4, #0
 8001614:	801a      	strh	r2, [r3, #0]
 8001616:	2308      	movs	r3, #8
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	1c02      	adds	r2, r0, #0
 800161c:	801a      	strh	r2, [r3, #0]
 800161e:	1dbb      	adds	r3, r7, #6
 8001620:	1c0a      	adds	r2, r1, #0
 8001622:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001624:	1dbb      	adds	r3, r7, #6
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	045c      	lsls	r4, r3, #17
 800162e:	197b      	adds	r3, r7, r5
 8001630:	8819      	ldrh	r1, [r3, #0]
 8001632:	68f8      	ldr	r0, [r7, #12]
 8001634:	4b23      	ldr	r3, [pc, #140]	; (80016c4 <I2C_RequestMemoryWrite+0xc4>)
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	0023      	movs	r3, r4
 800163a:	f000 fa21 	bl	8001a80 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800163e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001640:	6a39      	ldr	r1, [r7, #32]
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	0018      	movs	r0, r3
 8001646:	f000 f8a0 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 800164a:	1e03      	subs	r3, r0, #0
 800164c:	d001      	beq.n	8001652 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800164e:	2301      	movs	r3, #1
 8001650:	e033      	b.n	80016ba <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001652:	1dbb      	adds	r3, r7, #6
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d107      	bne.n	800166a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800165a:	2308      	movs	r3, #8
 800165c:	18fb      	adds	r3, r7, r3
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	b2da      	uxtb	r2, r3
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	629a      	str	r2, [r3, #40]	; 0x28
 8001668:	e019      	b.n	800169e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800166a:	2308      	movs	r3, #8
 800166c:	18fb      	adds	r3, r7, r3
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	b29b      	uxth	r3, r3
 8001674:	b2da      	uxtb	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800167c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167e:	6a39      	ldr	r1, [r7, #32]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	0018      	movs	r0, r3
 8001684:	f000 f881 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 8001688:	1e03      	subs	r3, r0, #0
 800168a:	d001      	beq.n	8001690 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e014      	b.n	80016ba <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001690:	2308      	movs	r3, #8
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	b2da      	uxtb	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800169e:	6a3a      	ldr	r2, [r7, #32]
 80016a0:	68f8      	ldr	r0, [r7, #12]
 80016a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	0013      	movs	r3, r2
 80016a8:	2200      	movs	r2, #0
 80016aa:	2180      	movs	r1, #128	; 0x80
 80016ac:	f000 f82e 	bl	800170c <I2C_WaitOnFlagUntilTimeout>
 80016b0:	1e03      	subs	r3, r0, #0
 80016b2:	d001      	beq.n	80016b8 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e000      	b.n	80016ba <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b004      	add	sp, #16
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	46c0      	nop			; (mov r8, r8)
 80016c4:	80002000 	.word	0x80002000

080016c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	2202      	movs	r2, #2
 80016d8:	4013      	ands	r3, r2
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d103      	bne.n	80016e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2200      	movs	r2, #0
 80016e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	2201      	movs	r2, #1
 80016ee:	4013      	ands	r3, r2
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d007      	beq.n	8001704 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	699a      	ldr	r2, [r3, #24]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2101      	movs	r1, #1
 8001700:	430a      	orrs	r2, r1
 8001702:	619a      	str	r2, [r3, #24]
  }
}
 8001704:	46c0      	nop			; (mov r8, r8)
 8001706:	46bd      	mov	sp, r7
 8001708:	b002      	add	sp, #8
 800170a:	bd80      	pop	{r7, pc}

0800170c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	1dfb      	adds	r3, r7, #7
 800171a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800171c:	e021      	b.n	8001762 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	3301      	adds	r3, #1
 8001722:	d01e      	beq.n	8001762 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001724:	f7ff fa26 	bl	8000b74 <HAL_GetTick>
 8001728:	0002      	movs	r2, r0
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d302      	bcc.n	800173a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d113      	bne.n	8001762 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800173e:	2220      	movs	r2, #32
 8001740:	431a      	orrs	r2, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	2241      	movs	r2, #65	; 0x41
 800174a:	2120      	movs	r1, #32
 800174c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2242      	movs	r2, #66	; 0x42
 8001752:	2100      	movs	r1, #0
 8001754:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2240      	movs	r2, #64	; 0x40
 800175a:	2100      	movs	r1, #0
 800175c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	68ba      	ldr	r2, [r7, #8]
 800176a:	4013      	ands	r3, r2
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	425a      	negs	r2, r3
 8001772:	4153      	adcs	r3, r2
 8001774:	b2db      	uxtb	r3, r3
 8001776:	001a      	movs	r2, r3
 8001778:	1dfb      	adds	r3, r7, #7
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d0ce      	beq.n	800171e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	0018      	movs	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	b004      	add	sp, #16
 8001788:	bd80      	pop	{r7, pc}

0800178a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b084      	sub	sp, #16
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001796:	e02b      	b.n	80017f0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	0018      	movs	r0, r3
 80017a0:	f000 f86e 	bl	8001880 <I2C_IsErrorOccurred>
 80017a4:	1e03      	subs	r3, r0, #0
 80017a6:	d001      	beq.n	80017ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e029      	b.n	8001800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	3301      	adds	r3, #1
 80017b0:	d01e      	beq.n	80017f0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017b2:	f7ff f9df 	bl	8000b74 <HAL_GetTick>
 80017b6:	0002      	movs	r2, r0
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d302      	bcc.n	80017c8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d113      	bne.n	80017f0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017cc:	2220      	movs	r2, #32
 80017ce:	431a      	orrs	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	2241      	movs	r2, #65	; 0x41
 80017d8:	2120      	movs	r1, #32
 80017da:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	2242      	movs	r2, #66	; 0x42
 80017e0:	2100      	movs	r1, #0
 80017e2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2240      	movs	r2, #64	; 0x40
 80017e8:	2100      	movs	r1, #0
 80017ea:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e007      	b.n	8001800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	2202      	movs	r2, #2
 80017f8:	4013      	ands	r3, r2
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d1cc      	bne.n	8001798 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	0018      	movs	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	b004      	add	sp, #16
 8001806:	bd80      	pop	{r7, pc}

08001808 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001814:	e028      	b.n	8001868 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	0018      	movs	r0, r3
 800181e:	f000 f82f 	bl	8001880 <I2C_IsErrorOccurred>
 8001822:	1e03      	subs	r3, r0, #0
 8001824:	d001      	beq.n	800182a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e026      	b.n	8001878 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800182a:	f7ff f9a3 	bl	8000b74 <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	68ba      	ldr	r2, [r7, #8]
 8001836:	429a      	cmp	r2, r3
 8001838:	d302      	bcc.n	8001840 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d113      	bne.n	8001868 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001844:	2220      	movs	r2, #32
 8001846:	431a      	orrs	r2, r3
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	2241      	movs	r2, #65	; 0x41
 8001850:	2120      	movs	r1, #32
 8001852:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2242      	movs	r2, #66	; 0x42
 8001858:	2100      	movs	r1, #0
 800185a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2240      	movs	r2, #64	; 0x40
 8001860:	2100      	movs	r1, #0
 8001862:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e007      	b.n	8001878 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	2220      	movs	r2, #32
 8001870:	4013      	ands	r3, r2
 8001872:	2b20      	cmp	r3, #32
 8001874:	d1cf      	bne.n	8001816 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001876:	2300      	movs	r3, #0
}
 8001878:	0018      	movs	r0, r3
 800187a:	46bd      	mov	sp, r7
 800187c:	b004      	add	sp, #16
 800187e:	bd80      	pop	{r7, pc}

08001880 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b08b      	sub	sp, #44	; 0x2c
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800188c:	2327      	movs	r3, #39	; 0x27
 800188e:	18fb      	adds	r3, r7, r3
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	699b      	ldr	r3, [r3, #24]
 800189a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	2210      	movs	r2, #16
 80018a8:	4013      	ands	r3, r2
 80018aa:	d100      	bne.n	80018ae <I2C_IsErrorOccurred+0x2e>
 80018ac:	e082      	b.n	80019b4 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2210      	movs	r2, #16
 80018b4:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80018b6:	e060      	b.n	800197a <I2C_IsErrorOccurred+0xfa>
 80018b8:	2427      	movs	r4, #39	; 0x27
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	193a      	adds	r2, r7, r4
 80018be:	7812      	ldrb	r2, [r2, #0]
 80018c0:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	3301      	adds	r3, #1
 80018c6:	d058      	beq.n	800197a <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80018c8:	f7ff f954 	bl	8000b74 <HAL_GetTick>
 80018cc:	0002      	movs	r2, r0
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d306      	bcc.n	80018e6 <I2C_IsErrorOccurred+0x66>
 80018d8:	193b      	adds	r3, r7, r4
 80018da:	193a      	adds	r2, r7, r4
 80018dc:	7812      	ldrb	r2, [r2, #0]
 80018de:	701a      	strb	r2, [r3, #0]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d149      	bne.n	800197a <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	685a      	ldr	r2, [r3, #4]
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	01db      	lsls	r3, r3, #7
 80018f0:	4013      	ands	r3, r2
 80018f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80018f4:	2013      	movs	r0, #19
 80018f6:	183b      	adds	r3, r7, r0
 80018f8:	68fa      	ldr	r2, [r7, #12]
 80018fa:	2142      	movs	r1, #66	; 0x42
 80018fc:	5c52      	ldrb	r2, [r2, r1]
 80018fe:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	699a      	ldr	r2, [r3, #24]
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	401a      	ands	r2, r3
 800190c:	2380      	movs	r3, #128	; 0x80
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	429a      	cmp	r2, r3
 8001912:	d126      	bne.n	8001962 <I2C_IsErrorOccurred+0xe2>
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	01db      	lsls	r3, r3, #7
 800191a:	429a      	cmp	r2, r3
 800191c:	d021      	beq.n	8001962 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800191e:	183b      	adds	r3, r7, r0
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b20      	cmp	r3, #32
 8001924:	d01d      	beq.n	8001962 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	01c9      	lsls	r1, r1, #7
 8001934:	430a      	orrs	r2, r1
 8001936:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001938:	f7ff f91c 	bl	8000b74 <HAL_GetTick>
 800193c:	0003      	movs	r3, r0
 800193e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001940:	e00f      	b.n	8001962 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001942:	f7ff f917 	bl	8000b74 <HAL_GetTick>
 8001946:	0002      	movs	r2, r0
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	2b19      	cmp	r3, #25
 800194e:	d908      	bls.n	8001962 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8001950:	6a3b      	ldr	r3, [r7, #32]
 8001952:	2220      	movs	r2, #32
 8001954:	4313      	orrs	r3, r2
 8001956:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001958:	2327      	movs	r3, #39	; 0x27
 800195a:	18fb      	adds	r3, r7, r3
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]

              break;
 8001960:	e00b      	b.n	800197a <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	2220      	movs	r2, #32
 800196a:	4013      	ands	r3, r2
 800196c:	2127      	movs	r1, #39	; 0x27
 800196e:	187a      	adds	r2, r7, r1
 8001970:	1879      	adds	r1, r7, r1
 8001972:	7809      	ldrb	r1, [r1, #0]
 8001974:	7011      	strb	r1, [r2, #0]
 8001976:	2b20      	cmp	r3, #32
 8001978:	d1e3      	bne.n	8001942 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	2220      	movs	r2, #32
 8001982:	4013      	ands	r3, r2
 8001984:	2b20      	cmp	r3, #32
 8001986:	d004      	beq.n	8001992 <I2C_IsErrorOccurred+0x112>
 8001988:	2327      	movs	r3, #39	; 0x27
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d092      	beq.n	80018b8 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001992:	2327      	movs	r3, #39	; 0x27
 8001994:	18fb      	adds	r3, r7, r3
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d103      	bne.n	80019a4 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2220      	movs	r2, #32
 80019a2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80019a4:	6a3b      	ldr	r3, [r7, #32]
 80019a6:	2204      	movs	r2, #4
 80019a8:	4313      	orrs	r3, r2
 80019aa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80019ac:	2327      	movs	r3, #39	; 0x27
 80019ae:	18fb      	adds	r3, r7, r3
 80019b0:	2201      	movs	r2, #1
 80019b2:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	699b      	ldr	r3, [r3, #24]
 80019ba:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	2380      	movs	r3, #128	; 0x80
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	4013      	ands	r3, r2
 80019c4:	d00c      	beq.n	80019e0 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80019c6:	6a3b      	ldr	r3, [r7, #32]
 80019c8:	2201      	movs	r2, #1
 80019ca:	4313      	orrs	r3, r2
 80019cc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2280      	movs	r2, #128	; 0x80
 80019d4:	0052      	lsls	r2, r2, #1
 80019d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80019d8:	2327      	movs	r3, #39	; 0x27
 80019da:	18fb      	adds	r3, r7, r3
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	2380      	movs	r3, #128	; 0x80
 80019e4:	00db      	lsls	r3, r3, #3
 80019e6:	4013      	ands	r3, r2
 80019e8:	d00c      	beq.n	8001a04 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80019ea:	6a3b      	ldr	r3, [r7, #32]
 80019ec:	2208      	movs	r2, #8
 80019ee:	4313      	orrs	r3, r2
 80019f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2280      	movs	r2, #128	; 0x80
 80019f8:	00d2      	lsls	r2, r2, #3
 80019fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80019fc:	2327      	movs	r3, #39	; 0x27
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	2201      	movs	r2, #1
 8001a02:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d00c      	beq.n	8001a28 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001a0e:	6a3b      	ldr	r3, [r7, #32]
 8001a10:	2202      	movs	r2, #2
 8001a12:	4313      	orrs	r3, r2
 8001a14:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2280      	movs	r2, #128	; 0x80
 8001a1c:	0092      	lsls	r2, r2, #2
 8001a1e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a20:	2327      	movs	r3, #39	; 0x27
 8001a22:	18fb      	adds	r3, r7, r3
 8001a24:	2201      	movs	r2, #1
 8001a26:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001a28:	2327      	movs	r3, #39	; 0x27
 8001a2a:	18fb      	adds	r3, r7, r3
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d01d      	beq.n	8001a6e <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	0018      	movs	r0, r3
 8001a36:	f7ff fe47 	bl	80016c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	685a      	ldr	r2, [r3, #4]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	490d      	ldr	r1, [pc, #52]	; (8001a7c <I2C_IsErrorOccurred+0x1fc>)
 8001a46:	400a      	ands	r2, r1
 8001a48:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a4e:	6a3b      	ldr	r3, [r7, #32]
 8001a50:	431a      	orrs	r2, r3
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2241      	movs	r2, #65	; 0x41
 8001a5a:	2120      	movs	r1, #32
 8001a5c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2242      	movs	r2, #66	; 0x42
 8001a62:	2100      	movs	r1, #0
 8001a64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2240      	movs	r2, #64	; 0x40
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001a6e:	2327      	movs	r3, #39	; 0x27
 8001a70:	18fb      	adds	r3, r7, r3
 8001a72:	781b      	ldrb	r3, [r3, #0]
}
 8001a74:	0018      	movs	r0, r3
 8001a76:	46bd      	mov	sp, r7
 8001a78:	b00b      	add	sp, #44	; 0x2c
 8001a7a:	bd90      	pop	{r4, r7, pc}
 8001a7c:	fe00e800 	.word	0xfe00e800

08001a80 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b087      	sub	sp, #28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	60f8      	str	r0, [r7, #12]
 8001a88:	0008      	movs	r0, r1
 8001a8a:	0011      	movs	r1, r2
 8001a8c:	607b      	str	r3, [r7, #4]
 8001a8e:	240a      	movs	r4, #10
 8001a90:	193b      	adds	r3, r7, r4
 8001a92:	1c02      	adds	r2, r0, #0
 8001a94:	801a      	strh	r2, [r3, #0]
 8001a96:	2009      	movs	r0, #9
 8001a98:	183b      	adds	r3, r7, r0
 8001a9a:	1c0a      	adds	r2, r1, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001a9e:	193b      	adds	r3, r7, r4
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	059b      	lsls	r3, r3, #22
 8001aa4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001aa6:	183b      	adds	r3, r7, r0
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	0419      	lsls	r1, r3, #16
 8001aac:	23ff      	movs	r3, #255	; 0xff
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ab2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aba:	4313      	orrs	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	085b      	lsrs	r3, r3, #1
 8001ac0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001aca:	0d51      	lsrs	r1, r2, #21
 8001acc:	2280      	movs	r2, #128	; 0x80
 8001ace:	00d2      	lsls	r2, r2, #3
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	4907      	ldr	r1, [pc, #28]	; (8001af0 <I2C_TransferConfig+0x70>)
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	43d2      	mvns	r2, r2
 8001ad8:	401a      	ands	r2, r3
 8001ada:	0011      	movs	r1, r2
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b007      	add	sp, #28
 8001aec:	bd90      	pop	{r4, r7, pc}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	03ff63ff 	.word	0x03ff63ff

08001af4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2241      	movs	r2, #65	; 0x41
 8001b02:	5c9b      	ldrb	r3, [r3, r2]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	2b20      	cmp	r3, #32
 8001b08:	d138      	bne.n	8001b7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2240      	movs	r2, #64	; 0x40
 8001b0e:	5c9b      	ldrb	r3, [r3, r2]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d101      	bne.n	8001b18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e032      	b.n	8001b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2240      	movs	r2, #64	; 0x40
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2241      	movs	r2, #65	; 0x41
 8001b24:	2124      	movs	r1, #36	; 0x24
 8001b26:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2101      	movs	r1, #1
 8001b34:	438a      	bics	r2, r1
 8001b36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4911      	ldr	r1, [pc, #68]	; (8001b88 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001b44:	400a      	ands	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6819      	ldr	r1, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2101      	movs	r1, #1
 8001b64:	430a      	orrs	r2, r1
 8001b66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2241      	movs	r2, #65	; 0x41
 8001b6c:	2120      	movs	r1, #32
 8001b6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2240      	movs	r2, #64	; 0x40
 8001b74:	2100      	movs	r1, #0
 8001b76:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e000      	b.n	8001b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001b7c:	2302      	movs	r3, #2
  }
}
 8001b7e:	0018      	movs	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b002      	add	sp, #8
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	ffffefff 	.word	0xffffefff

08001b8c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2241      	movs	r2, #65	; 0x41
 8001b9a:	5c9b      	ldrb	r3, [r3, r2]
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b20      	cmp	r3, #32
 8001ba0:	d139      	bne.n	8001c16 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2240      	movs	r2, #64	; 0x40
 8001ba6:	5c9b      	ldrb	r3, [r3, r2]
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d101      	bne.n	8001bb0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001bac:	2302      	movs	r3, #2
 8001bae:	e033      	b.n	8001c18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2240      	movs	r2, #64	; 0x40
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2241      	movs	r2, #65	; 0x41
 8001bbc:	2124      	movs	r1, #36	; 0x24
 8001bbe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2101      	movs	r1, #1
 8001bcc:	438a      	bics	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4a11      	ldr	r2, [pc, #68]	; (8001c20 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	021b      	lsls	r3, r3, #8
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2241      	movs	r2, #65	; 0x41
 8001c06:	2120      	movs	r1, #32
 8001c08:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2240      	movs	r2, #64	; 0x40
 8001c0e:	2100      	movs	r1, #0
 8001c10:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001c12:	2300      	movs	r3, #0
 8001c14:	e000      	b.n	8001c18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c16:	2302      	movs	r3, #2
  }
}
 8001c18:	0018      	movs	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	b004      	add	sp, #16
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	fffff0ff 	.word	0xfffff0ff

08001c24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001c2c:	4b19      	ldr	r3, [pc, #100]	; (8001c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a19      	ldr	r2, [pc, #100]	; (8001c98 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	4b17      	ldr	r3, [pc, #92]	; (8001c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	2380      	movs	r3, #128	; 0x80
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d11f      	bne.n	8001c88 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001c48:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	0013      	movs	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	189b      	adds	r3, r3, r2
 8001c52:	005b      	lsls	r3, r3, #1
 8001c54:	4912      	ldr	r1, [pc, #72]	; (8001ca0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001c56:	0018      	movs	r0, r3
 8001c58:	f7fe fa54 	bl	8000104 <__udivsi3>
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	3301      	adds	r3, #1
 8001c60:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c62:	e008      	b.n	8001c76 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d003      	beq.n	8001c72 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	e001      	b.n	8001c76 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e009      	b.n	8001c8a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c76:	4b07      	ldr	r3, [pc, #28]	; (8001c94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001c78:	695a      	ldr	r2, [r3, #20]
 8001c7a:	2380      	movs	r3, #128	; 0x80
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	401a      	ands	r2, r3
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d0ed      	beq.n	8001c64 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	b004      	add	sp, #16
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	40007000 	.word	0x40007000
 8001c98:	fffff9ff 	.word	0xfffff9ff
 8001c9c:	20000000 	.word	0x20000000
 8001ca0:	000f4240 	.word	0x000f4240

08001ca4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e2fe      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d100      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x1e>
 8001cc0:	e07c      	b.n	8001dbc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc2:	4bc3      	ldr	r3, [pc, #780]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	2238      	movs	r2, #56	; 0x38
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ccc:	4bc0      	ldr	r3, [pc, #768]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	2203      	movs	r2, #3
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	2b10      	cmp	r3, #16
 8001cda:	d102      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x3e>
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	2b03      	cmp	r3, #3
 8001ce0:	d002      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	2b08      	cmp	r3, #8
 8001ce6:	d10b      	bne.n	8001d00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce8:	4bb9      	ldr	r3, [pc, #740]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	029b      	lsls	r3, r3, #10
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d062      	beq.n	8001dba <HAL_RCC_OscConfig+0x116>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d15e      	bne.n	8001dba <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e2d9      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	025b      	lsls	r3, r3, #9
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d107      	bne.n	8001d1c <HAL_RCC_OscConfig+0x78>
 8001d0c:	4bb0      	ldr	r3, [pc, #704]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4baf      	ldr	r3, [pc, #700]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d12:	2180      	movs	r1, #128	; 0x80
 8001d14:	0249      	lsls	r1, r1, #9
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	e020      	b.n	8001d5e <HAL_RCC_OscConfig+0xba>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685a      	ldr	r2, [r3, #4]
 8001d20:	23a0      	movs	r3, #160	; 0xa0
 8001d22:	02db      	lsls	r3, r3, #11
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d10e      	bne.n	8001d46 <HAL_RCC_OscConfig+0xa2>
 8001d28:	4ba9      	ldr	r3, [pc, #676]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4ba8      	ldr	r3, [pc, #672]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d2e:	2180      	movs	r1, #128	; 0x80
 8001d30:	02c9      	lsls	r1, r1, #11
 8001d32:	430a      	orrs	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	4ba6      	ldr	r3, [pc, #664]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	4ba5      	ldr	r3, [pc, #660]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d3c:	2180      	movs	r1, #128	; 0x80
 8001d3e:	0249      	lsls	r1, r1, #9
 8001d40:	430a      	orrs	r2, r1
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e00b      	b.n	8001d5e <HAL_RCC_OscConfig+0xba>
 8001d46:	4ba2      	ldr	r3, [pc, #648]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4ba1      	ldr	r3, [pc, #644]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d4c:	49a1      	ldr	r1, [pc, #644]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	4b9f      	ldr	r3, [pc, #636]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	4b9e      	ldr	r3, [pc, #632]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d58:	499f      	ldr	r1, [pc, #636]	; (8001fd8 <HAL_RCC_OscConfig+0x334>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d014      	beq.n	8001d90 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d66:	f7fe ff05 	bl	8000b74 <HAL_GetTick>
 8001d6a:	0003      	movs	r3, r0
 8001d6c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d70:	f7fe ff00 	bl	8000b74 <HAL_GetTick>
 8001d74:	0002      	movs	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	; 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e298      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d82:	4b93      	ldr	r3, [pc, #588]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	029b      	lsls	r3, r3, #10
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d0f0      	beq.n	8001d70 <HAL_RCC_OscConfig+0xcc>
 8001d8e:	e015      	b.n	8001dbc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d90:	f7fe fef0 	bl	8000b74 <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9a:	f7fe feeb 	bl	8000b74 <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b64      	cmp	r3, #100	; 0x64
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e283      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dac:	4b88      	ldr	r3, [pc, #544]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	2380      	movs	r3, #128	; 0x80
 8001db2:	029b      	lsls	r3, r3, #10
 8001db4:	4013      	ands	r3, r2
 8001db6:	d1f0      	bne.n	8001d9a <HAL_RCC_OscConfig+0xf6>
 8001db8:	e000      	b.n	8001dbc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dba:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d100      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x124>
 8001dc6:	e099      	b.n	8001efc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dc8:	4b81      	ldr	r3, [pc, #516]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2238      	movs	r2, #56	; 0x38
 8001dce:	4013      	ands	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dd2:	4b7f      	ldr	r3, [pc, #508]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2203      	movs	r2, #3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	2b10      	cmp	r3, #16
 8001de0:	d102      	bne.n	8001de8 <HAL_RCC_OscConfig+0x144>
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d002      	beq.n	8001dee <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d135      	bne.n	8001e5a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dee:	4b78      	ldr	r3, [pc, #480]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	2380      	movs	r3, #128	; 0x80
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	4013      	ands	r3, r2
 8001df8:	d005      	beq.n	8001e06 <HAL_RCC_OscConfig+0x162>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e256      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e06:	4b72      	ldr	r3, [pc, #456]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	4a74      	ldr	r2, [pc, #464]	; (8001fdc <HAL_RCC_OscConfig+0x338>)
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	0019      	movs	r1, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	695b      	ldr	r3, [r3, #20]
 8001e14:	021a      	lsls	r2, r3, #8
 8001e16:	4b6e      	ldr	r3, [pc, #440]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e18:	430a      	orrs	r2, r1
 8001e1a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d112      	bne.n	8001e48 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e22:	4b6b      	ldr	r3, [pc, #428]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6e      	ldr	r2, [pc, #440]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001e28:	4013      	ands	r3, r2
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691a      	ldr	r2, [r3, #16]
 8001e30:	4b67      	ldr	r3, [pc, #412]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e32:	430a      	orrs	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001e36:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	0adb      	lsrs	r3, r3, #11
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	4013      	ands	r3, r2
 8001e40:	4a68      	ldr	r2, [pc, #416]	; (8001fe4 <HAL_RCC_OscConfig+0x340>)
 8001e42:	40da      	lsrs	r2, r3
 8001e44:	4b68      	ldr	r3, [pc, #416]	; (8001fe8 <HAL_RCC_OscConfig+0x344>)
 8001e46:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e48:	4b68      	ldr	r3, [pc, #416]	; (8001fec <HAL_RCC_OscConfig+0x348>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	f7fe fe35 	bl	8000abc <HAL_InitTick>
 8001e52:	1e03      	subs	r3, r0, #0
 8001e54:	d051      	beq.n	8001efa <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e22c      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d030      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001e62:	4b5b      	ldr	r3, [pc, #364]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a5e      	ldr	r2, [pc, #376]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	4b57      	ldr	r3, [pc, #348]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e72:	430a      	orrs	r2, r1
 8001e74:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001e76:	4b56      	ldr	r3, [pc, #344]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	4b55      	ldr	r3, [pc, #340]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001e7c:	2180      	movs	r1, #128	; 0x80
 8001e7e:	0049      	lsls	r1, r1, #1
 8001e80:	430a      	orrs	r2, r1
 8001e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e84:	f7fe fe76 	bl	8000b74 <HAL_GetTick>
 8001e88:	0003      	movs	r3, r0
 8001e8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8e:	f7fe fe71 	bl	8000b74 <HAL_GetTick>
 8001e92:	0002      	movs	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e209      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea0:	4b4b      	ldr	r3, [pc, #300]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2380      	movs	r3, #128	; 0x80
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eac:	4b48      	ldr	r3, [pc, #288]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	4a4a      	ldr	r2, [pc, #296]	; (8001fdc <HAL_RCC_OscConfig+0x338>)
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	0019      	movs	r1, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	021a      	lsls	r2, r3, #8
 8001ebc:	4b44      	ldr	r3, [pc, #272]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	e01b      	b.n	8001efc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001ec4:	4b42      	ldr	r3, [pc, #264]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	4b41      	ldr	r3, [pc, #260]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001eca:	4949      	ldr	r1, [pc, #292]	; (8001ff0 <HAL_RCC_OscConfig+0x34c>)
 8001ecc:	400a      	ands	r2, r1
 8001ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed0:	f7fe fe50 	bl	8000b74 <HAL_GetTick>
 8001ed4:	0003      	movs	r3, r0
 8001ed6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eda:	f7fe fe4b 	bl	8000b74 <HAL_GetTick>
 8001ede:	0002      	movs	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e1e3      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eec:	4b38      	ldr	r3, [pc, #224]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	2380      	movs	r3, #128	; 0x80
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	d1f0      	bne.n	8001eda <HAL_RCC_OscConfig+0x236>
 8001ef8:	e000      	b.n	8001efc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001efa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2208      	movs	r2, #8
 8001f02:	4013      	ands	r3, r2
 8001f04:	d047      	beq.n	8001f96 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001f06:	4b32      	ldr	r3, [pc, #200]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	2238      	movs	r2, #56	; 0x38
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b18      	cmp	r3, #24
 8001f10:	d10a      	bne.n	8001f28 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001f12:	4b2f      	ldr	r3, [pc, #188]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f16:	2202      	movs	r2, #2
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d03c      	beq.n	8001f96 <HAL_RCC_OscConfig+0x2f2>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d138      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e1c5      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d019      	beq.n	8001f64 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001f30:	4b27      	ldr	r3, [pc, #156]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f32:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f34:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f36:	2101      	movs	r1, #1
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7fe fe1a 	bl	8000b74 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f44:	e008      	b.n	8001f58 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f46:	f7fe fe15 	bl	8000b74 <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d901      	bls.n	8001f58 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001f54:	2303      	movs	r3, #3
 8001f56:	e1ad      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f58:	4b1d      	ldr	r3, [pc, #116]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f5c:	2202      	movs	r2, #2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d0f1      	beq.n	8001f46 <HAL_RCC_OscConfig+0x2a2>
 8001f62:	e018      	b.n	8001f96 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001f64:	4b1a      	ldr	r3, [pc, #104]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001f68:	4b19      	ldr	r3, [pc, #100]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	438a      	bics	r2, r1
 8001f6e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f70:	f7fe fe00 	bl	8000b74 <HAL_GetTick>
 8001f74:	0003      	movs	r3, r0
 8001f76:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f78:	e008      	b.n	8001f8c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7a:	f7fe fdfb 	bl	8000b74 <HAL_GetTick>
 8001f7e:	0002      	movs	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d901      	bls.n	8001f8c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e193      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f8c:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f90:	2202      	movs	r2, #2
 8001f92:	4013      	ands	r3, r2
 8001f94:	d1f1      	bne.n	8001f7a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2204      	movs	r2, #4
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d100      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x2fe>
 8001fa0:	e0c6      	b.n	8002130 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fa2:	231f      	movs	r3, #31
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2238      	movs	r2, #56	; 0x38
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	d11e      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001fb6:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <HAL_RCC_OscConfig+0x32c>)
 8001fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fba:	2202      	movs	r2, #2
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d100      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x31e>
 8001fc0:	e0b6      	b.n	8002130 <HAL_RCC_OscConfig+0x48c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d000      	beq.n	8001fcc <HAL_RCC_OscConfig+0x328>
 8001fca:	e0b1      	b.n	8002130 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e171      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	fffeffff 	.word	0xfffeffff
 8001fd8:	fffbffff 	.word	0xfffbffff
 8001fdc:	ffff80ff 	.word	0xffff80ff
 8001fe0:	ffffc7ff 	.word	0xffffc7ff
 8001fe4:	00f42400 	.word	0x00f42400
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	20000010 	.word	0x20000010
 8001ff0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ff4:	4bb1      	ldr	r3, [pc, #708]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8001ff6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ff8:	2380      	movs	r3, #128	; 0x80
 8001ffa:	055b      	lsls	r3, r3, #21
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d101      	bne.n	8002004 <HAL_RCC_OscConfig+0x360>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <HAL_RCC_OscConfig+0x362>
 8002004:	2300      	movs	r3, #0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d011      	beq.n	800202e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	4bac      	ldr	r3, [pc, #688]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800200c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800200e:	4bab      	ldr	r3, [pc, #684]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002010:	2180      	movs	r1, #128	; 0x80
 8002012:	0549      	lsls	r1, r1, #21
 8002014:	430a      	orrs	r2, r1
 8002016:	63da      	str	r2, [r3, #60]	; 0x3c
 8002018:	4ba8      	ldr	r3, [pc, #672]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800201a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800201c:	2380      	movs	r3, #128	; 0x80
 800201e:	055b      	lsls	r3, r3, #21
 8002020:	4013      	ands	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002026:	231f      	movs	r3, #31
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	2201      	movs	r2, #1
 800202c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800202e:	4ba4      	ldr	r3, [pc, #656]	; (80022c0 <HAL_RCC_OscConfig+0x61c>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	2380      	movs	r3, #128	; 0x80
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	4013      	ands	r3, r2
 8002038:	d11a      	bne.n	8002070 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800203a:	4ba1      	ldr	r3, [pc, #644]	; (80022c0 <HAL_RCC_OscConfig+0x61c>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	4ba0      	ldr	r3, [pc, #640]	; (80022c0 <HAL_RCC_OscConfig+0x61c>)
 8002040:	2180      	movs	r1, #128	; 0x80
 8002042:	0049      	lsls	r1, r1, #1
 8002044:	430a      	orrs	r2, r1
 8002046:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002048:	f7fe fd94 	bl	8000b74 <HAL_GetTick>
 800204c:	0003      	movs	r3, r0
 800204e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002052:	f7fe fd8f 	bl	8000b74 <HAL_GetTick>
 8002056:	0002      	movs	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e127      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002064:	4b96      	ldr	r3, [pc, #600]	; (80022c0 <HAL_RCC_OscConfig+0x61c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	2380      	movs	r3, #128	; 0x80
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	4013      	ands	r3, r2
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d106      	bne.n	8002086 <HAL_RCC_OscConfig+0x3e2>
 8002078:	4b90      	ldr	r3, [pc, #576]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800207a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800207c:	4b8f      	ldr	r3, [pc, #572]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800207e:	2101      	movs	r1, #1
 8002080:	430a      	orrs	r2, r1
 8002082:	65da      	str	r2, [r3, #92]	; 0x5c
 8002084:	e01c      	b.n	80020c0 <HAL_RCC_OscConfig+0x41c>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b05      	cmp	r3, #5
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x404>
 800208e:	4b8b      	ldr	r3, [pc, #556]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002090:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002092:	4b8a      	ldr	r3, [pc, #552]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002094:	2104      	movs	r1, #4
 8002096:	430a      	orrs	r2, r1
 8002098:	65da      	str	r2, [r3, #92]	; 0x5c
 800209a:	4b88      	ldr	r3, [pc, #544]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800209c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800209e:	4b87      	ldr	r3, [pc, #540]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020a0:	2101      	movs	r1, #1
 80020a2:	430a      	orrs	r2, r1
 80020a4:	65da      	str	r2, [r3, #92]	; 0x5c
 80020a6:	e00b      	b.n	80020c0 <HAL_RCC_OscConfig+0x41c>
 80020a8:	4b84      	ldr	r3, [pc, #528]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020ac:	4b83      	ldr	r3, [pc, #524]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020ae:	2101      	movs	r1, #1
 80020b0:	438a      	bics	r2, r1
 80020b2:	65da      	str	r2, [r3, #92]	; 0x5c
 80020b4:	4b81      	ldr	r3, [pc, #516]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80020b8:	4b80      	ldr	r3, [pc, #512]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020ba:	2104      	movs	r1, #4
 80020bc:	438a      	bics	r2, r1
 80020be:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d014      	beq.n	80020f2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c8:	f7fe fd54 	bl	8000b74 <HAL_GetTick>
 80020cc:	0003      	movs	r3, r0
 80020ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020d0:	e009      	b.n	80020e6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d2:	f7fe fd4f 	bl	8000b74 <HAL_GetTick>
 80020d6:	0002      	movs	r2, r0
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	4a79      	ldr	r2, [pc, #484]	; (80022c4 <HAL_RCC_OscConfig+0x620>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e0e6      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020e6:	4b75      	ldr	r3, [pc, #468]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80020e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ea:	2202      	movs	r2, #2
 80020ec:	4013      	ands	r3, r2
 80020ee:	d0f0      	beq.n	80020d2 <HAL_RCC_OscConfig+0x42e>
 80020f0:	e013      	b.n	800211a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f2:	f7fe fd3f 	bl	8000b74 <HAL_GetTick>
 80020f6:	0003      	movs	r3, r0
 80020f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020fa:	e009      	b.n	8002110 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020fc:	f7fe fd3a 	bl	8000b74 <HAL_GetTick>
 8002100:	0002      	movs	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	4a6f      	ldr	r2, [pc, #444]	; (80022c4 <HAL_RCC_OscConfig+0x620>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0d1      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002110:	4b6a      	ldr	r3, [pc, #424]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002114:	2202      	movs	r2, #2
 8002116:	4013      	ands	r3, r2
 8002118:	d1f0      	bne.n	80020fc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800211a:	231f      	movs	r3, #31
 800211c:	18fb      	adds	r3, r7, r3
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d105      	bne.n	8002130 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002124:	4b65      	ldr	r3, [pc, #404]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002128:	4b64      	ldr	r3, [pc, #400]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800212a:	4967      	ldr	r1, [pc, #412]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800212c:	400a      	ands	r2, r1
 800212e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69db      	ldr	r3, [r3, #28]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d100      	bne.n	800213a <HAL_RCC_OscConfig+0x496>
 8002138:	e0bb      	b.n	80022b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800213a:	4b60      	ldr	r3, [pc, #384]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2238      	movs	r2, #56	; 0x38
 8002140:	4013      	ands	r3, r2
 8002142:	2b10      	cmp	r3, #16
 8002144:	d100      	bne.n	8002148 <HAL_RCC_OscConfig+0x4a4>
 8002146:	e07b      	b.n	8002240 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	2b02      	cmp	r3, #2
 800214e:	d156      	bne.n	80021fe <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002150:	4b5a      	ldr	r3, [pc, #360]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b59      	ldr	r3, [pc, #356]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002156:	495d      	ldr	r1, [pc, #372]	; (80022cc <HAL_RCC_OscConfig+0x628>)
 8002158:	400a      	ands	r2, r1
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7fe fd0a 	bl	8000b74 <HAL_GetTick>
 8002160:	0003      	movs	r3, r0
 8002162:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002166:	f7fe fd05 	bl	8000b74 <HAL_GetTick>
 800216a:	0002      	movs	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e09d      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002178:	4b50      	ldr	r3, [pc, #320]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	049b      	lsls	r3, r3, #18
 8002180:	4013      	ands	r3, r2
 8002182:	d1f0      	bne.n	8002166 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002184:	4b4d      	ldr	r3, [pc, #308]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a51      	ldr	r2, [pc, #324]	; (80022d0 <HAL_RCC_OscConfig+0x62c>)
 800218a:	4013      	ands	r3, r2
 800218c:	0019      	movs	r1, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6a1a      	ldr	r2, [r3, #32]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b0:	431a      	orrs	r2, r3
 80021b2:	4b42      	ldr	r3, [pc, #264]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021b4:	430a      	orrs	r2, r1
 80021b6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b8:	4b40      	ldr	r3, [pc, #256]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021be:	2180      	movs	r1, #128	; 0x80
 80021c0:	0449      	lsls	r1, r1, #17
 80021c2:	430a      	orrs	r2, r1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80021c6:	4b3d      	ldr	r3, [pc, #244]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021c8:	68da      	ldr	r2, [r3, #12]
 80021ca:	4b3c      	ldr	r3, [pc, #240]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021cc:	2180      	movs	r1, #128	; 0x80
 80021ce:	0549      	lsls	r1, r1, #21
 80021d0:	430a      	orrs	r2, r1
 80021d2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d4:	f7fe fcce 	bl	8000b74 <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021de:	f7fe fcc9 	bl	8000b74 <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e061      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021f0:	4b32      	ldr	r3, [pc, #200]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	049b      	lsls	r3, r3, #18
 80021f8:	4013      	ands	r3, r2
 80021fa:	d0f0      	beq.n	80021de <HAL_RCC_OscConfig+0x53a>
 80021fc:	e059      	b.n	80022b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fe:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	4b2e      	ldr	r3, [pc, #184]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002204:	4931      	ldr	r1, [pc, #196]	; (80022cc <HAL_RCC_OscConfig+0x628>)
 8002206:	400a      	ands	r2, r1
 8002208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220a:	f7fe fcb3 	bl	8000b74 <HAL_GetTick>
 800220e:	0003      	movs	r3, r0
 8002210:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe fcae 	bl	8000b74 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e046      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002226:	4b25      	ldr	r3, [pc, #148]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	049b      	lsls	r3, r3, #18
 800222e:	4013      	ands	r3, r2
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002232:	4b22      	ldr	r3, [pc, #136]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002234:	68da      	ldr	r2, [r3, #12]
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 8002238:	4926      	ldr	r1, [pc, #152]	; (80022d4 <HAL_RCC_OscConfig+0x630>)
 800223a:	400a      	ands	r2, r1
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	e038      	b.n	80022b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e033      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800224c:	4b1b      	ldr	r3, [pc, #108]	; (80022bc <HAL_RCC_OscConfig+0x618>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2203      	movs	r2, #3
 8002256:	401a      	ands	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	429a      	cmp	r2, r3
 800225e:	d126      	bne.n	80022ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	2270      	movs	r2, #112	; 0x70
 8002264:	401a      	ands	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d11f      	bne.n	80022ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	23fe      	movs	r3, #254	; 0xfe
 8002272:	01db      	lsls	r3, r3, #7
 8002274:	401a      	ands	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800227c:	429a      	cmp	r2, r3
 800227e:	d116      	bne.n	80022ae <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002280:	697a      	ldr	r2, [r7, #20]
 8002282:	23f8      	movs	r3, #248	; 0xf8
 8002284:	039b      	lsls	r3, r3, #14
 8002286:	401a      	ands	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800228c:	429a      	cmp	r2, r3
 800228e:	d10e      	bne.n	80022ae <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	23e0      	movs	r3, #224	; 0xe0
 8002294:	051b      	lsls	r3, r3, #20
 8002296:	401a      	ands	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800229c:	429a      	cmp	r2, r3
 800229e:	d106      	bne.n	80022ae <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	0f5b      	lsrs	r3, r3, #29
 80022a4:	075a      	lsls	r2, r3, #29
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d001      	beq.n	80022b2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e000      	b.n	80022b4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	0018      	movs	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	b008      	add	sp, #32
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40007000 	.word	0x40007000
 80022c4:	00001388 	.word	0x00001388
 80022c8:	efffffff 	.word	0xefffffff
 80022cc:	feffffff 	.word	0xfeffffff
 80022d0:	11c1808c 	.word	0x11c1808c
 80022d4:	eefefffc 	.word	0xeefefffc

080022d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0e9      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022ec:	4b76      	ldr	r3, [pc, #472]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2207      	movs	r2, #7
 80022f2:	4013      	ands	r3, r2
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d91e      	bls.n	8002338 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fa:	4b73      	ldr	r3, [pc, #460]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2207      	movs	r2, #7
 8002300:	4393      	bics	r3, r2
 8002302:	0019      	movs	r1, r3
 8002304:	4b70      	ldr	r3, [pc, #448]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002306:	683a      	ldr	r2, [r7, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800230c:	f7fe fc32 	bl	8000b74 <HAL_GetTick>
 8002310:	0003      	movs	r3, r0
 8002312:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002314:	e009      	b.n	800232a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002316:	f7fe fc2d 	bl	8000b74 <HAL_GetTick>
 800231a:	0002      	movs	r2, r0
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	4a6a      	ldr	r2, [pc, #424]	; (80024cc <HAL_RCC_ClockConfig+0x1f4>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d901      	bls.n	800232a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e0ca      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800232a:	4b67      	ldr	r3, [pc, #412]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2207      	movs	r2, #7
 8002330:	4013      	ands	r3, r2
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	429a      	cmp	r2, r3
 8002336:	d1ee      	bne.n	8002316 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	2202      	movs	r2, #2
 800233e:	4013      	ands	r3, r2
 8002340:	d015      	beq.n	800236e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2204      	movs	r2, #4
 8002348:	4013      	ands	r3, r2
 800234a:	d006      	beq.n	800235a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800234c:	4b60      	ldr	r3, [pc, #384]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	4b5f      	ldr	r3, [pc, #380]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002352:	21e0      	movs	r1, #224	; 0xe0
 8002354:	01c9      	lsls	r1, r1, #7
 8002356:	430a      	orrs	r2, r1
 8002358:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800235a:	4b5d      	ldr	r3, [pc, #372]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	4a5d      	ldr	r2, [pc, #372]	; (80024d4 <HAL_RCC_ClockConfig+0x1fc>)
 8002360:	4013      	ands	r3, r2
 8002362:	0019      	movs	r1, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	4b59      	ldr	r3, [pc, #356]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800236a:	430a      	orrs	r2, r1
 800236c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2201      	movs	r2, #1
 8002374:	4013      	ands	r3, r2
 8002376:	d057      	beq.n	8002428 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d107      	bne.n	8002390 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002380:	4b53      	ldr	r3, [pc, #332]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	2380      	movs	r3, #128	; 0x80
 8002386:	029b      	lsls	r3, r3, #10
 8002388:	4013      	ands	r3, r2
 800238a:	d12b      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e097      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d107      	bne.n	80023a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002398:	4b4d      	ldr	r3, [pc, #308]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	2380      	movs	r3, #128	; 0x80
 800239e:	049b      	lsls	r3, r3, #18
 80023a0:	4013      	ands	r3, r2
 80023a2:	d11f      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e08b      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d107      	bne.n	80023c0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023b0:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	2380      	movs	r3, #128	; 0x80
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	4013      	ands	r3, r2
 80023ba:	d113      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e07f      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	d106      	bne.n	80023d6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023c8:	4b41      	ldr	r3, [pc, #260]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 80023ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023cc:	2202      	movs	r2, #2
 80023ce:	4013      	ands	r3, r2
 80023d0:	d108      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e074      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023d6:	4b3e      	ldr	r3, [pc, #248]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 80023d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023da:	2202      	movs	r2, #2
 80023dc:	4013      	ands	r3, r2
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e06d      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023e4:	4b3a      	ldr	r3, [pc, #232]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	2207      	movs	r2, #7
 80023ea:	4393      	bics	r3, r2
 80023ec:	0019      	movs	r1, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	4b37      	ldr	r3, [pc, #220]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 80023f4:	430a      	orrs	r2, r1
 80023f6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023f8:	f7fe fbbc 	bl	8000b74 <HAL_GetTick>
 80023fc:	0003      	movs	r3, r0
 80023fe:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002400:	e009      	b.n	8002416 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002402:	f7fe fbb7 	bl	8000b74 <HAL_GetTick>
 8002406:	0002      	movs	r2, r0
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	4a2f      	ldr	r2, [pc, #188]	; (80024cc <HAL_RCC_ClockConfig+0x1f4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e054      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002416:	4b2e      	ldr	r3, [pc, #184]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2238      	movs	r2, #56	; 0x38
 800241c:	401a      	ands	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	429a      	cmp	r2, r3
 8002426:	d1ec      	bne.n	8002402 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002428:	4b27      	ldr	r3, [pc, #156]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2207      	movs	r2, #7
 800242e:	4013      	ands	r3, r2
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	429a      	cmp	r2, r3
 8002434:	d21e      	bcs.n	8002474 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002436:	4b24      	ldr	r3, [pc, #144]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2207      	movs	r2, #7
 800243c:	4393      	bics	r3, r2
 800243e:	0019      	movs	r1, r3
 8002440:	4b21      	ldr	r3, [pc, #132]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002448:	f7fe fb94 	bl	8000b74 <HAL_GetTick>
 800244c:	0003      	movs	r3, r0
 800244e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002450:	e009      	b.n	8002466 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002452:	f7fe fb8f 	bl	8000b74 <HAL_GetTick>
 8002456:	0002      	movs	r2, r0
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	4a1b      	ldr	r2, [pc, #108]	; (80024cc <HAL_RCC_ClockConfig+0x1f4>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e02c      	b.n	80024c0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002466:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <HAL_RCC_ClockConfig+0x1f0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2207      	movs	r2, #7
 800246c:	4013      	ands	r3, r2
 800246e:	683a      	ldr	r2, [r7, #0]
 8002470:	429a      	cmp	r2, r3
 8002472:	d1ee      	bne.n	8002452 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2204      	movs	r2, #4
 800247a:	4013      	ands	r3, r2
 800247c:	d009      	beq.n	8002492 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800247e:	4b14      	ldr	r3, [pc, #80]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4a15      	ldr	r2, [pc, #84]	; (80024d8 <HAL_RCC_ClockConfig+0x200>)
 8002484:	4013      	ands	r3, r2
 8002486:	0019      	movs	r1, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68da      	ldr	r2, [r3, #12]
 800248c:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800248e:	430a      	orrs	r2, r1
 8002490:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002492:	f000 f829 	bl	80024e8 <HAL_RCC_GetSysClockFreq>
 8002496:	0001      	movs	r1, r0
 8002498:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <HAL_RCC_ClockConfig+0x1f8>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	220f      	movs	r2, #15
 80024a0:	401a      	ands	r2, r3
 80024a2:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_RCC_ClockConfig+0x204>)
 80024a4:	0092      	lsls	r2, r2, #2
 80024a6:	58d3      	ldr	r3, [r2, r3]
 80024a8:	221f      	movs	r2, #31
 80024aa:	4013      	ands	r3, r2
 80024ac:	000a      	movs	r2, r1
 80024ae:	40da      	lsrs	r2, r3
 80024b0:	4b0b      	ldr	r3, [pc, #44]	; (80024e0 <HAL_RCC_ClockConfig+0x208>)
 80024b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80024b4:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <HAL_RCC_ClockConfig+0x20c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7fe faff 	bl	8000abc <HAL_InitTick>
 80024be:	0003      	movs	r3, r0
}
 80024c0:	0018      	movs	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b004      	add	sp, #16
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40022000 	.word	0x40022000
 80024cc:	00001388 	.word	0x00001388
 80024d0:	40021000 	.word	0x40021000
 80024d4:	fffff0ff 	.word	0xfffff0ff
 80024d8:	ffff8fff 	.word	0xffff8fff
 80024dc:	080029e4 	.word	0x080029e4
 80024e0:	20000000 	.word	0x20000000
 80024e4:	20000010 	.word	0x20000010

080024e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024ee:	4b3c      	ldr	r3, [pc, #240]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2238      	movs	r2, #56	; 0x38
 80024f4:	4013      	ands	r3, r2
 80024f6:	d10f      	bne.n	8002518 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80024f8:	4b39      	ldr	r3, [pc, #228]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	0adb      	lsrs	r3, r3, #11
 80024fe:	2207      	movs	r2, #7
 8002500:	4013      	ands	r3, r2
 8002502:	2201      	movs	r2, #1
 8002504:	409a      	lsls	r2, r3
 8002506:	0013      	movs	r3, r2
 8002508:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800250a:	6839      	ldr	r1, [r7, #0]
 800250c:	4835      	ldr	r0, [pc, #212]	; (80025e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 800250e:	f7fd fdf9 	bl	8000104 <__udivsi3>
 8002512:	0003      	movs	r3, r0
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	e05d      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002518:	4b31      	ldr	r3, [pc, #196]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2238      	movs	r2, #56	; 0x38
 800251e:	4013      	ands	r3, r2
 8002520:	2b08      	cmp	r3, #8
 8002522:	d102      	bne.n	800252a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002524:	4b30      	ldr	r3, [pc, #192]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002526:	613b      	str	r3, [r7, #16]
 8002528:	e054      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800252a:	4b2d      	ldr	r3, [pc, #180]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	2238      	movs	r2, #56	; 0x38
 8002530:	4013      	ands	r3, r2
 8002532:	2b10      	cmp	r3, #16
 8002534:	d138      	bne.n	80025a8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002536:	4b2a      	ldr	r3, [pc, #168]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2203      	movs	r2, #3
 800253c:	4013      	ands	r3, r2
 800253e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002540:	4b27      	ldr	r3, [pc, #156]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	091b      	lsrs	r3, r3, #4
 8002546:	2207      	movs	r2, #7
 8002548:	4013      	ands	r3, r2
 800254a:	3301      	adds	r3, #1
 800254c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b03      	cmp	r3, #3
 8002552:	d10d      	bne.n	8002570 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	4824      	ldr	r0, [pc, #144]	; (80025e8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002558:	f7fd fdd4 	bl	8000104 <__udivsi3>
 800255c:	0003      	movs	r3, r0
 800255e:	0019      	movs	r1, r3
 8002560:	4b1f      	ldr	r3, [pc, #124]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0a1b      	lsrs	r3, r3, #8
 8002566:	227f      	movs	r2, #127	; 0x7f
 8002568:	4013      	ands	r3, r2
 800256a:	434b      	muls	r3, r1
 800256c:	617b      	str	r3, [r7, #20]
        break;
 800256e:	e00d      	b.n	800258c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	481c      	ldr	r0, [pc, #112]	; (80025e4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002574:	f7fd fdc6 	bl	8000104 <__udivsi3>
 8002578:	0003      	movs	r3, r0
 800257a:	0019      	movs	r1, r3
 800257c:	4b18      	ldr	r3, [pc, #96]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	0a1b      	lsrs	r3, r3, #8
 8002582:	227f      	movs	r2, #127	; 0x7f
 8002584:	4013      	ands	r3, r2
 8002586:	434b      	muls	r3, r1
 8002588:	617b      	str	r3, [r7, #20]
        break;
 800258a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	0f5b      	lsrs	r3, r3, #29
 8002592:	2207      	movs	r2, #7
 8002594:	4013      	ands	r3, r2
 8002596:	3301      	adds	r3, #1
 8002598:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	6978      	ldr	r0, [r7, #20]
 800259e:	f7fd fdb1 	bl	8000104 <__udivsi3>
 80025a2:	0003      	movs	r3, r0
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	e015      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80025a8:	4b0d      	ldr	r3, [pc, #52]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2238      	movs	r2, #56	; 0x38
 80025ae:	4013      	ands	r3, r2
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d103      	bne.n	80025bc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80025b4:	2380      	movs	r3, #128	; 0x80
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	e00b      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80025bc:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2238      	movs	r2, #56	; 0x38
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b18      	cmp	r3, #24
 80025c6:	d103      	bne.n	80025d0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80025c8:	23fa      	movs	r3, #250	; 0xfa
 80025ca:	01db      	lsls	r3, r3, #7
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	e001      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025d4:	693b      	ldr	r3, [r7, #16]
}
 80025d6:	0018      	movs	r0, r3
 80025d8:	46bd      	mov	sp, r7
 80025da:	b006      	add	sp, #24
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	40021000 	.word	0x40021000
 80025e4:	00f42400 	.word	0x00f42400
 80025e8:	007a1200 	.word	0x007a1200

080025ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80025f4:	2313      	movs	r3, #19
 80025f6:	18fb      	adds	r3, r7, r3
 80025f8:	2200      	movs	r2, #0
 80025fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025fc:	2312      	movs	r3, #18
 80025fe:	18fb      	adds	r3, r7, r3
 8002600:	2200      	movs	r2, #0
 8002602:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	029b      	lsls	r3, r3, #10
 800260c:	4013      	ands	r3, r2
 800260e:	d100      	bne.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002610:	e0a3      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002612:	2011      	movs	r0, #17
 8002614:	183b      	adds	r3, r7, r0
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261a:	4bc3      	ldr	r3, [pc, #780]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800261c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800261e:	2380      	movs	r3, #128	; 0x80
 8002620:	055b      	lsls	r3, r3, #21
 8002622:	4013      	ands	r3, r2
 8002624:	d110      	bne.n	8002648 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002626:	4bc0      	ldr	r3, [pc, #768]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002628:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800262a:	4bbf      	ldr	r3, [pc, #764]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800262c:	2180      	movs	r1, #128	; 0x80
 800262e:	0549      	lsls	r1, r1, #21
 8002630:	430a      	orrs	r2, r1
 8002632:	63da      	str	r2, [r3, #60]	; 0x3c
 8002634:	4bbc      	ldr	r3, [pc, #752]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002636:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002638:	2380      	movs	r3, #128	; 0x80
 800263a:	055b      	lsls	r3, r3, #21
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002642:	183b      	adds	r3, r7, r0
 8002644:	2201      	movs	r2, #1
 8002646:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002648:	4bb8      	ldr	r3, [pc, #736]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4bb7      	ldr	r3, [pc, #732]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800264e:	2180      	movs	r1, #128	; 0x80
 8002650:	0049      	lsls	r1, r1, #1
 8002652:	430a      	orrs	r2, r1
 8002654:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002656:	f7fe fa8d 	bl	8000b74 <HAL_GetTick>
 800265a:	0003      	movs	r3, r0
 800265c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800265e:	e00b      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002660:	f7fe fa88 	bl	8000b74 <HAL_GetTick>
 8002664:	0002      	movs	r2, r0
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d904      	bls.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800266e:	2313      	movs	r3, #19
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	2203      	movs	r2, #3
 8002674:	701a      	strb	r2, [r3, #0]
        break;
 8002676:	e005      	b.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002678:	4bac      	ldr	r3, [pc, #688]	; (800292c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4013      	ands	r3, r2
 8002682:	d0ed      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002684:	2313      	movs	r3, #19
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d154      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800268e:	4ba6      	ldr	r3, [pc, #664]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002690:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002692:	23c0      	movs	r3, #192	; 0xc0
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4013      	ands	r3, r2
 8002698:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d019      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a4:	697a      	ldr	r2, [r7, #20]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d014      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80026aa:	4b9f      	ldr	r3, [pc, #636]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ae:	4aa0      	ldr	r2, [pc, #640]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80026b4:	4b9c      	ldr	r3, [pc, #624]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026b8:	4b9b      	ldr	r3, [pc, #620]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	0249      	lsls	r1, r1, #9
 80026be:	430a      	orrs	r2, r1
 80026c0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026c2:	4b99      	ldr	r3, [pc, #612]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80026c6:	4b98      	ldr	r3, [pc, #608]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026c8:	499a      	ldr	r1, [pc, #616]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80026ca:	400a      	ands	r2, r1
 80026cc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80026ce:	4b96      	ldr	r3, [pc, #600]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2201      	movs	r2, #1
 80026d8:	4013      	ands	r3, r2
 80026da:	d016      	beq.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7fe fa4a 	bl	8000b74 <HAL_GetTick>
 80026e0:	0003      	movs	r3, r0
 80026e2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026e4:	e00c      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e6:	f7fe fa45 	bl	8000b74 <HAL_GetTick>
 80026ea:	0002      	movs	r2, r0
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	4a91      	ldr	r2, [pc, #580]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d904      	bls.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80026f6:	2313      	movs	r3, #19
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	2203      	movs	r2, #3
 80026fc:	701a      	strb	r2, [r3, #0]
            break;
 80026fe:	e004      	b.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002700:	4b89      	ldr	r3, [pc, #548]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002704:	2202      	movs	r2, #2
 8002706:	4013      	ands	r3, r2
 8002708:	d0ed      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800270a:	2313      	movs	r3, #19
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d10a      	bne.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002714:	4b84      	ldr	r3, [pc, #528]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002718:	4a85      	ldr	r2, [pc, #532]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800271a:	4013      	ands	r3, r2
 800271c:	0019      	movs	r1, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002722:	4b81      	ldr	r3, [pc, #516]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002724:	430a      	orrs	r2, r1
 8002726:	65da      	str	r2, [r3, #92]	; 0x5c
 8002728:	e00c      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800272a:	2312      	movs	r3, #18
 800272c:	18fb      	adds	r3, r7, r3
 800272e:	2213      	movs	r2, #19
 8002730:	18ba      	adds	r2, r7, r2
 8002732:	7812      	ldrb	r2, [r2, #0]
 8002734:	701a      	strb	r2, [r3, #0]
 8002736:	e005      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002738:	2312      	movs	r3, #18
 800273a:	18fb      	adds	r3, r7, r3
 800273c:	2213      	movs	r2, #19
 800273e:	18ba      	adds	r2, r7, r2
 8002740:	7812      	ldrb	r2, [r2, #0]
 8002742:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002744:	2311      	movs	r3, #17
 8002746:	18fb      	adds	r3, r7, r3
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d105      	bne.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800274e:	4b76      	ldr	r3, [pc, #472]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002750:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002752:	4b75      	ldr	r3, [pc, #468]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002754:	4979      	ldr	r1, [pc, #484]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8002756:	400a      	ands	r2, r1
 8002758:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2201      	movs	r2, #1
 8002760:	4013      	ands	r3, r2
 8002762:	d009      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002764:	4b70      	ldr	r3, [pc, #448]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002768:	2203      	movs	r2, #3
 800276a:	4393      	bics	r3, r2
 800276c:	0019      	movs	r1, r3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4b6d      	ldr	r3, [pc, #436]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002774:	430a      	orrs	r2, r1
 8002776:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2202      	movs	r2, #2
 800277e:	4013      	ands	r3, r2
 8002780:	d009      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002782:	4b69      	ldr	r3, [pc, #420]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002786:	220c      	movs	r2, #12
 8002788:	4393      	bics	r3, r2
 800278a:	0019      	movs	r1, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	4b65      	ldr	r3, [pc, #404]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002792:	430a      	orrs	r2, r1
 8002794:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2210      	movs	r2, #16
 800279c:	4013      	ands	r3, r2
 800279e:	d009      	beq.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027a0:	4b61      	ldr	r3, [pc, #388]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a4:	4a66      	ldr	r2, [pc, #408]	; (8002940 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80027a6:	4013      	ands	r3, r2
 80027a8:	0019      	movs	r1, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	4b5e      	ldr	r3, [pc, #376]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027b0:	430a      	orrs	r2, r1
 80027b2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2380      	movs	r3, #128	; 0x80
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4013      	ands	r3, r2
 80027be:	d009      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027c0:	4b59      	ldr	r3, [pc, #356]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c4:	4a5f      	ldr	r2, [pc, #380]	; (8002944 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80027c6:	4013      	ands	r3, r2
 80027c8:	0019      	movs	r1, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	699a      	ldr	r2, [r3, #24]
 80027ce:	4b56      	ldr	r3, [pc, #344]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027d0:	430a      	orrs	r2, r1
 80027d2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	2380      	movs	r3, #128	; 0x80
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	4013      	ands	r3, r2
 80027de:	d009      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027e0:	4b51      	ldr	r3, [pc, #324]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027e4:	4a58      	ldr	r2, [pc, #352]	; (8002948 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69da      	ldr	r2, [r3, #28]
 80027ee:	4b4e      	ldr	r3, [pc, #312]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80027f0:	430a      	orrs	r2, r1
 80027f2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2220      	movs	r2, #32
 80027fa:	4013      	ands	r3, r2
 80027fc:	d009      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027fe:	4b4a      	ldr	r3, [pc, #296]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002802:	4a52      	ldr	r2, [pc, #328]	; (800294c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002804:	4013      	ands	r3, r2
 8002806:	0019      	movs	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	4b46      	ldr	r3, [pc, #280]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800280e:	430a      	orrs	r2, r1
 8002810:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	2380      	movs	r3, #128	; 0x80
 8002818:	01db      	lsls	r3, r3, #7
 800281a:	4013      	ands	r3, r2
 800281c:	d015      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800281e:	4b42      	ldr	r3, [pc, #264]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	0899      	lsrs	r1, r3, #2
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1a      	ldr	r2, [r3, #32]
 800282a:	4b3f      	ldr	r3, [pc, #252]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800282c:	430a      	orrs	r2, r1
 800282e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1a      	ldr	r2, [r3, #32]
 8002834:	2380      	movs	r3, #128	; 0x80
 8002836:	05db      	lsls	r3, r3, #23
 8002838:	429a      	cmp	r2, r3
 800283a:	d106      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800283c:	4b3a      	ldr	r3, [pc, #232]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800283e:	68da      	ldr	r2, [r3, #12]
 8002840:	4b39      	ldr	r3, [pc, #228]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	0249      	lsls	r1, r1, #9
 8002846:	430a      	orrs	r2, r1
 8002848:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	031b      	lsls	r3, r3, #12
 8002852:	4013      	ands	r3, r2
 8002854:	d009      	beq.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002856:	4b34      	ldr	r3, [pc, #208]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800285a:	2240      	movs	r2, #64	; 0x40
 800285c:	4393      	bics	r3, r2
 800285e:	0019      	movs	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002864:	4b30      	ldr	r3, [pc, #192]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002866:	430a      	orrs	r2, r1
 8002868:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	2380      	movs	r3, #128	; 0x80
 8002870:	039b      	lsls	r3, r3, #14
 8002872:	4013      	ands	r3, r2
 8002874:	d016      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002876:	4b2c      	ldr	r3, [pc, #176]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287a:	4a35      	ldr	r2, [pc, #212]	; (8002950 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800287c:	4013      	ands	r3, r2
 800287e:	0019      	movs	r1, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002884:	4b28      	ldr	r3, [pc, #160]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002886:	430a      	orrs	r2, r1
 8002888:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	03db      	lsls	r3, r3, #15
 8002892:	429a      	cmp	r2, r3
 8002894:	d106      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002896:	4b24      	ldr	r3, [pc, #144]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002898:	68da      	ldr	r2, [r3, #12]
 800289a:	4b23      	ldr	r3, [pc, #140]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800289c:	2180      	movs	r1, #128	; 0x80
 800289e:	0449      	lsls	r1, r1, #17
 80028a0:	430a      	orrs	r2, r1
 80028a2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	2380      	movs	r3, #128	; 0x80
 80028aa:	03db      	lsls	r3, r3, #15
 80028ac:	4013      	ands	r3, r2
 80028ae:	d016      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80028b0:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028b4:	4a27      	ldr	r2, [pc, #156]	; (8002954 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	0019      	movs	r1, r3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028be:	4b1a      	ldr	r3, [pc, #104]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028c0:	430a      	orrs	r2, r1
 80028c2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	045b      	lsls	r3, r3, #17
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d106      	bne.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80028d0:	4b15      	ldr	r3, [pc, #84]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028d2:	68da      	ldr	r2, [r3, #12]
 80028d4:	4b14      	ldr	r3, [pc, #80]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028d6:	2180      	movs	r1, #128	; 0x80
 80028d8:	0449      	lsls	r1, r1, #17
 80028da:	430a      	orrs	r2, r1
 80028dc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	2380      	movs	r3, #128	; 0x80
 80028e4:	011b      	lsls	r3, r3, #4
 80028e6:	4013      	ands	r3, r2
 80028e8:	d016      	beq.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80028ea:	4b0f      	ldr	r3, [pc, #60]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ee:	4a1a      	ldr	r2, [pc, #104]	; (8002958 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695a      	ldr	r2, [r3, #20]
 80028f8:	4b0b      	ldr	r3, [pc, #44]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80028fa:	430a      	orrs	r2, r1
 80028fc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695a      	ldr	r2, [r3, #20]
 8002902:	2380      	movs	r3, #128	; 0x80
 8002904:	01db      	lsls	r3, r3, #7
 8002906:	429a      	cmp	r2, r3
 8002908:	d106      	bne.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800290a:	4b07      	ldr	r3, [pc, #28]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	4b06      	ldr	r3, [pc, #24]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002910:	2180      	movs	r1, #128	; 0x80
 8002912:	0249      	lsls	r1, r1, #9
 8002914:	430a      	orrs	r2, r1
 8002916:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002918:	2312      	movs	r3, #18
 800291a:	18fb      	adds	r3, r7, r3
 800291c:	781b      	ldrb	r3, [r3, #0]
}
 800291e:	0018      	movs	r0, r3
 8002920:	46bd      	mov	sp, r7
 8002922:	b006      	add	sp, #24
 8002924:	bd80      	pop	{r7, pc}
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	40021000 	.word	0x40021000
 800292c:	40007000 	.word	0x40007000
 8002930:	fffffcff 	.word	0xfffffcff
 8002934:	fffeffff 	.word	0xfffeffff
 8002938:	00001388 	.word	0x00001388
 800293c:	efffffff 	.word	0xefffffff
 8002940:	fffff3ff 	.word	0xfffff3ff
 8002944:	fff3ffff 	.word	0xfff3ffff
 8002948:	ffcfffff 	.word	0xffcfffff
 800294c:	ffffcfff 	.word	0xffffcfff
 8002950:	ffbfffff 	.word	0xffbfffff
 8002954:	feffffff 	.word	0xfeffffff
 8002958:	ffff3fff 	.word	0xffff3fff

0800295c <main>:




int main(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  hwInit();
 8002960:	f7fe f87e 	bl	8000a60 <hwInit>
  apInit();
 8002964:	f7fd fc5a 	bl	800021c <apInit>

  apMain();
 8002968:	f7fd fc61 	bl	800022e <apMain>

  return 0;
 800296c:	2300      	movs	r3, #0
}
 800296e:	0018      	movs	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <__libc_init_array>:
 8002974:	b570      	push	{r4, r5, r6, lr}
 8002976:	2600      	movs	r6, #0
 8002978:	4d0c      	ldr	r5, [pc, #48]	; (80029ac <__libc_init_array+0x38>)
 800297a:	4c0d      	ldr	r4, [pc, #52]	; (80029b0 <__libc_init_array+0x3c>)
 800297c:	1b64      	subs	r4, r4, r5
 800297e:	10a4      	asrs	r4, r4, #2
 8002980:	42a6      	cmp	r6, r4
 8002982:	d109      	bne.n	8002998 <__libc_init_array+0x24>
 8002984:	2600      	movs	r6, #0
 8002986:	f000 f821 	bl	80029cc <_init>
 800298a:	4d0a      	ldr	r5, [pc, #40]	; (80029b4 <__libc_init_array+0x40>)
 800298c:	4c0a      	ldr	r4, [pc, #40]	; (80029b8 <__libc_init_array+0x44>)
 800298e:	1b64      	subs	r4, r4, r5
 8002990:	10a4      	asrs	r4, r4, #2
 8002992:	42a6      	cmp	r6, r4
 8002994:	d105      	bne.n	80029a2 <__libc_init_array+0x2e>
 8002996:	bd70      	pop	{r4, r5, r6, pc}
 8002998:	00b3      	lsls	r3, r6, #2
 800299a:	58eb      	ldr	r3, [r5, r3]
 800299c:	4798      	blx	r3
 800299e:	3601      	adds	r6, #1
 80029a0:	e7ee      	b.n	8002980 <__libc_init_array+0xc>
 80029a2:	00b3      	lsls	r3, r6, #2
 80029a4:	58eb      	ldr	r3, [r5, r3]
 80029a6:	4798      	blx	r3
 80029a8:	3601      	adds	r6, #1
 80029aa:	e7f2      	b.n	8002992 <__libc_init_array+0x1e>
 80029ac:	08002a3c 	.word	0x08002a3c
 80029b0:	08002a3c 	.word	0x08002a3c
 80029b4:	08002a3c 	.word	0x08002a3c
 80029b8:	08002a40 	.word	0x08002a40

080029bc <memset>:
 80029bc:	0003      	movs	r3, r0
 80029be:	1882      	adds	r2, r0, r2
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d100      	bne.n	80029c6 <memset+0xa>
 80029c4:	4770      	bx	lr
 80029c6:	7019      	strb	r1, [r3, #0]
 80029c8:	3301      	adds	r3, #1
 80029ca:	e7f9      	b.n	80029c0 <memset+0x4>

080029cc <_init>:
 80029cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029d2:	bc08      	pop	{r3}
 80029d4:	469e      	mov	lr, r3
 80029d6:	4770      	bx	lr

080029d8 <_fini>:
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	46c0      	nop			; (mov r8, r8)
 80029dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029de:	bc08      	pop	{r3}
 80029e0:	469e      	mov	lr, r3
 80029e2:	4770      	bx	lr
