CORE
../../verilog/SVA/nexttime1.sv
--buechi --bdd
^\[main\.p1\] s_nexttime\[0\] main\.counter == 0: PROVED$
^\[main\.p2\] s_nexttime\[1\] main\.counter == 1: PROVED$
^\[main\.p3\] nexttime\[8\] main\.counter == 8: PROVED$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
