<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\impl\gwsynthesis\onekiwi_mux7seg.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\onekiwi_mux7seg.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\pchulaka\Desktop\Documents\GOWIN-FPGA-Project\onekiwi_mux7seg\src\onekiwi_mux7seg.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV1P5QN48XFC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1P5</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul 30 17:51:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.71V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 3.6V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>143</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>85</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_270</td>
<td>Generated</td>
<td>370370.000</td>
<td>0.003
<td>0.000</td>
<td>185185.000</td>
<td>clk </td>
<td>clk27mhz</td>
<td>clk_270hz </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27mhz</td>
<td>27.000(MHz)</td>
<td>224.021(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_270</td>
<td>0.003(MHz)</td>
<td>190.476(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27mhz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27mhz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_270</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_270</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_18_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>2</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_19_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>3</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_20_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>4</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_21_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>5</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_22_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>6</td>
<td>32.573</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_23_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.432</td>
</tr>
<tr>
<td>7</td>
<td>32.580</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_25_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.425</td>
</tr>
<tr>
<td>8</td>
<td>32.580</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_24_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.425</td>
</tr>
<tr>
<td>9</td>
<td>32.789</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/clk_out_s1/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.216</td>
</tr>
<tr>
<td>10</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_12_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>11</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_13_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>12</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_14_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>13</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_15_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>14</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_16_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>15</td>
<td>32.852</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_17_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.153</td>
</tr>
<tr>
<td>16</td>
<td>32.856</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_1_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>17</td>
<td>32.856</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_2_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>18</td>
<td>32.856</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_3_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>19</td>
<td>32.856</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_4_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>20</td>
<td>32.856</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_5_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>21</td>
<td>32.913</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_6_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.092</td>
</tr>
<tr>
<td>22</td>
<td>32.913</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_7_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.092</td>
</tr>
<tr>
<td>23</td>
<td>32.913</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_8_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.092</td>
</tr>
<tr>
<td>24</td>
<td>32.913</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_9_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.092</td>
</tr>
<tr>
<td>25</td>
<td>32.913</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_10_s0/RESET</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.092</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.525</td>
<td>clkdiv_inst1/count_0_s0/Q</td>
<td>clkdiv_inst1/count_0_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>2</td>
<td>0.526</td>
<td>mux7seg_inst1/col_1_s0/Q</td>
<td>mux7seg_inst1/col_1_s0/D</td>
<td>clk_270:[R]</td>
<td>clk_270:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>3</td>
<td>0.541</td>
<td>clkdiv_inst1/count_2_s0/Q</td>
<td>clkdiv_inst1/count_2_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>clkdiv_inst1/count_6_s0/Q</td>
<td>clkdiv_inst1/count_6_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>clkdiv_inst1/count_8_s0/Q</td>
<td>clkdiv_inst1/count_8_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>clkdiv_inst1/count_12_s0/Q</td>
<td>clkdiv_inst1/count_12_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>clkdiv_inst1/count_14_s0/Q</td>
<td>clkdiv_inst1/count_14_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>clkdiv_inst1/count_18_s0/Q</td>
<td>clkdiv_inst1/count_18_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>clkdiv_inst1/count_20_s0/Q</td>
<td>clkdiv_inst1/count_20_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>clkdiv_inst1/count_24_s0/Q</td>
<td>clkdiv_inst1/count_24_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.632</td>
<td>clkdiv_inst1/count_1_s0/Q</td>
<td>clkdiv_inst1/count_1_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.632</td>
</tr>
<tr>
<td>12</td>
<td>0.713</td>
<td>clkdiv_inst1/count_9_s0/Q</td>
<td>clkdiv_inst1/count_9_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>13</td>
<td>0.713</td>
<td>clkdiv_inst1/count_15_s0/Q</td>
<td>clkdiv_inst1/count_15_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.713</td>
</tr>
<tr>
<td>14</td>
<td>0.715</td>
<td>clkdiv_inst1/count_25_s0/Q</td>
<td>clkdiv_inst1/count_25_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>15</td>
<td>0.715</td>
<td>clkdiv_inst1/count_3_s0/Q</td>
<td>clkdiv_inst1/count_3_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>16</td>
<td>0.715</td>
<td>clkdiv_inst1/count_10_s0/Q</td>
<td>clkdiv_inst1/count_10_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>17</td>
<td>0.715</td>
<td>clkdiv_inst1/count_11_s0/Q</td>
<td>clkdiv_inst1/count_11_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>18</td>
<td>0.715</td>
<td>clkdiv_inst1/count_13_s0/Q</td>
<td>clkdiv_inst1/count_13_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>19</td>
<td>0.715</td>
<td>clkdiv_inst1/count_19_s0/Q</td>
<td>clkdiv_inst1/count_19_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>20</td>
<td>0.716</td>
<td>clkdiv_inst1/count_4_s0/Q</td>
<td>clkdiv_inst1/count_4_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>21</td>
<td>0.716</td>
<td>clkdiv_inst1/count_16_s0/Q</td>
<td>clkdiv_inst1/count_16_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>22</td>
<td>0.719</td>
<td>clkdiv_inst1/count_17_s0/Q</td>
<td>clkdiv_inst1/count_17_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>23</td>
<td>0.719</td>
<td>clkdiv_inst1/count_22_s0/Q</td>
<td>clkdiv_inst1/count_22_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>24</td>
<td>0.719</td>
<td>clkdiv_inst1/count_23_s0/Q</td>
<td>clkdiv_inst1/count_23_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>25</td>
<td>0.720</td>
<td>clkdiv_inst1/count_7_s0/Q</td>
<td>clkdiv_inst1/count_7_s0/D</td>
<td>clk27mhz:[R]</td>
<td>clk27mhz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.720</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/clk_out_s1</td>
</tr>
<tr>
<td>10</td>
<td>15.466</td>
<td>16.392</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>clk27mhz</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/count_19_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/count_20_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>clkdiv_inst1/count_21_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>clkdiv_inst1/count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/count_22_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/count_23_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.894%; route: 2.103, 47.443%; tC2Q: 0.340, 7.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/count_25_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.963%; route: 2.096, 47.362%; tC2Q: 0.340, 7.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/count_24_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 44.963%; route: 2.096, 47.362%; tC2Q: 0.340, 7.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.789</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/clk_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.617</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>clkdiv_inst1/clk_out_s3/I3</td>
</tr>
<tr>
<td>8.377</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/clk_out_s3/F</td>
</tr>
<tr>
<td>8.626</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/clk_out_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>clkdiv_inst1/clk_out_s1/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>clkdiv_inst1/clk_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.156, 51.133%; route: 1.720, 40.810%; tC2Q: 0.340, 8.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.563</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/count_17_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.912%; route: 1.823, 43.909%; tC2Q: 0.340, 8.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.951%; route: 1.820, 43.863%; tC2Q: 0.340, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.951%; route: 1.820, 43.863%; tC2Q: 0.340, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.951%; route: 1.820, 43.863%; tC2Q: 0.340, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.951%; route: 1.820, 43.863%; tC2Q: 0.340, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>clkdiv_inst1/count_5_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>clkdiv_inst1/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 47.951%; route: 1.820, 43.863%; tC2Q: 0.340, 8.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.503</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 48.621%; route: 1.763, 43.080%; tC2Q: 0.340, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.503</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 48.621%; route: 1.763, 43.080%; tC2Q: 0.340, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.503</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 48.621%; route: 1.763, 43.080%; tC2Q: 0.340, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.503</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 48.621%; route: 1.763, 43.080%; tC2Q: 0.340, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>clkdiv_inst1/n7_s87/I1</td>
</tr>
<tr>
<td>5.848</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s87/F</td>
</tr>
<tr>
<td>6.158</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[3][A]</td>
<td>clkdiv_inst1/n7_s82/I3</td>
</tr>
<tr>
<td>6.767</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[3][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s82/F</td>
</tr>
<tr>
<td>7.372</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>clkdiv_inst1/n7_s78/I3</td>
</tr>
<tr>
<td>7.966</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n7_s78/F</td>
</tr>
<tr>
<td>8.503</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.448</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>41.415</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 48.621%; route: 1.763, 43.080%; tC2Q: 0.340, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst1/n34_s2/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n34_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst1/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>clkdiv_inst1/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>mux7seg_inst1/col_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mux7seg_inst1/col_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_270:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_270:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_270</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R8C9[0][A]</td>
<td>clkdiv_inst1/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.558</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mux7seg_inst1/col_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">mux7seg_inst1/col_1_s0/Q</td>
</tr>
<tr>
<td>0.809</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mux7seg_inst1/n9_s3/I0</td>
</tr>
<tr>
<td>1.084</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">mux7seg_inst1/n9_s3/F</td>
</tr>
<tr>
<td>1.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">mux7seg_inst1/col_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_270</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R8C9[0][A]</td>
<td>clkdiv_inst1/clk_out_s1/Q</td>
</tr>
<tr>
<td>0.558</td>
<td>0.558</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mux7seg_inst1/col_1_s0/CLK</td>
</tr>
<tr>
<td>0.558</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>mux7seg_inst1/col_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.558, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/n32_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n32_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>clkdiv_inst1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/n28_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n28_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>clkdiv_inst1/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/n26_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n26_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>clkdiv_inst1/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/n22_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n22_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/n20_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n20_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>clkdiv_inst1/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/n16_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n16_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/count_20_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_20_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/n14_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n14_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/count_20_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>clkdiv_inst1/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/count_24_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_24_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/n10_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n10_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/count_24_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/n33_s/I0</td>
</tr>
<tr>
<td>3.895</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n33_s/SUM</td>
</tr>
<tr>
<td>3.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/count_1_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>clkdiv_inst1/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.631%; route: 0.002, 0.277%; tC2Q: 0.247, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/Q</td>
</tr>
<tr>
<td>3.684</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/n25_s/I1</td>
</tr>
<tr>
<td>3.976</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n25_s/SUM</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/Q</td>
</tr>
<tr>
<td>3.684</td>
<td>0.174</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/n19_s/I1</td>
</tr>
<tr>
<td>3.976</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n19_s/SUM</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/count_15_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>clkdiv_inst1/count_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.964%; route: 0.174, 24.379%; tC2Q: 0.247, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/count_25_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_25_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/n9_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n9_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/count_25_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[0][B]</td>
<td>clkdiv_inst1/count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/n31_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n31_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/count_3_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[1][B]</td>
<td>clkdiv_inst1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/n24_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n24_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td>clkdiv_inst1/n23_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n23_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/n21_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n21_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/count_13_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>clkdiv_inst1/count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/count_19_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_19_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/n15_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n15_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/count_19_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>clkdiv_inst1/count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/n30_s/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n30_s/SUM</td>
</tr>
<tr>
<td>3.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/count_4_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>clkdiv_inst1/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.783%; route: 0.177, 24.713%; tC2Q: 0.247, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/Q</td>
</tr>
<tr>
<td>3.687</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/n18_s/I1</td>
</tr>
<tr>
<td>3.979</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n18_s/SUM</td>
</tr>
<tr>
<td>3.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/count_16_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>clkdiv_inst1/count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.783%; route: 0.177, 24.713%; tC2Q: 0.247, 34.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/count_17_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_17_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/n17_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n17_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/count_17_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/count_22_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_22_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/n12_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n12_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/count_22_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][A]</td>
<td>clkdiv_inst1/count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/count_23_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_23_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/n11_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n11_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/count_23_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk27mhz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/Q</td>
</tr>
<tr>
<td>3.691</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/n27_s/I1</td>
</tr>
<tr>
<td>3.983</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" background: #97FFFF;">clkdiv_inst1/n27_s/SUM</td>
</tr>
<tr>
<td>3.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">clkdiv_inst1/count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL6[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOL6[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/count_7_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>clkdiv_inst1/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.572%; route: 0.181, 25.104%; tC2Q: 0.247, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_23_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/clk_out_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/clk_out_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/clk_out_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk27mhz</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>clkdiv_inst1/count_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk27mhz</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.803</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>clkdiv_inst1/count_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>clk_d</td>
<td>32.573</td>
<td>0.195</td>
</tr>
<tr>
<td>26</td>
<td>clkdiv_inst1/n7_109</td>
<td>32.573</td>
<td>0.984</td>
</tr>
<tr>
<td>16</td>
<td>mux7seg_inst1/col[1]</td>
<td>370365.312</td>
<td>2.302</td>
</tr>
<tr>
<td>15</td>
<td>mux7seg_inst1/col[0]</td>
<td>370364.781</td>
<td>2.045</td>
</tr>
<tr>
<td>13</td>
<td>clk_270hz</td>
<td>370364.812</td>
<td>0.785</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv_inst1/count[15]</td>
<td>33.619</td>
<td>0.615</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv_inst1/count[16]</td>
<td>33.575</td>
<td>0.609</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv_inst1/count[7]</td>
<td>32.824</td>
<td>0.314</td>
</tr>
<tr>
<td>3</td>
<td>mux7seg_inst1/n10_6</td>
<td>370367.500</td>
<td>1.566</td>
</tr>
<tr>
<td>3</td>
<td>clkdiv_inst1/count[25]</td>
<td>33.946</td>
<td>0.606</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27mhz -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_270 -source [get_ports {clk}] -master_clock clk27mhz -divide_by 10000 [get_nets {clk_270hz}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
