#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Aug 17 03:48:55 2024
# Process ID: 24601
# Current directory: /home/hakam/Repos/ChaosCore/syn
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/hakam/Repos/ChaosCore/syn/vivado.log
# Journal file: /home/hakam/Repos/ChaosCore/syn/vivado.jou
# Running On        :hakam-MS-7D46
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i3-12100F
# CPU Frequency     :2304.545 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16615 MB
# Swap memory       :4294 MB
# Total Virtual     :20910 MB
# Available Virtual :16740 MB
#-----------------------------------------------------------
source build.tcl
# set top_module "SOC"
# set board_file "???"
# set board_name "ultra96v2"
# set fpga_part "xczu3eg-sbva484-1-i"
# set lib_dir [file normalize "./../hw/verilog"]
# set constraints_dir [file normalize "./constraints"]
# set bdf_dir [file normalize "./bdf"]
# set fp [open "$lib_dir/filelist.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
# set fp [open "$lib_dir/firrtl_black_box_resource_files.f" r]
# while {[gets $fp line] >= 0} {
#    read_verilog -sv "${lib_dir}/$line" 
# }
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect_wrap_2x2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/hakam/Repos/ChaosCore/hw/verilog/nReadmWrite.v' cannot be added to the project because it already exists in the project, skipping this file
# read_xdc "${constraints_dir}/constraints.xdc"
# synth_design -top "$top_module" -part ${fpga_part} -mode out_of_context
Command: synth_design -top SOC -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24678
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2563.566 ; gain = 303.777 ; free physical = 6821 ; free virtual = 14136
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:188]
WARNING: [Synth 8-11065] parameter 'CL_M_COUNT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:189]
WARNING: [Synth 8-11065] parameter 'AUSER_WIDTH' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:191]
WARNING: [Synth 8-11065] parameter 'M_BASE_ADDR_INT' becomes localparam in 'axi_interconnect' with formal parameter declaration list [/home/hakam/Repos/ChaosCore/hw/verilog/axi_interconnect.v:218]
INFO: [Synth 8-6157] synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
INFO: [Synth 8-6157] synthesizing module 'instruction_fetch' [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'BP' [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'gshare' [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PHT_memory' [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_65536x2' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_65536x2' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_65536x2.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'PHT_memory' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PHT_memory.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'gshare' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/gshare.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'hash_BTB_mem' [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_4096x56' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_4096x56' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_4096x56.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB_mem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB_mem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'hash_BTB' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/hash_BTB.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAS' [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'SDPReadWriteSmem' [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mem_128x39' [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'mem_128x39' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/mem_128x39.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'SDPReadWriteSmem' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/SDPReadWriteSmem.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAS' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAS.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue1_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Queue1_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue1_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'BP' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/BP.sv:31]
INFO: [Synth 8-6157] synthesizing module 'predecoder' [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'predecoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/predecoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'PC_gen' [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'PC_gen' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/PC_gen.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x234' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x234' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x234.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_frontend_memory_request' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x65' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x65' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x65.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_frontend_memory_request' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_frontend_memory_request.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_prediction' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x53' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x53' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x53.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_prediction' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_prediction.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'instruction_fetch' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/instruction_fetch.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fetch_packet_decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue2_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_2x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_2x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_2x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue2_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue2_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'fetch_packet_decoder' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/fetch_packet_decoder.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_decoded_fetch_packet' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x434' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x434' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x434.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_decoded_fetch_packet' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_decoded_fetch_packet.sv:31]
INFO: [Synth 8-6157] synthesizing module 'Queue16_FTQ_entry' [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ram_16x110' [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'ram_16x110' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/ram_16x110.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'Queue16_FTQ_entry' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/Queue16_FTQ_entry.sv:31]
INFO: [Synth 8-6157] synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
INFO: [Synth 8-6157] synthesizing module 'free_list' [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:172]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:174]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:176]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'free_list' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/free_list.sv:31]
INFO: [Synth 8-6157] synthesizing module 'WAW_handler' [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'WAW_handler' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/WAW_handler.sv:31]
INFO: [Synth 8-6157] synthesizing module 'RAT' [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'RAT' (0#1) [/home/hakam/Repos/ChaosCore/hw/verilog/RAT.sv:31]
ERROR: [Synth 8-439] module 'Queue2_decoded_fetch_packet_1' not found [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:2623]
ERROR: [Synth 8-6156] failed synthesizing module 'rename' [/home/hakam/Repos/ChaosCore/hw/verilog/rename.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'frontend' [/home/hakam/Repos/ChaosCore/hw/verilog/frontend.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'ChaosCore' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'ChaosCore_tile' [/home/hakam/Repos/ChaosCore/hw/verilog/ChaosCore_tile.sv:31]
ERROR: [Synth 8-6156] failed synthesizing module 'SOC' [/home/hakam/Repos/ChaosCore/hw/verilog/SOC.sv:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2664.504 ; gain = 404.715 ; free physical = 6694 ; free virtual = 14010
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 12 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug 17 03:49:09 2024...
