{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611725807980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611725807981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 27 14:36:46 2021 " "Processing started: Wed Jan 27 14:36:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611725807981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611725807981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta onesensor -c onesensor " "Command: quartus_sta onesensor -c onesensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611725807981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611725808454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611725808988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611725808988 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809087 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "onesensor.sdc " "Synopsys Design Constraints File file not found: 'onesensor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611725809424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611725809428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_BaudRate_generator:U18\|baudRateReg\[0\] UART_BaudRate_generator:U18\|baudRateReg\[0\] " "create_clock -period 1.000 -name UART_BaudRate_generator:U18\|baudRateReg\[0\] UART_BaudRate_generator:U18\|baudRateReg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611725809428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_Controller:U16\|freqADC:U1\|adc_clock adc_Controller:U16\|freqADC:U1\|adc_clock " "create_clock -period 1.000 -name adc_Controller:U16\|freqADC:U1\|adc_clock adc_Controller:U16\|freqADC:U1\|adc_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611725809428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_Controller:U16\|adcFSM:U3\|readData adc_Controller:U16\|adcFSM:U3\|readData " "create_clock -period 1.000 -name adc_Controller:U16\|adcFSM:U3\|readData adc_Controller:U16\|adcFSM:U3\|readData" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611725809428 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611725809428 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611725809433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611725809434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611725809436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611725809462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611725809538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611725809538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.246 " "Worst-case setup slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246            -168.949 clock  " "   -4.246            -168.949 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565            -227.841 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -3.565            -227.841 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.875             -47.011 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -2.875             -47.011 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.385 " "Worst-case hold slack is -0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -3.276 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -0.385              -3.276 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock  " "    0.434               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 clock  " "    0.759               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725809589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725809605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clock  " "   -3.000             -80.324 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -1.487            -120.447 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -1.487             -31.227 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 adc_Controller:U16\|adcFSM:U3\|readData  " "   -1.487             -11.896 adc_Controller:U16\|adcFSM:U3\|readData " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725809620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725809620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611725809799 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611725809834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611725810217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611725810362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611725810396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611725810396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.951 " "Worst-case setup slack is -3.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.951            -155.237 clock  " "   -3.951            -155.237 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.306            -210.148 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -3.306            -210.148 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -41.953 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -2.623             -41.953 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725810412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.350 " "Worst-case hold slack is -0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -2.925 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -0.350              -2.925 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock  " "    0.383               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 clock  " "    0.704               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725810433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725810451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725810471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clock  " "   -3.000             -80.324 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -1.487            -120.447 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -1.487             -31.227 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 adc_Controller:U16\|adcFSM:U3\|readData  " "   -1.487             -11.896 adc_Controller:U16\|adcFSM:U3\|readData " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725810489 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611725810685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611725810917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611725810923 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611725810923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.256 " "Worst-case setup slack is -1.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256             -41.162 clock  " "   -1.256             -41.162 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950             -51.913 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -0.950             -51.913 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -9.225 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -0.696              -9.225 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725810942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "    0.111               0.000 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock  " "    0.178               0.000 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clock  " "    0.302               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725810966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725810966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725810988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611725811008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.196 clock  " "   -3.000             -58.196 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 adc_Controller:U16\|freqADC:U1\|adc_clock  " "   -1.000             -81.000 adc_Controller:U16\|freqADC:U1\|adc_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 UART_BaudRate_generator:U18\|baudRateReg\[0\]  " "   -1.000             -21.000 UART_BaudRate_generator:U18\|baudRateReg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 adc_Controller:U16\|adcFSM:U3\|readData  " "   -1.000              -8.000 adc_Controller:U16\|adcFSM:U3\|readData " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611725811028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611725811028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611725811999 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611725811999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611725812252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 27 14:36:52 2021 " "Processing ended: Wed Jan 27 14:36:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611725812252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611725812252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611725812252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611725812252 ""}
