

================================================================
== Vitis HLS Report for 'DPEComputation_Pipeline_VITIS_LOOP_303_4'
================================================================
* Date:           Wed Nov  2 23:07:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_303_4  |       20|       20|         2|          1|          1|    20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       57|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|       93|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_87_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln305_1_fu_97_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln305_2_fu_103_p2  |         +|   0|  0|  17|          10|          10|
    |icmp_ln303_fu_81_p2    |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  57|          31|          28|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |   9|          2|    5|         10|
    |i_fu_36                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln305_1_reg_133      |  10|   0|   10|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  DPEComputation_Pipeline_VITIS_LOOP_303_4|  return value|
|add_ln305                    |   in|   10|     ap_none|                                 add_ln305|        scalar|
|buffer_out_address0          |  out|   10|   ap_memory|                                buffer_out|         array|
|buffer_out_ce0               |  out|    1|   ap_memory|                                buffer_out|         array|
|buffer_out_we0               |  out|    1|   ap_memory|                                buffer_out|         array|
|buffer_out_d0                |  out|   32|   ap_memory|                                buffer_out|         array|
|local_output_buf_V_address0  |  out|   10|   ap_memory|                        local_output_buf_V|         array|
|local_output_buf_V_ce0       |  out|    1|   ap_memory|                        local_output_buf_V|         array|
|local_output_buf_V_q0        |   in|   32|   ap_memory|                        local_output_buf_V|         array|
+-----------------------------+-----+-----+------------+------------------------------------------+--------------+

