<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_64{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_64{left:110px;bottom:1080px;letter-spacing:-0.04px;}
#t4_64{left:166px;bottom:1080px;letter-spacing:-0.11px;word-spacing:2.87px;}
#t5_64{left:110px;bottom:1030px;letter-spacing:-0.16px;word-spacing:0.37px;}
#t6_64{left:110px;bottom:1009px;letter-spacing:-0.17px;word-spacing:0.96px;}
#t7_64{left:110px;bottom:988px;letter-spacing:-0.16px;word-spacing:2.65px;}
#t8_64{left:110px;bottom:968px;letter-spacing:-0.15px;word-spacing:2.2px;}
#t9_64{left:110px;bottom:947px;letter-spacing:-0.2px;word-spacing:2.67px;}
#ta_64{left:685px;bottom:947px;letter-spacing:-0.25px;word-spacing:3.1px;}
#tb_64{left:110px;bottom:926px;letter-spacing:-0.14px;word-spacing:0.8px;}
#tc_64{left:110px;bottom:906px;letter-spacing:-0.15px;word-spacing:1.64px;}
#td_64{left:110px;bottom:885px;letter-spacing:-0.17px;word-spacing:0.81px;}
#te_64{left:704px;bottom:885px;letter-spacing:-0.23px;word-spacing:1.36px;}
#tf_64{left:110px;bottom:864px;letter-spacing:-0.14px;}
#tg_64{left:185px;bottom:864px;letter-spacing:-0.18px;}
#th_64{left:260px;bottom:864px;letter-spacing:-0.17px;word-spacing:2.85px;}
#ti_64{left:110px;bottom:844px;letter-spacing:-0.25px;word-spacing:1.55px;}
#tj_64{left:110px;bottom:808px;letter-spacing:-0.16px;word-spacing:2.01px;}
#tk_64{left:110px;bottom:787px;letter-spacing:-0.18px;word-spacing:2.77px;}
#tl_64{left:630px;bottom:787px;letter-spacing:-0.14px;}
#tm_64{left:652px;bottom:787px;letter-spacing:-0.31px;word-spacing:2.59px;}
#tn_64{left:110px;bottom:766px;letter-spacing:-0.17px;word-spacing:1.08px;}
#to_64{left:110px;bottom:745px;letter-spacing:-0.17px;word-spacing:3.23px;}
#tp_64{left:110px;bottom:725px;letter-spacing:-0.17px;word-spacing:2.24px;}
#tq_64{left:110px;bottom:704px;letter-spacing:-0.16px;word-spacing:1.21px;}
#tr_64{left:110px;bottom:683px;letter-spacing:-0.15px;word-spacing:2.39px;}
#ts_64{left:110px;bottom:663px;letter-spacing:-0.21px;word-spacing:1.69px;}
#tt_64{left:110px;bottom:642px;letter-spacing:-0.16px;word-spacing:1.4px;}
#tu_64{left:110px;bottom:606px;letter-spacing:-0.18px;word-spacing:1.94px;}
#tv_64{left:110px;bottom:585px;letter-spacing:-0.13px;word-spacing:0.26px;}
#tw_64{left:110px;bottom:565px;letter-spacing:-0.17px;word-spacing:2.78px;}
#tx_64{left:110px;bottom:544px;letter-spacing:-0.16px;word-spacing:2.72px;}
#ty_64{left:332px;bottom:544px;letter-spacing:-0.17px;word-spacing:2.74px;}
#tz_64{left:110px;bottom:523px;letter-spacing:-0.15px;word-spacing:3.07px;}
#t10_64{left:110px;bottom:503px;letter-spacing:-0.16px;word-spacing:3.19px;}
#t11_64{left:110px;bottom:482px;letter-spacing:-0.17px;word-spacing:2.77px;}
#t12_64{left:810px;bottom:482px;letter-spacing:-0.15px;}
#t13_64{left:110px;bottom:461px;letter-spacing:-0.17px;word-spacing:3.06px;}
#t14_64{left:110px;bottom:440px;letter-spacing:-0.17px;word-spacing:0.52px;}
#t15_64{left:110px;bottom:405px;letter-spacing:-0.2px;word-spacing:-0.26px;}
#t16_64{left:110px;bottom:384px;letter-spacing:-0.15px;}
#t17_64{left:138px;bottom:384px;letter-spacing:-0.28px;word-spacing:1.5px;}
#t18_64{left:235px;bottom:384px;letter-spacing:-0.18px;word-spacing:1.07px;}
#t19_64{left:110px;bottom:363px;letter-spacing:-0.18px;word-spacing:2.6px;}
#t1a_64{left:110px;bottom:342px;letter-spacing:-0.14px;word-spacing:2px;}
#t1b_64{left:110px;bottom:322px;letter-spacing:-0.18px;word-spacing:1.57px;}
#t1c_64{left:110px;bottom:301px;letter-spacing:-0.2px;word-spacing:1.91px;}
#t1d_64{left:110px;bottom:280px;letter-spacing:-0.2px;word-spacing:3.63px;}
#t1e_64{left:110px;bottom:260px;letter-spacing:-0.14px;}
#t1f_64{left:208px;bottom:260px;letter-spacing:-0.19px;word-spacing:3.87px;}
#t1g_64{left:110px;bottom:239px;letter-spacing:-0.17px;word-spacing:3.36px;}
#t1h_64{left:696px;bottom:239px;letter-spacing:-0.12px;word-spacing:3.25px;}
#t1i_64{left:110px;bottom:218px;letter-spacing:-0.14px;word-spacing:0.37px;}
#t1j_64{left:110px;bottom:198px;letter-spacing:-0.16px;word-spacing:0.5px;}
#t1k_64{left:110px;bottom:177px;letter-spacing:-0.17px;word-spacing:1.81px;}
#t1l_64{left:110px;bottom:156px;letter-spacing:-0.14px;word-spacing:1.39px;}

.s1_64{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_64{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_64{font-size:22px;font-family:CMBX12_1fi;color:#000;}
.s4_64{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s5_64{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">50 </span><span id="t2_64" class="t s2_64">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_64" class="t s3_64">3.6 </span><span id="t4_64" class="t s3_64">Physical Memory Attributes </span>
<span id="t5_64" class="t s1_64">The physical memory map for a complete system includes various address ranges, some correspond- </span>
<span id="t6_64" class="t s1_64">ing to memory regions, some to memory-mapped control registers, and some to vacant holes in the </span>
<span id="t7_64" class="t s1_64">address space. Some memory regions might not support reads, writes, or execution; some might </span>
<span id="t8_64" class="t s1_64">not support subword or subblock accesses; some might not support atomic operations; and some </span>
<span id="t9_64" class="t s1_64" data-mappings='[[50,"ff"]]'>might not support cache coherence or might have diﬀerent memory models. </span><span id="ta_64" class="t s1_64">Similarly, memory- </span>
<span id="tb_64" class="t s1_64">mapped control registers vary in their supported access widths, support for atomic operations, and </span>
<span id="tc_64" class="t s1_64" data-mappings='[[54,"ff"]]'>whether read and write accesses have associated side eﬀects. In RISC-V systems, these properties </span>
<span id="td_64" class="t s1_64">and capabilities of each region of the machine’s physical address space are termed </span><span id="te_64" class="t s4_64">physical memory </span>
<span id="tf_64" class="t s4_64">attributes </span><span id="tg_64" class="t s1_64">(PMAs). </span><span id="th_64" class="t s1_64">This section describes RISC-V PMA terminology and how RISC-V systems </span>
<span id="ti_64" class="t s1_64">implement and check PMAs. </span>
<span id="tj_64" class="t s1_64">PMAs are inherent properties of the underlying hardware and rarely change during system oper- </span>
<span id="tk_64" class="t s1_64">ation. Unlike physical memory protection values described in Section </span><span id="tl_64" class="t s5_64">3.7</span><span id="tm_64" class="t s1_64">, PMAs do not vary by </span>
<span id="tn_64" class="t s1_64" data-mappings='[[55,"fi"]]'>execution context. The PMAs of some memory regions are ﬁxed at chip design time—for example, </span>
<span id="to_64" class="t s1_64" data-mappings='[[31,"fi"]]'>for an on-chip ROM. Others are ﬁxed at board design time, depending, for example, on which </span>
<span id="tp_64" class="t s1_64" data-mappings='[[30,"ff"],[45,"ff"]]'>other chips are connected to oﬀ-chip buses. Oﬀ-chip buses might also support devices that could </span>
<span id="tq_64" class="t s1_64">be changed on every power cycle (cold pluggable) or dynamically while the system is running (hot </span>
<span id="tr_64" class="t s1_64" data-mappings='[[37,"fi"],[71,"ff"]]'>pluggable). Some devices might be conﬁgurable at run time to support diﬀerent uses that imply </span>
<span id="ts_64" class="t s1_64" data-mappings='[[2,"ff"]]'>diﬀerent PMAs—for example, an on-chip scratchpad RAM might be cached privately by one core </span>
<span id="tt_64" class="t s1_64">in one end-application, or accessed as a shared non-cached memory in another end-application. </span>
<span id="tu_64" class="t s1_64">Most systems will require that at least some PMAs are dynamically checked in hardware later in </span>
<span id="tv_64" class="t s1_64">the execution pipeline after the physical address is known, as some operations will not be supported </span>
<span id="tw_64" class="t s1_64">at all physical memory addresses, and some operations require knowing the current setting of a </span>
<span id="tx_64" class="t s1_64" data-mappings='[[3,"fi"]]'>conﬁgurable PMA attribute. </span><span id="ty_64" class="t s1_64">While many other architectures specify some PMAs in the virtual </span>
<span id="tz_64" class="t s1_64">memory page tables and use the TLB to inform the pipeline of these properties, this approach </span>
<span id="t10_64" class="t s1_64" data-mappings='[[22,"fi"]]'>injects platform-speciﬁc information into a virtualized layer and can cause system errors unless </span>
<span id="t11_64" class="t s1_64">attributes are correctly initialized in each page-table entry for each physical memory region. </span><span id="t12_64" class="t s1_64">In </span>
<span id="t13_64" class="t s1_64">addition, the available page sizes might not be optimal for specifying attributes in the physical </span>
<span id="t14_64" class="t s1_64" data-mappings='[[60,"ffi"]]'>memory space, leading to address-space fragmentation and ineﬃcient use of expensive TLB entries. </span>
<span id="t15_64" class="t s1_64" data-mappings='[[33,"fi"]]'>For RISC-V, we separate out speciﬁcation and checking of PMAs into a separate hardware structure, </span>
<span id="t16_64" class="t s1_64">the </span><span id="t17_64" class="t s4_64">PMA checker</span><span id="t18_64" class="t s1_64">. In many cases, the attributes are known at system design time for each physical </span>
<span id="t19_64" class="t s1_64">address region, and can be hardwired into the PMA checker. Where the attributes are run-time </span>
<span id="t1a_64" class="t s1_64" data-mappings='[[3,"fi"],[27,"fi"]]'>conﬁgurable, platform-speciﬁc memory-mapped control registers can be provided to specify these </span>
<span id="t1b_64" class="t s1_64">attributes at a granularity appropriate to each region on the platform (e.g., for an on-chip SRAM </span>
<span id="t1c_64" class="t s1_64" data-mappings='[[12,"fl"]]'>that can be ﬂexibly divided between cacheable and uncacheable uses). PMAs are checked for any </span>
<span id="t1d_64" class="t s1_64">access to physical memory, including accesses that have undergone virtual to physical memory </span>
<span id="t1e_64" class="t s1_64">translation. </span><span id="t1f_64" class="t s1_64">To aid in system debugging, we strongly recommend that, where possible, RISC- </span>
<span id="t1g_64" class="t s1_64">V processors precisely trap physical memory accesses that fail PMA checks. </span><span id="t1h_64" class="t s1_64">Precisely trapped </span>
<span id="t1i_64" class="t s1_64">PMA violations manifest as instruction, load, or store access-fault exceptions, distinct from virtual- </span>
<span id="t1j_64" class="t s1_64">memory page-fault exceptions. Precise PMA traps might not always be possible, for example, when </span>
<span id="t1k_64" class="t s1_64">probing a legacy bus architecture that uses access failures as part of the discovery mechanism. In </span>
<span id="t1l_64" class="t s1_64">this case, error responses from slave devices will be reported as imprecise bus-error interrupts. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
