--------------------------------------------------------------------------------
-- Title       : Scale and add amplitudes
-- Project     : FPGA Based Digital Signal Processing
--               FH OÃ– Hagenberg/HSD, SCD5
--------------------------------------------------------------------------------
-- RevCtrl     : $Id: DspScaleAndAdd-e.vhd 704 2017-10-27 19:25:59Z mroland $
-- Authors     : Markus Pfaff, Linz/Austria, Copyright (c) 2003-2005
--               Michael Roland, Hagenberg/Austria, Copyright (c) 2011-2017
--------------------------------------------------------------------------------
-- Description : oDwet(t) := iDdry1(t) * gScaleFactor(1)
--                         + iDdry2(t) * gScaleFactor(2)
--------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- fixed_pkg resides in the library ieee since VHDL-2008 (QuestaSim backports
-- this to VHDL-93 too). However, Quartus (as of version 13.0sp1) still does
-- not have native support for ieee.fixed_pkg. Therefore, we provide the
-- VHDL-93 compatibility versions as part of this excercise. These must be
-- compiled into the are located in the library ieee_proposed. Include them in
-- your Config.tcl and don't forget to set the ExtraLibraries and TargetLibrary
-- parameters to compile them into the right library (ieee_proposed) with fhlow.
library ieee_proposed;
use ieee_proposed.fixed_pkg.all;
-- In future (when both QuestaSim and Quartus support the VHDL-2008
-- ieee.fixed_pkg) simply use:
--use ieee.fixed_float_types.all;
--use ieee.fixed_pkg.all;

use work.Global.all;

entity DspScaleAndAdd is

  generic (
    gAudioBitWidth     : natural               := cDefaultAudioBitWidth;
    gScaleFactor       : aSetOfFactors(1 to 2) := (0.1, 0.3);
    gRegisteredOutputs : boolean               := false);

  port (
    -- Sequential logic inside this unit
    iClk         : in std_ulogic;
    inResetAsync : in std_ulogic;

    -- Input audio channels
    iDdry1, iDdry2 : in aAudioData(0 downto -(gAudioBitWidth-1));
    -- Input channels have to be valid at the same time; only one port needed
    -- to flag validity.
    iValDry        : in std_ulogic;

    -- Output audio channel
    oDwet   : out aAudioData(0 downto -(gAudioBitWidth-1));
    oValWet : out std_ulogic);

end DspScaleAndAdd;

