
****** PlanAhead v14.3 (64-bit)
  **** Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Rick/XPro/BlueDDS_Rick/pa.fromHdl.tcl
# create_project -name DDS -dir "C:/Users/Rick/XPro/BlueDDS_Rick/planAhead_run_1" -part xc3s1000fg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ddsconnections.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Rick/XPro/BlueDDS_Rick/ddsconnections.ucf' to fileset 'constrs_1'
# add_files [list {okCore.ngc}]
# add_files [list {ramW64D2.ngc}]
# set hdlfile [add_files [list {ppseq.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ppmem.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {okWireOut.ngc}]
# add_files [list {okTriggerIn.ngc}]
# add_files [list {okPipeOut.ngc}]
# add_files [list {okPipeIn.ngc}]
# set hdlfile [add_files [list {okLibrary.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ddssys.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {okWireIn.ngc}]
# set hdlfile [add_files [list {DDSfirmware.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {counter4b.ngc}]
# add_files [list {counter2b.ngc}]
# add_files [list {ppmem.ngc}]
# set_property top DDSfirmware $srcset
# add_files [list {ddsconnections.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000fg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Rick/XPro/BlueDDS_Rick/ppseq.v" into library work
Analyzing Verilog file "C:/Users/Rick/XPro/BlueDDS_Rick/ppmem.v" into library work
Analyzing Verilog file "C:/Users/Rick/XPro/BlueDDS_Rick/okLibrary.v" into library work
Analyzing Verilog file "C:/Users/Rick/XPro/BlueDDS_Rick/ddssys.v" into library work
Parsing verilog file "counter4b.v" included at line 1. [C:/Users/Rick/XPro/BlueDDS_Rick/ddssys.v:1]
Parsing verilog file "counter2b.v" included at line 2. [C:/Users/Rick/XPro/BlueDDS_Rick/ddssys.v:2]
Parsing verilog file "dcm180.v" included at line 3. [C:/Users/Rick/XPro/BlueDDS_Rick/ddssys.v:3]
Analyzing Verilog file "C:/Users/Rick/XPro/BlueDDS_Rick/DDSfirmware.v" into library work
Parsing verilog file "ramW64D2.v" included at line 2. [C:/Users/Rick/XPro/BlueDDS_Rick/DDSfirmware.v:2]
Parsing verilog file "divider.v" included at line 3. [C:/Users/Rick/XPro/BlueDDS_Rick/DDSfirmware.v:3]
Parsing verilog file "correlator.v" included at line 4. [C:/Users/Rick/XPro/BlueDDS_Rick/DDSfirmware.v:4]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ppmem.ngc ...
WARNING:NetListWriters:298 - No output is written to ppmem.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ppmem.edif ...
ngc2edif: Total memory usage is 78304 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/ppmem.ngc' for (cell view 'ppmem', library 'work', file 'ppmem.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/ppmem.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/ppmem.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design counter2b.ngc ...
WARNING:NetListWriters:298 - No output is written to counter2b.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file counter2b.edif ...
ngc2edif: Total memory usage is 78304 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/counter2b.ngc' for (cell view 'counter2b', library 'work', file 'counter2b.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/counter2b.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/counter2b.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design counter4b.ngc ...
WARNING:NetListWriters:298 - No output is written to counter4b.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file counter4b.edif ...
ngc2edif: Total memory usage is 77984 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/counter4b.ngc' for (cell view 'counter4b', library 'work', file 'counter4b.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/counter4b.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/counter4b.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ramW64D2.ngc ...
WARNING:NetListWriters:298 - No output is written to ramW64D2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ramW64D2.edif ...
ngc2edif: Total memory usage is 77728 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/ramW64D2.ngc' for (cell view 'ramW64D2', library 'work', file 'ramW64D2.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/ramW64D2.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/ramW64D2.edif]
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'BUFGDLL' instantiated as 'clkbuf' [C:/Users/Rick/XPro/BlueDDS_Rick/okLibrary.v:22]
Resolution: File names need to match cell names: an EDIF definition will be found in BUFGDLL.edf; a HDL definition may be placed in any Verilog/VHDL file.
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okCore.ngc ...
WARNING:NetListWriters:298 - No output is written to okCore.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd_ti_addr_addsub0000_cy<5 : 2> on
   block okCore is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file okCore.edif ...
ngc2edif: Total memory usage is 79008 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okCore.ngc' for (cell view 'okCore', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okCore.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okCore.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78624 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okWireIn.ngc' for (cell view 'okWireIn', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okWireIn.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okWireIn.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78496 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okTriggerIn.ngc' for (cell view 'okTriggerIn', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okTriggerIn.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okTriggerIn.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okPipeIn.edif ...
ngc2edif: Total memory usage is 78304 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okPipeIn.ngc' for (cell view 'okPipeIn', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okPipeIn.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okPipeIn.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okPipeOut.edif ...
ngc2edif: Total memory usage is 78304 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okPipeOut.ngc' for (cell view 'okPipeOut', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okPipeOut.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okPipeOut.edif]
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78496 kilobytes

Reading core file 'C:/Users/Rick/XPro/BlueDDS_Rick/okWireOut.ngc' for (cell view 'okWireOut', library 'work', file 'okLibrary.v')
Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okWireOut.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-7468-Rick-Laptop/ngc2edif/okWireOut.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
CRITICAL WARNING: [Netlist 29-29] Cell 'BUFGDLL' defined in file 'unisim_comp.v' is not a supported primitive for spartan3 part: xc3s1000fg320-4.  Instance 'okHI/clkbuf' will be treated as a black box, not an architecture primitive.
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg320/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Rick/XPro/BlueDDS_Rick/ddsconnections.ucf]
Finished Parsing UCF File [C:/Users/Rick/XPro/BlueDDS_Rick/ddsconnections.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16 (HD_SRL16, HD_WSGEN): 1 instances

Phase 0 | Netlist Checksum: bedeb947
open_rtl_design: Time (s): elapsed = 00:00:33 . Memory (MB): peak = 491.445 ; gain = 85.133
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 22 13:45:30 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
