[View]
Entity=clink_receiver_tb_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\..\..\src\clink\HDL\serdes_top_2ch.bde]
Enabled=1
[file:.\..\..\IP\clink_receiver\clink_receiver_funcsim.vhdl]
Enabled=1
[file:.\..\..\IP\clink_clk_7x80MHz\clink_clk_7x80MHz_funcsim.vhdl]
Enabled=1
[file:.\..\..\IP\clink_deserializer_1ch\clink_deserializer_1ch_funcsim.vhdl]
Enabled=1
[file:.\..\..\src\clink\HDL\scd_deserializer_2ch.bde]
Enabled=1
[file:.\..\..\src\clink\HDL\scd_clink_receiver_2ch.bde]
Enabled=1
[file:.\compile\scd_clink_receiver_2ch.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\src\clink\HDL\clink_receiver_2ch.vhd]
Enabled=1
[file:.\..\..\src\clink\HDL\clink_receiver.vhd]
Enabled=1
[file:.\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\src\Clink_receiver_tb.bde]
Enabled=1
[file:.\..\..\..\src\clink\HDL\clink_receiver.vhd]
Enabled=1
[file:.\..\..\..\src\clink\HDL\scd_clink_receiver_2ch.bde]
Enabled=1
[file:.\..\..\..\src\FPA\PelicanD\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\IP\clink_clk_7x80MHz\clink_clk_7x80MHz_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\src\clink\HDL\compil_clink_receiver.do]
Enabled=1
[file:.\compile\Clink_receiver_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_calibration.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_pattern_validator.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_signals_validator.bde]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_validator_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\dly_calib_data_ctler_core.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\dly_calib_data_ctrler.bde]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\fpa_serdes_define.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\high_duration_meas.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\iserdes_wrapper.vhd]
Enabled=1
[file:.\compile\clink_signals_validator.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\dly_calib_data_ctrler.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\clink_receiver_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\clink_receiver_tb_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_bitslip_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_calibration.bde]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_validator.bde]
Enabled=1
[file:.\..\..\..\..\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_validator_core.vhd]
Enabled=1
[file:.\compile\clink_calibration.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\clink_delay_validator.vhd]
Generated=TRUE
Enabled=1
[file:.\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_calibration.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_pattern_validator.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_signals_validator.bde]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_validator_ctrler.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\dly_calib_data_ctler_core.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\dly_calib_data_ctrler.bde]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\fpa_serdes_define.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\high_duration_meas.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\iserdes_wrapper.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_bitslip_ctrl.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_calibration.bde]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_ctrl.vhd]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_validator.bde]
Enabled=1
[file:.\FIR-00251-Common\VHDL\iserdes\clink\clink_delay_validator_core.vhd]
Enabled=1
