#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr  7 01:01:14 2019
# Process ID: 8160
# Current directory: C:/Users/achin/Desktop/EE2026/FINAL/FINAL.runs/synth_1
# Command line: vivado.exe -log Voice_Scope_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_Scope_TOP.tcl
# Log file: C:/Users/achin/Desktop/EE2026/FINAL/FINAL.runs/synth_1/Voice_Scope_TOP.vds
# Journal file: C:/Users/achin/Desktop/EE2026/FINAL/FINAL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Voice_Scope_TOP.tcl -notrace
Command: synth_design -top Voice_Scope_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1560 
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:189]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/score_map.v:156]
WARNING: [Synth 8-2369] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:441]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 368.809 ; gain = 111.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Voice_Scope_TOP' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:14]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Voice_Capturer' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VOICE_CAPTURER.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Capturer' (2#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VOICE_CAPTURER.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:208]
INFO: [Synth 8-6157] synthesizing module 'TestWave_Gen' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/TestWave_Gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TestWave_Gen' (3#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/TestWave_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Draw_Waveform.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform' (4#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Draw_Waveform.v:6]
INFO: [Synth 8-6157] synthesizing module 'Draw_Background' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Draw_Background.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Background' (5#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'Draw_Pong' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:23]
WARNING: [Synth 8-6090] variable 'x_ball' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:100]
WARNING: [Synth 8-6090] variable 'x_ball' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:107]
WARNING: [Synth 8-6090] variable 'y_ball' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:115]
WARNING: [Synth 8-6090] variable 'y_ball' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:118]
INFO: [Synth 8-6157] synthesizing module 'string_map' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b001101 
	Parameter letters bound to: 78'b011001010101001010100010001110011011100100000001100100100000010010010111011100 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map' (6#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized0' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b001101 
	Parameter letters bound to: 78'b011001010101001010100010001110011011100100000010100100100000010010010111011100 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized0' (6#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'score_map' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/score_map.v:23]
	Parameter pos_x bound to: 12'b000101110100 
	Parameter pos_y bound to: 12'b000001100100 
	Parameter pos_x2 bound to: 12'b001100001100 
	Parameter font_size bound to: 5'b01000 
	Parameter font_map bound to: 800'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000 
INFO: [Synth 8-6155] done synthesizing module 'score_map' (7#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/score_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Pong' (8#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Draw_Pong.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_DISPLAY' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-638] synthesizing module 'CLK_108M' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/CLK_108M.vhd:83]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/CLK_108M.vhd:125]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/CLK_108M.vhd:187]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/CLK_108M.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'CLK_108M' (9#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/CLK_108M.vhd:83]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROL' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROL' (10#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DISPLAY' (11#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-6157] synthesizing module 'color_select' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:65]
INFO: [Synth 8-6155] done synthesizing module 'color_select' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:23]
INFO: [Synth 8-6157] synthesizing module 'introduction' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Introduction.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b010001 
	Parameter letters bound to: 102'b100000001110010101001100011000010110001110100100011101011000100100001110001110000010000000000010000110 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized1' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b011010 
	Parameter letters bound to: 156'b011011001110001010010101100100011101010010010110001110100100001010011110001101010010011000100100011111010010011100011110001010010101010010100011001110011011 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized2' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized3' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b001000 
	Parameter letters bound to: 48'b000001100100010000011011001010011001010001011100 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized3' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized4' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00100 
	Parameter SIZE bound to: 6'b000110 
	Parameter letters bound to: 36'b000010100100011001011000010111010000 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized4' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized5' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00010 
	Parameter SIZE bound to: 6'b011100 
	Parameter letters bound to: 168'b001101011000010111001110100100001011100010100100001100010001010010010111100100010100010001001010010111010000100100001010010111001101100100011011010010100010001010011100 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized5' (12#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'introduction' (13#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/Introduction.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_graph' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized6' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00001 
	Parameter SIZE bound to: 6'b001011 
	Parameter letters bound to: 66'b000001100100010110001010010010010111100100010110001110010111011110 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized6' (13#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized7' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00001 
	Parameter SIZE bound to: 6'b001100 
	Parameter letters bound to: 72'b000010100100001100011000010101011000011110011011100100011100001110010101 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized7' (13#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized8' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00001 
	Parameter SIZE bound to: 6'b000110 
	Parameter letters bound to: 36'b000011100100001110100001010010011101 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized8' (13#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized9' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00001 
	Parameter SIZE bound to: 6'b001101 
	Parameter letters bound to: 78'b001100011110011011011011001110010111011101100100010000011011001010011001010001 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized9' (13#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'bit_map' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
	Parameter font_size bound to: 4'b0001 
	Parameter pos_x bound to: 12'b000011000000 
	Parameter pos_y bound to: 12'b000001111100 
	Parameter font_map bound to: 1280'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000 
INFO: [Synth 8-6155] done synthesizing module 'bit_map' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'number' does not match port width (4) of module 'bit_map' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu.v:66]
INFO: [Synth 8-6157] synthesizing module 'bit_map__parameterized0' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
	Parameter font_size bound to: 4'b0001 
	Parameter pos_x bound to: 12'b000011001000 
	Parameter pos_y bound to: 12'b000001111100 
	Parameter font_map bound to: 1280'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000 
INFO: [Synth 8-6155] done synthesizing module 'bit_map__parameterized0' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
WARNING: [Synth 8-689] width (5) of port connection 'number' does not match port width (4) of module 'bit_map__parameterized0' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu.v:67]
INFO: [Synth 8-6157] synthesizing module 'color_maker' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/color_maker.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/color_maker.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/color_maker.v:51]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized10' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00010 
	Parameter SIZE bound to: 6'b000101 
	Parameter letters bound to: 30'b000001100100011011001110001101 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized10' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized11' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00010 
	Parameter SIZE bound to: 6'b000111 
	Parameter letters bound to: 42'b000010100100010000011011001110001110010111 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized11' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized12' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00010 
	Parameter SIZE bound to: 6'b000110 
	Parameter letters bound to: 36'b000011100100001011010101011110001110 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized12' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized13' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00010 
	Parameter SIZE bound to: 6'b000110 
	Parameter letters bound to: 36'b000100100100001110100001010010011101 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized13' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6157] synthesizing module 'bit_map__parameterized1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
	Parameter font_size bound to: 4'b0010 
	Parameter pos_x bound to: 12'b000011010000 
	Parameter pos_y bound to: 12'b000001000000 
	Parameter font_map bound to: 1280'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000 
INFO: [Synth 8-6155] done synthesizing module 'bit_map__parameterized1' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
INFO: [Synth 8-6157] synthesizing module 'bit_map__parameterized2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
	Parameter font_size bound to: 4'b0010 
	Parameter pos_x bound to: 12'b000011010000 
	Parameter pos_y bound to: 12'b000001011110 
	Parameter font_map bound to: 1280'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000 
INFO: [Synth 8-6155] done synthesizing module 'bit_map__parameterized2' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
INFO: [Synth 8-6157] synthesizing module 'bit_map__parameterized3' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
	Parameter font_size bound to: 4'b0010 
	Parameter pos_x bound to: 12'b000011010000 
	Parameter pos_y bound to: 12'b000001111100 
	Parameter font_map bound to: 1280'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000 
INFO: [Synth 8-6155] done synthesizing module 'bit_map__parameterized3' (14#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bitmap.v:4]
INFO: [Synth 8-6155] done synthesizing module 'color_maker' (15#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/color_maker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'menu_graph' (16#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_pong' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_pong.v:23]
INFO: [Synth 8-6157] synthesizing module 'string_map__parameterized14' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
	Parameter font_size bound to: 5'b00001 
	Parameter SIZE bound to: 6'b000110 
	Parameter letters bound to: 36'b000010100100001110100001010010011101 
	Parameter font_map bound to: 2960'b01111100110001101100011011001110110111101111011011100110110001101100011001111100000110000011100001111000000110000001100000011000000110000001100000011000011111100111110011000110000001100000110000011000001100000110000011000000110001101111111001111100110001100000011000000110001111000000011000000110000001101100011001111100000011000001110000111100011011000110110011111110000011000000110000001100000111101111111011000000110000001100000011111100000001100000011000000110110001100111110000111000011000001100000011000000111111001100011011000110110001101100011001111100111111101100011000000110000001100000110000011000001100000011000000110000001100000111110011000110110001101100011001111100110001101100011011000110110001100111110001111100110001101100011011000110011111100000011000000110000001100000110001111000000100000011100001101100110001101100011011111110110001101100011011000110110001101111110001100110011001100110011001111100011001100110011001100110011001101111110000111100011001101100001011000000110000001100000011000000110000100110011000111100111110000110110001100110011001100110011001100110011001100110011001101100111110001111111001100110011000100110100001111000011010000110000001100010011001101111111011111110011001100110001001101000011110000110100001100000011000000110000011110000001111000110011011000010110000001100000011011110110001101100011001100110001110101100011011000110110001101100011011111110110001101100011011000110110001101100011000111100000110000001100000011000000110000001100000011000000110000001100000111100000111100000110000001100000011000000110000001100110011001100110011001100011110001110011001100110011001100110110001111000011110000110110001100110011001101110011011110000011000000110000001100000011000000110000001100000011000100110011011111110110000111110011111111111111111111101101111000011110000111100001111000011110000111100011011100110111101101111111011011110110011101100011011000110110001101100011001111100110001101100011011000110110001101100011011000110110001101100011001111100111111000110011001100110011001100111110001100000011000000110000001100000111100000111110011000110110001101100011011000110110101101101111001111100000011000000111011111100011001100110011001100110011111000110110001100110011001100110011011100110011111001100011011000110011000000011100000001100000001101100011011000110011111001111111111011011100110010001100000011000000110000001100000011000000110000011110011000110110001101100011011000110110001101100011011000110110001101100011001111100110000111100001111000011110000111100001111000011110000110110011000111100000110001100001111000011110000111100001111000011110110111101101111111111011001100110011011000011110000110110011000111100000110000001100000111100011001101100001111000011110000111100001111000011011001100011110000011000000110000001100000011000001111001111111111000011100001100000110000011000001100000110000011000001110000111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'string_map__parameterized14' (16#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/string_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'menu_pong' (17#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_pong.v:23]
INFO: [Synth 8-6157] synthesizing module 'menu_logic' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:39]
INFO: [Synth 8-6155] done synthesizing module 'menu_logic' (18#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/menu_logic.v:23]
INFO: [Synth 8-6157] synthesizing module 'bar_graph' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bar_graph.v:2]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bar_graph.v:19]
INFO: [Synth 8-6155] done synthesizing module 'bar_graph' (19#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/bar_graph.v:2]
WARNING: [Synth 8-689] width (2) of port connection 'bar_size' does not match port width (3) of module 'bar_graph' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:313]
INFO: [Synth 8-6157] synthesizing module 'vert_zoom1b' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/vertical2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vert_zoom1b' (20#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/vertical2.v:24]
INFO: [Synth 8-6157] synthesizing module 'full1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full1.v:4]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'full1' (21#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full1.v:4]
INFO: [Synth 8-6157] synthesizing module 'full2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:23]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:68]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:64]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:65]
INFO: [Synth 8-6155] done synthesizing module 'full2' (22#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:23]
INFO: [Synth 8-6157] synthesizing module 'full3' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full3.v:6]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full3.v:48]
INFO: [Synth 8-6155] done synthesizing module 'full3' (23#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full3.v:6]
INFO: [Synth 8-6157] synthesizing module 'full4' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full4.v:23]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full4.v:68]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full4.v:64]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full4.v:65]
INFO: [Synth 8-6155] done synthesizing module 'full4' (24#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full4.v:23]
INFO: [Synth 8-6157] synthesizing module 'line_graph1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_draw.v:24]
INFO: [Synth 8-6155] done synthesizing module 'line_graph1' (25#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_draw.v:24]
INFO: [Synth 8-6157] synthesizing module 'line_graph2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/line_graph2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'line_graph2' (26#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/line_graph2.v:24]
INFO: [Synth 8-6157] synthesizing module 'vert_zoom2a' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_drawx3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vert_zoom2a' (27#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_drawx3.v:6]
INFO: [Synth 8-6157] synthesizing module 'vert_zoom2b' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_drawx4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'vert_zoom2b' (28#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/real_drawx4.v:24]
INFO: [Synth 8-6157] synthesizing module 'volume_indicate' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/volume_indicate.v:24]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/volume_indicate.v:52]
WARNING: [Synth 8-6014] Unused sequential element Sample_Memory_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'volume_indicate' (29#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/volume_indicate.v:24]
INFO: [Synth 8-6157] synthesizing module 'slow_waveform1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform.v:23]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform.v:64]
INFO: [Synth 8-6155] done synthesizing module 'slow_waveform1' (30#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_background1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_wave.v:24]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_wave.v:78]
INFO: [Synth 8-6155] done synthesizing module 'slow_background1' (31#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_wave.v:24]
INFO: [Synth 8-6157] synthesizing module 'slow_waveform2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform2.v:23]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform2.v:64]
INFO: [Synth 8-6155] done synthesizing module 'slow_waveform2' (32#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_waveform2.v:23]
INFO: [Synth 8-6157] synthesizing module 'slow_background2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_background2.v:24]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_background2.v:78]
INFO: [Synth 8-6155] done synthesizing module 'slow_background2' (33#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/slow_background2.v:24]
INFO: [Synth 8-6157] synthesizing module 'display1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display1' (34#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display1.v:23]
INFO: [Synth 8-6157] synthesizing module 'display2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/2Display1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'display2' (35#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/2Display1.v:24]
INFO: [Synth 8-6157] synthesizing module 'display3' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display3.v:23]
WARNING: [Synth 8-6090] variable 'sum' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display3.v:80]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display3.v:76]
INFO: [Synth 8-6155] done synthesizing module 'display3' (36#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/display3.v:23]
INFO: [Synth 8-6157] synthesizing module 'horiz_display1' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/horiz_display1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'horiz_display1' (37#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/horiz_display1.v:2]
INFO: [Synth 8-6157] synthesizing module 'horiz_display2' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/horiz_display2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'horiz_display2' (38#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/FOR EE2026/horiz_display2.v:24]
INFO: [Synth 8-6157] synthesizing module 'draw_circle' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/draw_circle.v:23]
INFO: [Synth 8-6155] done synthesizing module 'draw_circle' (39#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/draw_circle.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'single_pulse' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/single_pulse.v:22]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (40#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/my_dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pulse' (41#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/single_pulse.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (42#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'vol_indi' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/vol_indi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vol_indi' (43#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/vol_indi.v:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/sev_seg.v:23]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0011000 
INFO: [Synth 8-6155] done synthesizing module 'sev_seg' (44#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/sev_seg.v:23]
WARNING: [Synth 8-3848] Net VGA_Red_grid1 in module/entity Voice_Scope_TOP does not have driver. [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:144]
WARNING: [Synth 8-3848] Net VGA_Red_grid2 in module/entity Voice_Scope_TOP does not have driver. [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:145]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Scope_TOP' (45#1) [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/Desktop/Voice_Scope_TOP.v:14]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[0][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[0][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[0][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[0][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[1][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[1][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[1][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[1][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[2][3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[2][2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[2][1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port tick[2][0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port clk_sample
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[9]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[8]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[7]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[6]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[5]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[4]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[3]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[2]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[1]
WARNING: [Synth 8-3331] design draw_circle has unconnected port wave_sample[0]
WARNING: [Synth 8-3331] design draw_circle has unconnected port switch
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design horiz_display2 has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design horiz_display1 has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design display3 has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design display3 has unconnected port switch
WARNING: [Synth 8-3331] design display1 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design display1 has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[0][1]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[0][0]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[1][3]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[1][2]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[1][1]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[1][0]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[2][3]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[2][2]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[2][1]
WARNING: [Synth 8-3331] design display2 has unconnected port bg[2][0]
WARNING: [Synth 8-3331] design slow_background2 has unconnected port bg[0][3]
WARNING: [Synth 8-3331] design slow_background2 has unconnected port bg[0][2]
WARNING: [Synth 8-3331] design slow_background2 has unconnected port bg[0][1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 456.051 ; gain = 198.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.051 ; gain = 198.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 456.051 ; gain = 198.953
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_Scope_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_Scope_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 801.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.078 ; gain = 543.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.078 ; gain = 543.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 801.078 ; gain = 543.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "win" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_green1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "blue" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "green1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'menu_logic'
INFO: [Synth 8-802] inferred FSM for state register 'GRAPH_STATE_reg' in module 'menu_logic'
INFO: [Synth 8-5544] ROM "STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bar_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zoom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GRAPH_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "graph_out_red" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'bg_reg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'grid_reg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'waveform_reg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'tick_reg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'axis_reg' [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/imports/sources_1/new/color_select.v:71]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                            00000
                 iSTATE4 |                  000000000000010 |                            01110
                 iSTATE8 |                  000000000000100 |                            01101
                iSTATE11 |                  000000000001000 |                            01100
                iSTATE10 |                  000000000010000 |                            01011
                iSTATE12 |                  000000000100000 |                            01010
                 iSTATE1 |                  000000001000000 |                            01001
                 iSTATE2 |                  000000010000000 |                            01000
                 iSTATE0 |                  000000100000000 |                            00111
                 iSTATE3 |                  000001000000000 |                            00110
                 iSTATE5 |                  000010000000000 |                            00101
                 iSTATE6 |                  000100000000000 |                            00100
                 iSTATE7 |                  001000000000000 |                            00011
                 iSTATE9 |                  010000000000000 |                            00010
                iSTATE13 |                  100000000000000 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GRAPH_STATE_reg' using encoding 'one-hot' in module 'menu_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'menu_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 801.078 ; gain = 543.980
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'd12' (display1) to 'd13'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Voice_Scope_TOP__GB0 |           1|     28214|
|2     |Voice_Scope_TOP__GB1 |           1|      7755|
|3     |Voice_Scope_TOP__GB2 |           1|     15610|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 17    
	   3 Input     32 Bit       Adders := 29    
	   2 Input     15 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 40    
	   3 Input     13 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 19    
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 38    
	   2 Input     10 Bit       Adders := 17    
	   3 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 11    
	   3 Input      3 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 18    
	               10 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 31    
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              12K Bit         RAMs := 20    
	               6K Bit         RAMs := 11    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 5     
	   6 Input     60 Bit        Muxes := 5     
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 19    
	   2 Input     12 Bit        Muxes := 57    
	   2 Input     11 Bit        Muxes := 30    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      7 Bit        Muxes := 9     
	  15 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 54    
	   4 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 6     
	  14 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 17    
	  15 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voice_Scope_TOP 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Draw_Waveform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module color_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               60 Bit    Registers := 5     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 5     
	   6 Input     60 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
Module string_map__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module string_map__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module string_map__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module string_map__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module string_map__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module bit_map__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
Module bit_map__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
Module bit_map__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
Module color_maker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module menu_graph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module menu_logic 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 15    
	  15 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 12    
Module bar_graph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module full1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 2     
	               6K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module full3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 2     
	               6K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module line_graph1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module line_graph2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module vert_zoom2a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module vert_zoom2b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module volume_indicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slow_waveform1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module slow_background1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module slow_waveform2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
Module slow_background2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module display1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module display2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module display3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module horiz_display1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module my_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module horiz_display2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module full4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module full2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
	               6K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sev_seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 9     
Module vol_indi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module string_map__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module string_map__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
Module menu_pong 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module string_map__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module introduction 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
Module VGA_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VGA_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module string_map 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module string_map__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
Module score_map 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module Draw_Pong 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 6     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 13    
	   3 Input     12 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 54    
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module TestWave_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module Voice_Capturer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sum0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "j0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/draw_circle.v:58]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/draw_circle.v:58]
DSP Report: Generating DSP circle40, operation Mode is: (A:0x2bc0)*B.
DSP Report: operator circle40 is absorbed into DSP circle40.
DSP Report: Generating DSP circle11, operation Mode is: A*B.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: Generating DSP circle11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: Generating DSP circle11, operation Mode is: A*B.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: Generating DSP circle11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: operator circle11 is absorbed into DSP circle11.
DSP Report: Generating DSP circle12, operation Mode is: A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle30, operation Mode is: (A:0x1770)*B.
DSP Report: operator circle30 is absorbed into DSP circle30.
DSP Report: Generating DSP circle20, operation Mode is: (A:0x960)*B.
DSP Report: operator circle20 is absorbed into DSP circle20.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:107]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/achin/Desktop/EE2026/FINAL/FINAL.srcs/sources_1/new/full2.v:107]
DSP Report: Generating DSP circle31, operation Mode is: (A:0x708)*B.
DSP Report: operator circle31 is absorbed into DSP circle31.
DSP Report: Generating DSP circle12, operation Mode is: A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: operator circle12 is absorbed into DSP circle12.
DSP Report: Generating DSP circle13, operation Mode is: A*B.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: Generating DSP circle13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: Generating DSP circle13, operation Mode is: A*B.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: Generating DSP circle13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: operator circle13 is absorbed into DSP circle13.
DSP Report: Generating DSP circle21, operation Mode is: (A:0x320)*B.
DSP Report: operator circle21 is absorbed into DSP circle21.
INFO: [Synth 8-5546] ROM "y/max" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[0]) is unused and will be removed from module horiz_display1.
WARNING: [Synth 8-3332] Sequential element (i_reg[10]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[9]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[8]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[7]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[6]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[5]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[4]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[3]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[2]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[1]) is unused and will be removed from module horiz_display2.
WARNING: [Synth 8-3332] Sequential element (i_reg[0]) is unused and will be removed from module horiz_display2.
INFO: [Synth 8-3886] merging instance 'i_2/y/led_reg[6]' (FDE) to 'i_2/y/level_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/z/an_reg[2]' (FDS) to 'i_2/z/an_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/\z/an_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/h/counter_reg[3]__0' (FDE) to 'i_0/h/counter_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/h/counter_reg[2]__0' (FDE) to 'i_0/h/counter_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/h/counter_reg[0]__0' (FDE) to 'i_0/h/counter_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/h/counter_reg[1]__0' (FDE) to 'i_0/h/counter_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 836.719 ; gain = 579.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+---------------------+---------------+----------------+
|Module Name     | RTL Object          | Depth x Width | Implemented As | 
+----------------+---------------------+---------------+----------------+
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|score_map       | font_map            | 128x8         | LUT            | 
|score_map       | font_map            | 128x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|bit_map         | font_map            | 256x8         | LUT            | 
|bit_map         | font_map            | 256x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|bit_map         | font_map            | 256x8         | LUT            | 
|bit_map         | font_map            | 256x8         | LUT            | 
|bit_map         | font_map            | 256x8         | LUT            | 
|string_map      | font_map            | 512x8         | LUT            | 
|color_maker     | red_word/font_map   | 512x8         | LUT            | 
|color_maker     | green_word/font_map | 512x8         | LUT            | 
|color_maker     | blue_word/font_map  | 512x8         | LUT            | 
|color_maker     | exit/font_map       | 512x8         | LUT            | 
|color_maker     | r/font_map          | 256x8         | LUT            | 
|color_maker     | g/font_map          | 256x8         | LUT            | 
|color_maker     | b/font_map          | 256x8         | LUT            | 
|menu_graph      | map1/font_map       | 512x8         | LUT            | 
|menu_graph      | map2/font_map       | 512x8         | LUT            | 
|menu_graph      | map3/font_map       | 512x8         | LUT            | 
|menu_graph      | map4/font_map       | 512x8         | LUT            | 
|menu_graph      | n1/font_map         | 256x8         | LUT            | 
|menu_graph      | n2/font_map         | 256x8         | LUT            | 
|introduction    | map1/font_map       | 512x8         | LUT            | 
|introduction    | map2/font_map       | 512x8         | LUT            | 
|introduction    | map3/font_map       | 512x8         | LUT            | 
|introduction    | map4/font_map       | 512x8         | LUT            | 
|introduction    | map5/font_map       | 512x8         | LUT            | 
|score_map       | font_map            | 128x8         | LUT            | 
|score_map       | font_map            | 128x8         | LUT            | 
|Draw_Pong       | map1/font_map       | 512x8         | LUT            | 
|Draw_Pong       | map2/font_map       | 512x8         | LUT            | 
|Voice_Scope_TOP | k/map1/font_map     | 512x8         | LUT            | 
|Voice_Scope_TOP | k/map2/font_map     | 512x8         | LUT            | 
+----------------+---------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                   | 
+------------+-------------------+-----------+----------------------+------------------------------+
|i_0/d       | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/m       | Sample_Memory_reg | Implied   | 64 x 10              | RAM64M x 4                   | 
|i_0/p       | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p       | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p       | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p       | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p1      | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p1      | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p1      | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p1      | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d8      | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e8      | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d10     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e10     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d11     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e11     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d12     | sum_reg           | Implied   | 1 K x 10             | RAM128X1D x 50               | 
|i_0/d12     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e12     | sum_reg           | Implied   | 1 K x 10             | RAM128X1D x 50               | 
|i_0/e12     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e13     | mem_reg           | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/e13     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q2      | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q2      | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q2      | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q2      | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q       | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q       | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q       | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q       | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
+------------+-------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|draw_circle | (A:0x2bc0)*B   | 5      | 14     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (A:0x1770)*B   | 5      | 13     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|draw_circle | (A:0x960)*B    | 5      | 12     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (A:0x708)*B    | 5      | 11     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full2       | (A:0x320)*B    | 5      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Voice_Scope_TOP__GB0 |           1|     20415|
|2     |Voice_Scope_TOP__GB1 |           1|      5692|
|3     |Voice_Scope_TOP__GB2 |           1|      4959|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 863.734 ; gain = 606.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 915.207 ; gain = 658.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                   | 
+------------+-------------------+-----------+----------------------+------------------------------+
|i_1/q2      | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q2      | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q2      | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q2      | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q       | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q       | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_1/q       | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_1/q       | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/m       | Sample_Memory_reg | Implied   | 64 x 10              | RAM64M x 4                   | 
|i_0/d       | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e13     | mem_reg           | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/e13     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e12     | sum_reg           | Implied   | 1 K x 10             | RAM128X1D x 50               | 
|i_0/e12     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e11     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e10     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/e8      | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p       | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p       | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p       | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p       | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p1      | store2_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p1      | mem2_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/p1      | store1_reg        | Implied   | 1 K x 10             | RAM64X1D x 10  RAM64M x 30   | 
|i_0/p1      | mem1_reg          | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d8      | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d10     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d11     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
|i_0/d12     | sum_reg           | Implied   | 1 K x 10             | RAM128X1D x 50               | 
|i_0/d12     | Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
+------------+-------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Voice_Scope_TOP__GB1 |           1|      5692|
|2     |Voice_Scope_TOP_GT0  |           1|     25379|
|3     |Voice_Scope_TOP_GT1  |           1|         2|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   841|
|3     |DSP48E1    |    17|
|4     |LUT1       |   451|
|5     |LUT2       |  1265|
|6     |LUT3       |   857|
|7     |LUT4       |  1151|
|8     |LUT5       |  1241|
|9     |LUT6       |  3901|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   776|
|12    |MUXF8      |    31|
|13    |RAM128X1D  |   100|
|14    |RAM64M     |  1192|
|15    |RAM64X1D   |   396|
|16    |FDRE       |  1172|
|17    |FDSE       |     7|
|18    |LD         |    60|
|19    |IBUF       |    21|
|20    |OBUF       |    39|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+------------------------------+------+
|      |Instance         |Module                        |Cells |
+------+-----------------+------------------------------+------+
|1     |top              |                              | 13525|
|2     |  a              |clk_div                       |    56|
|3     |  b              |Voice_Capturer                |    91|
|4     |  c              |TestWave_Gen                  |   301|
|5     |  d              |Draw_Waveform                 |   195|
|6     |  d10            |slow_waveform1                |   352|
|7     |  d11            |slow_waveform2                |   352|
|8     |  d12            |display1                      |   293|
|9     |  d8             |vert_zoom2a                   |   198|
|10    |  e10            |slow_background1              |   352|
|11    |  e11            |slow_background2              |   352|
|12    |  e12            |display2                      |   290|
|13    |  e13            |display3                      |   430|
|14    |  e3             |draw_circle                   |   142|
|15    |  e8             |vert_zoom2b                   |   198|
|16    |  e9             |volume_indicate               |    52|
|17    |  f              |Draw_Pong                     |  1011|
|18    |    a            |score_map                     |    30|
|19    |    map1         |string_map                    |   112|
|20    |    map2         |string_map__parameterized0    |    85|
|21    |  g              |VGA_DISPLAY                   |  3782|
|22    |    VGA_CLK_108M |CLK_108M                      |     3|
|23    |    VGA_CONTROL  |VGA_CONTROL                   |  3764|
|24    |  h              |color_select                  |   662|
|25    |  i              |introduction                  |   302|
|26    |    map1         |string_map__parameterized1    |   101|
|27    |    map2         |string_map__parameterized2    |    39|
|28    |    map3         |string_map__parameterized3    |   106|
|29    |    map4         |string_map__parameterized4    |    10|
|30    |    map5         |string_map__parameterized5    |    46|
|31    |  j              |menu_graph                    |   515|
|32    |    map1         |string_map__parameterized6_17 |    12|
|33    |    map2         |string_map__parameterized7    |     8|
|34    |    map3         |string_map__parameterized8    |     8|
|35    |    map4         |string_map__parameterized9    |     8|
|36    |    n1           |bit_map                       |    27|
|37    |    n2           |bit_map__parameterized0       |    28|
|38    |    x            |color_maker                   |   424|
|39    |      b          |bit_map__parameterized3       |    28|
|40    |      blue_word  |string_map__parameterized12   |     8|
|41    |      exit       |string_map__parameterized13   |    79|
|42    |      g          |bit_map__parameterized2       |    28|
|43    |      green_word |string_map__parameterized11   |   115|
|44    |      r          |bit_map__parameterized1       |    28|
|45    |      red_word   |string_map__parameterized10   |    81|
|46    |  k              |menu_pong                     |    44|
|47    |    map1         |string_map__parameterized6    |    33|
|48    |    map2         |string_map__parameterized14   |    11|
|49    |  l              |menu_logic                    |   445|
|50    |  m              |bar_graph                     |   100|
|51    |  p              |full1                         |   401|
|52    |  p1             |full3                         |   405|
|53    |  q              |full2                         |   867|
|54    |  q2             |full4                         |   728|
|55    |  t              |debounce                      |     2|
|56    |    a            |single_pulse_14               |     2|
|57    |      a          |my_dff_15                     |     1|
|58    |      b          |my_dff_16                     |     1|
|59    |  u              |debounce_0                    |     6|
|60    |    a            |single_pulse_11               |     6|
|61    |      a          |my_dff_12                     |     5|
|62    |      b          |my_dff_13                     |     1|
|63    |  v              |debounce_1                    |     3|
|64    |    a            |single_pulse_8                |     3|
|65    |      a          |my_dff_9                      |     1|
|66    |      b          |my_dff_10                     |     2|
|67    |  w              |debounce_2                    |     3|
|68    |    a            |single_pulse_5                |     3|
|69    |      a          |my_dff_6                      |     2|
|70    |      b          |my_dff_7                      |     1|
|71    |  x              |debounce_3                    |    20|
|72    |    a            |single_pulse                  |     4|
|73    |      a          |my_dff                        |     2|
|74    |      b          |my_dff_4                      |     2|
|75    |  y              |vol_indi                      |   197|
|76    |  z              |sev_seg                       |    21|
+------+-----------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1029.934 ; gain = 772.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1029.934 ; gain = 427.809
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1029.934 ; gain = 772.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1748 instances were transformed.
  LD => LDCE: 60 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 100 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1192 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 396 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 156 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1029.934 ; gain = 785.656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/achin/Desktop/EE2026/FINAL/FINAL.runs/synth_1/Voice_Scope_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_Scope_TOP_utilization_synth.rpt -pb Voice_Scope_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1029.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr  7 01:03:02 2019...
