	 	 instructionsRAM[4480] <= 32'b01101100000000000000000000000000;//Nop
	 	 instructionsRAM[4481] <= 32'b01010100000000000000000001010101;//Jump to #85
	 	 instructionsRAM[4482] <= 32'b01101000001000000000000000000000;//Loadi #0 to r[1]
	 	 instructionsRAM[4483] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4484] <= 32'b01100100111000000000000000000111;//Store r[7] in m[#7]
	 	 instructionsRAM[4485] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[4486] <= 32'b01101000100000000000000000000000;//Loadi #0 to r[4]
	 	 instructionsRAM[4487] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[4488] <= 32'b00110100001000010000000000000000;//NOT r[1] to r[1]
	 	 instructionsRAM[4489] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4490] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4491] <= 32'b01001100000000000000000001000111;//Branch on Zero #71
	 	 instructionsRAM[4492] <= 32'b01100000011000000000000000000100;//Load m[#4] to r[3]
	 	 instructionsRAM[4493] <= 32'b01101000100000000000000000000010;//Loadi #2 to r[4]
	 	 instructionsRAM[4494] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[4495] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4496] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4497] <= 32'b01001100000000000000000000000101;//Branch on Zero #5
	 	 instructionsRAM[4498] <= 32'b01100000011000000000000000000100;//Load m[#4] to r[3]
	 	 instructionsRAM[4499] <= 32'b01100000100000000000000000000101;//Load m[#5] to r[4]
	 	 instructionsRAM[4500] <= 32'b00000000001000110010000000000000;//ADD r[3],r[4] to r[1]
	 	 instructionsRAM[4501] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4502] <= 32'b01100100111000000000000000000111;//Store r[7] in m[#7]
	 	 instructionsRAM[4503] <= 32'b01100000011000000000000000000101;//Load m[#5] to r[3]
	 	 instructionsRAM[4504] <= 32'b01101000100000000000000000000010;//Loadi #2 to r[4]
	 	 instructionsRAM[4505] <= 32'b01011100001001000001100000000000;//SLT if r[4] < r[3], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[4506] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4507] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4508] <= 32'b01001100000000000000000000001010;//Branch on Zero #10
	 	 instructionsRAM[4509] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[4510] <= 32'b01100000100000000000000000000101;//Load m[#5] to r[4]
	 	 instructionsRAM[4511] <= 32'b00000000001000110010000000000000;//ADD r[3],r[4] to r[1]
	 	 instructionsRAM[4512] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4513] <= 32'b00000100011001110000000000000000;//ADDi r[7], #0 to r[3]
	 	 instructionsRAM[4514] <= 32'b01100000100000000000000000000110;//Load m[#6] to r[4]
	 	 instructionsRAM[4515] <= 32'b00000000001000110010000000000000;//ADD r[3],r[4] to r[1]
	 	 instructionsRAM[4516] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4517] <= 32'b01100100111000000000000000000111;//Store r[7] in m[#7]
	 	 instructionsRAM[4518] <= 32'b01010100000000000000000000101100;//Jump to #44
	 	 instructionsRAM[4519] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[4520] <= 32'b01101000100000000000000000000011;//Loadi #3 to r[4]
	 	 instructionsRAM[4521] <= 32'b00010000001000110010000000000000;//TIMES r[3],r[4] to r[1]
	 	 instructionsRAM[4522] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4523] <= 32'b01100100111000000000000000000111;//Store r[7] in m[#7]
	 	 instructionsRAM[4524] <= 32'b01100000011000000000000000000011;//Load m[#3] to r[3]
	 	 instructionsRAM[4525] <= 32'b01101000100000000000000000000100;//Loadi #4 to r[4]
	 	 instructionsRAM[4526] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[4527] <= 32'b00110100001000110000000000000000;//NOT r[3] to r[1]
	 	 instructionsRAM[4528] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4529] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4530] <= 32'b01001100000000000000000000011111;//Branch on Zero #31
	 	 instructionsRAM[4531] <= 32'b01100000011000000000000000000110;//Load m[#6] to r[3]
	 	 instructionsRAM[4532] <= 32'b01101000100000000000000000000000;//Loadi #0 to r[4]
	 	 instructionsRAM[4533] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[4534] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[4535] <= 32'b00100100001000010001100000000000;//OR r[1],r[3] to r[1]
	 	 instructionsRAM[4536] <= 32'b00110100001000010000000000000000;//NOT r[1] to r[1]
	 	 instructionsRAM[4537] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4538] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4539] <= 32'b01001100000000000000000000000011;//Branch on Zero #3
	 	 instructionsRAM[4540] <= 32'b00000110001000010000000000000000;//ADDi r[1], #0 to r[17]
	 	 instructionsRAM[4541] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[4542] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[4543] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[4544] <= 32'b01101000100000000000000000000000;//Loadi #0 to r[4]
	 	 instructionsRAM[4545] <= 32'b01011100001000110010000000000000;//SLT if r[3] < r[4], r[1] = 1 else r[1] = 0
	 	 instructionsRAM[4546] <= 32'b01011100011001000001100000000000;//SLT if r[4] < r[3], r[3] = 1 else r[3] = 0
	 	 instructionsRAM[4547] <= 32'b00100100001000010001100000000000;//OR r[1],r[3] to r[1]
	 	 instructionsRAM[4548] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4549] <= 32'b01111100000001110000000000000000;//Pre Branch r[7]
	 	 instructionsRAM[4550] <= 32'b01001100000000000000000000001011;//Branch on Zero #11
	 	 instructionsRAM[4551] <= 32'b01100000011000000000000000000011;//Load m[#3] to r[3]
	 	 instructionsRAM[4552] <= 32'b00001100001000110000000000000001;//SUBi r[3], #1 to r[1]
	 	 instructionsRAM[4553] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4554] <= 32'b01100000011000000000000000000111;//Load m[#7] to r[3]
	 	 instructionsRAM[4555] <= 32'b00000100100001110000000000000000;//ADDi r[7], #0 to r[4]
	 	 instructionsRAM[4556] <= 32'b00010100001000110010000000000000;//DIVIDE r[3],r[4] to r[1]
	 	 instructionsRAM[4557] <= 32'b00000100111000010000000000000000;//ADDi r[1], #0 to r[7]
	 	 instructionsRAM[4558] <= 32'b00000100001001110000000000000000;//ADDi r[7], #0 to r[1]
	 	 instructionsRAM[4559] <= 32'b00000110001000010000000000000000;//ADDi r[1], #0 to r[17]
	 	 instructionsRAM[4560] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[4561] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[4562] <= 32'b01010100000000000000000000000101;//Jump to #5
	 	 instructionsRAM[4563] <= 32'b10000100001100100000000000000000;//Loadr m[r[18]] to r[1]
	 	 instructionsRAM[4564] <= 32'b10001100000000010000000000000000;//Jump to r[1]
	 	 instructionsRAM[4565] <= 32'b01101000001000000000000000000101;//Loadi #5 to r[1]
	 	 instructionsRAM[4566] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[4567] <= 32'b01100101000000000000000000001001;//Store r[8] in m[#9]
	 	 instructionsRAM[4568] <= 32'b01100000001000000000000000001001;//Load m[#9] to r[1]
	 	 instructionsRAM[4569] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[4570] <= 32'b01101000001000000000000000000001;//Loadi #1 to r[1]
	 	 instructionsRAM[4571] <= 32'b01100100001000000000000000000100;//Store r[1] in m[#4]
	 	 instructionsRAM[4572] <= 32'b00000100001010000000000000000000;//ADDi r[8], #0 to r[1]
	 	 instructionsRAM[4573] <= 32'b01100100001000000000000000000101;//Store r[1] in m[#5]
	 	 instructionsRAM[4574] <= 32'b01101000001000000000000000000011;//Loadi #3 to r[1]
	 	 instructionsRAM[4575] <= 32'b01100100001000000000000000000110;//Store r[1] in m[#6]
	 	 instructionsRAM[4576] <= 32'b01101000001000000000000000000100;//Loadi #4 to r[1]
	 	 instructionsRAM[4577] <= 32'b01100100001000000000000000000011;//Store r[1] in m[#3]
	 	 instructionsRAM[4578] <= 32'b01101010010000000000000000001100;//Loadi #12 to r[18]
	 	 instructionsRAM[4579] <= 32'b00000110010100100000000000000001;//ADDi r[18], #1 to r[18]
	 	 instructionsRAM[4580] <= 32'b01101000001000000000000001100111;//Loadi #103 to r[1]
	 	 instructionsRAM[4581] <= 32'b10001000001100100000000000000000;//rStore to r[1] in m[r[18]] 
	 	 instructionsRAM[4582] <= 32'b01010100000000000000000000000010;//Jump to #2
	 	 instructionsRAM[4583] <= 32'b00001110010100100000000000000001;//SUBi r[18], #1 to r[18]
	 	 instructionsRAM[4584] <= 32'b01100100000000000000000000001010;//Store r[0] in m[#10]
	 	 instructionsRAM[4585] <= 32'b01100000001000000000000000001010;//Load m[#10] to r[1]
	 	 instructionsRAM[4586] <= 32'b00000101000000010000000000000000;//ADDi r[1], #0 to r[8]
	 	 instructionsRAM[4587] <= 32'b00000100001010000000000000000000;//ADDi r[8], #0 to r[1]
	 	 instructionsRAM[4588] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[4589] <= 32'b10000000001000000000000000000000;//Output r[1]
	 	 instructionsRAM[4590] <= 32'b01110000000000000000000000000000;//Hlt

