scircuit,unused,unused,0,170998,170998,958936,0.003279499441349471,11.626461029052734,[8-16],5.607878,4.392162,50829.668494,47664.324516,0.297253,0.278742,61.947156,0.803365,0.633019,Xilinx_SpMV,3.70932,6.05957,33,122.40756,Alveo-U280,FPGA
mac_econ_fwd500,unused,unused,0,206500,206500,1273389,0.0029862143765866014,15.360519409179688,[8-16],6.166533,4.435865,394.002,427.24850000000004,0.001908,0.002069,6.13529,0.176686,0.330509,Xilinx_SpMV,0.883522,18.4005,33,29.156226,Alveo-U280,FPGA
raefsky3,unused,unused,0,21200,21200,1488768,0.33124955500178,17.118473052978516,[16-32],70.224906,6.327,1403.4399999999998,178.14360000000002,0.0662,0.008403,0.139197,1.916,0.96302,Xilinx_SpMV,0.176582,22.4799,33,5.827205999999999,Alveo-U280,FPGA
rgg_n_2_17_s0,unused,unused,0,131072,131072,1457506,0.008483801502734423,17.17983627319336,[16-32],11.119888,3.34422,973.471744,724813053.034496,0.007427,5529.884743,1.518011,0.033953,0.051741,unused,-1,-1,-1,-1,Alveo-U280,FPGA
bbmat,unused,unused,0,38744,38744,1771722,0.11802843969227594,20.42354965209961,[16-32],45.728939,38.395314,1158.213136,2871.395328,0.029894,0.074112,1.755367,1.262626,0.85373,Xilinx_SpMV,0.288731,25.6265,33,9.528123,Alveo-U280,FPGA
appu,unused,unused,0,14000,14000,1853104,0.9454612244897959,21.260501861572266,[16-32],132.364571,36.494459,13769.601999999999,180.6,0.983543,0.0129,1.221138,0.02021,0.036817,Xilinx_SpMV,0.613398955485088,26.33990895295903,33,20.242165531007903,Alveo-U280,FPGA
conf5_4-8x8-15,unused,unused,0,49152,49152,1916928,0.079345703125,22.125003814697266,[16-32],39.0,0.0,12027.052032,12289.966079999998,0.244691,0.25004,0.0,1.441506,0.810948,Xilinx_SpMV,0.451698,25.8767,33,14.906034,Alveo-U280,FPGA
mc2depi,unused,unused,0,525825,525825,2100225,0.0007595972132902821,26.041034698486328,[16-32],3.994152,0.076323,705.65715,144.07605,0.001342,0.000274,0.001464,0.498297,0.998906,Xilinx_SpMV,2.19747,17.9385,33,72.51651,Alveo-U280,FPGA
rma10,unused,unused,0,46835,46835,2329092,0.1061807025472526,26.8330078125,[16-32],50.688609,27.780596,8794.254785,10407.064844999999,0.187771,0.222207,1.860603,1.719725,0.866408,Xilinx_SpMV,0.343308,25.432,33,11.329164,Alveo-U280,FPGA
cop20k_A,unused,unused,0,121192,121192,2624331,0.01786778448083297,30.495399475097656,[16-32],21.654325,13.792662,75509.28156,38291.945512,0.623055,0.315961,2.740592,1.095827,0.6334,Xilinx_SpMV,3.54091,11.6954,33,116.85002999999998,Alveo-U280,FPGA
thermomech_dK,unused,unused,0,204316,204316,2846228,0.006818124567596647,33.35190200805664,[32-64],13.930519,1.430513,90840.93676,9148299819.837835,0.44461,44775.249221,0.435697,1.009616,0.543671,unused,-1,-1,-1,-1,Alveo-U280,FPGA
webbase-1M,unused,unused,0,1000005,1000005,3105536,0.0003105504944872913,39.354759216308594,[32-64],3.10552,25.34521,152463.762315,124387.621935,0.152463,0.124387,1512.433913,0.315681,0.936095,Xilinx_SpMV,31.360600000000005,4.32428,33,1034.8998,Alveo-U280,FPGA
cant,unused,unused,0,62451,62451,4007383,0.10275005372830898,46.09909439086914,[32-64],64.168436,14.056261,537.328404,41.342562,0.008603999999999999,0.000662,0.215551,1.61575,0.914729,Xilinx_SpMV,0.528483,27.2077,33,17.439939000000003,Alveo-U280,FPGA
ASIC_680k,unused,unused,0,682862,682862,2638997,0.0005659434072014098,32.80583953857422,[32-64],5.66992,659.807358,255842.442644,156150.05354000002,0.374662,0.22867000000000004,69710.563994,0.669008,0.825474,Xilinx_SpMV,9.82,7.630000000000001,33,324.06,Alveo-U280,FPGA
roadNet-TX,unused,unused,0,1393383,1393383,3843320,0.0001979545692335106,49.29864501953125,[32-64],2.758265,1.037025,6890.278934999999,60155.130876,0.004945,0.043172,3.35056,0.161729,0.300952,Xilinx_SpMV,9.35,11.6,33,308.55,Alveo-U280,FPGA
pdb1HYS,unused,unused,0,36417,36417,4344765,0.3276106104554356,49.86081314086914,[32-64],119.305956,31.860384,4731.952146,7253.137473000001,0.129938,0.199169,0.709889,1.837758,0.931726,Xilinx_SpMV,0.526983,23.7309,33,17.390439,Alveo-U280,FPGA
TSOPF_RS_b300_c3,unused,unused,0,42138,42138,4413449,0.24855944745971068,50.668663024902344,[32-64],104.73798,102.443167,25564.956048,7448.902811999999,0.606696,0.176774,0.995456,1.923459,0.992154,Xilinx_SpMV,0.521829,27.665800000000004,33,17.220357,Alveo-U280,FPGA
Chebyshev4,unused,unused,0,68121,68121,5377761,0.1158882668599562,61.8034553527832,[32-64],78.944246,1061.43997,3089.764197,8066.684456999999,0.045357,0.118417,861.900125,0.895986,0.993706,Xilinx_SpMV,0.938801,23.3493,33,30.980433,Alveo-U280,FPGA
consph,unused,unused,0,83334,83334,6010480,0.0865495272020256,69.10238265991211,[64-128],72.125183,19.080194,5817.629874,8158.231932,0.069811,0.097898,0.123047,1.71335,0.882633,Xilinx_SpMV,0.959941,24.7527,33,31.678053,Alveo-U280,FPGA
com-Youtube,unused,unused,0,1134890,1134890,5975248,0.00046392566253910264,72.71055221557617,[64-128],5.265046,50.754343,221190.061,319090.21196000004,0.1949,0.281164,5460.300863,0.282071,0.439166,Xilinx_SpMV,236.0,0.965,33,7788.0,Alveo-U280,FPGA
rajat30,unused,unused,0,643994,643994,6175244,0.0014889855397810848,73.12670516967773,[64-128],9.589184,784.579857,242190.04355,172695.36302199998,0.376075,0.268163,47421.804393,0.790904,0.658327,Xilinx_SpMV,6.81,15.9,33,224.73,Alveo-U280,FPGA
radiation,unused,unused,0,223104,223104,5526637,0.011103150503235177,64.09841918945312,[64-128],34.233756,15.156711,133095.145344,32501.344512,0.596561,0.145678,101.179847,0.026531,0.135845,Xilinx_SpMV,3.7000000000000006,21.4,33,122.10000000000002,Alveo-U280,FPGA
Stanford_Berkeley,unused,unused,0,683446,683446,7583376,0.0016235070454397361,89.39199447631836,[64-128],11.095794,284.832088,4865.452074,31025.03117,0.0071189999999999995,0.045395,7519.687595,1.326604,0.652664,Xilinx_SpMV,9.67,6.52,33,319.11,Alveo-U280,FPGA
shipsec1,unused,unused,0,140874,140874,3568176,0.017979788360389385,41.37192916870117,[32-64],55.463776,11.074811,6462.735624,2686.326306,0.045876,0.019069,0.839038,1.712385,0.873444,Xilinx_SpMV,1.11436,24.253,33,36.77388,Alveo-U280,FPGA
PR02R,unused,unused,0,161070,161070,8185136,0.031549797961496005,94.28588485717773,[64-128],50.81726,19.698285,6376.117020000001,10972.57161,0.039586,0.068123,0.810409,1.279542,0.86886,Xilinx_SpMV,1.7151599999999998,22.5667,33,56.60027999999999,Alveo-U280,FPGA
CurlCurl_2,unused,unused,0,806529,806529,8921789,0.0013715510359355002,105.17844009399414,[64-128],11.061957,0.921613,22565.068361999998,4469.783718,0.027978,0.005541999999999999,0.175199,0.715522,0.524131,Xilinx_SpMV,3.98,27.0,33,131.34,Alveo-U280,FPGA
gupta3,unused,unused,0,16783,16783,9323427,3.3100639594854515,106.76218032836914,[64-128],555.528034,1233.520259,9597.224285999999,4640.8183770000005,0.571842,0.276519,25.410908,1.901659,0.976749,Xilinx_SpMV,0.833,27.399999999999995,33,27.489,Alveo-U280,FPGA
mip1,unused,unused,0,66463,66463,10352819,0.23436823002087756,118.73215103149414,[64-128],155.768157,350.744318,39232.11195499999,17336.607698,0.590285,0.260846,425.242445,1.924902,0.96147,Xilinx_SpMV,1.26058,24.6995,33,41.59914,Alveo-U280,FPGA
rail4284,unused,unused,0,4284,1096894,11284032,0.24013208183827275,129.1518440246582,[128-256],2633.994398,4209.259315,1048128.286548,122739.147918,0.955542,0.111897,20.329582,1.576267,0.269166,Xilinx_SpMV,3.70604,12.6519,33,122.29932,Alveo-U280,FPGA
pwtk,unused,unused,0,217918,217918,11524432,0.024267962819395188,132.71795272827148,[128-256],53.389,4.743895,12927.113678,43748.999762,0.059321,0.200759,2.371481,1.878352,0.949809,Xilinx_SpMV,1.36847,26.3611,33,45.15951,Alveo-U280,FPGA
crankseg_2,unused,unused,0,63838,63838,14148858,0.3471865107235292,162.16435623168945,[128-256],221.636925,95.875702,55268.961422,5174.325252,0.865769,0.081054,14.444177,1.731501,0.86687,Xilinx_SpMV,2.12248,23.9108,33,70.04184,Alveo-U280,FPGA
Si41Ge41H72,unused,unused,0,185639,185639,15011265,0.04355909531051508,172.49845504760742,[128-256],80.862669,126.971858,35928.200782,11148.921423,0.193538,0.060057,7.18672,1.269782,0.963174,Xilinx_SpMV,5.14889,25.5819,33,169.91337,Alveo-U280,FPGA
TSOPF_RS_b2383,unused,unused,0,38120,38120,16171169,1.1128474420535361,185.2097625732422,[128-256],424.217445,484.237499,18422.0618,7941.50148,0.483265,0.208329,1.317208,1.979904,0.927411,Xilinx_SpMV,1.28827,28.8521,33,42.51291,Alveo-U280,FPGA
in-2004,unused,unused,0,1382908,1382908,16917053,0.0008845820694745882,198.8756866455078,[128-256],12.232956,37.23001,29732.521999999997,141807.535044,0.0215,0.102543,632.779756,1.507183,0.792656,Xilinx_SpMV,18.0983,6.44689,33,597.2438999999999,Alveo-U280,FPGA
Ga41As41H72,unused,unused,0,268096,268096,18488476,0.02572293054999849,212.60652542114258,[128-256],68.962148,105.387553,46185.702208,14188.9808,0.172273,0.052925,9.179497,1.184016,0.969575,Xilinx_SpMV,7.507860000000001,26.659,33,247.75938,Alveo-U280,FPGA
eu-2005,unused,unused,0,862664,862664,19235140,0.0025847110650318015,223.41951370239258,[128-256],22.297372,29.333411,214717.932264,268163.41771999997,0.248901,0.31085499999999994,312.265619,1.330828,0.760172,Xilinx_SpMV,34.969,5.33127,33,1153.977,Alveo-U280,FPGA
wikipedia-20051105,unused,unused,0,1634989,1634989,19753078,0.000738933078709585,232.29302978515625,[128-256],12.081475,31.074978,555994.35934,1017143628929.4742,0.34006,622110.380516,410.373626,0.067098,0.070929,unused,-1,-1,-1,-1,Alveo-U280,FPGA
kron_g500-logn18,unused,unused,0,262144,262144,21165908,0.030800449894741178,243.2245979309082,[128-256],80.741531,453.732304,144664.428544,109471.072256,0.551851,0.417599,607.893579,0.019866,0.020173,Xilinx_SpMV,28.2,12.6,33,930.6,Alveo-U280,FPGA
human_gene1,unused,unused,0,22283,22283,24669643,4.9683884579713435,282.40666580200195,[256-512],1107.106,1409.121606,20756.101991,4176.881501,0.931477,0.187447,6.170948,0.482284,0.282063,Xilinx_SpMV,5.09,28.9,33,167.97,Alveo-U280,FPGA
delaunay_n22,unused,unused,0,4194304,4194304,25165738,0.0001430506586075353,303.99901962280273,[256-512],5.999979,1.336383,1760269.697024,1119782.699008,0.419681,0.266977,2.833346,0.493732,0.480906,Xilinx_SpMV,49.4,11.4,33,1630.2,Alveo-U280,FPGA
GL7d20,unused,unused,0,1437547,1911130,29893084,0.0010880740179648948,347.5830078125,[256-512],20.794509,4.140267,1028134.42836,698432146904.7344,0.537972,365455.069464,17.995399,0.000121,0.000141,unused,-1,-1,-1,-1,Alveo-U280,FPGA
sx-stackoverflow,unused,unused,0,2601977,2601977,36233450,0.0005351835809074397,424.5846862792969,[256-512],13.925354,137.849858,624877.786435,2092960823768.5938,0.240155,804373.299137,2738.463634,0.003092,0.11658,unused,-1,-1,-1,-1,Alveo-U280,FPGA
dgreen,unused,unused,0,1200611,1200611,26606169,0.001845770536819379,309.0634117126465,[256-512],31.867005,11.448452,660280.821894,186501.712129,0.549954,0.155339,4.868138,0.050171,0.167349,Xilinx_SpMV,36.1,16.3,33,1191.2999999999995,Alveo-U280,FPGA
mawi_201512012345,unused,unused,0,18571154,18571154,38040320,1.1029768032836477e-05,506.18024826049805,[256-512],2.048355,3805.811884,168013.230238,25108957291642.36,0.009047,1352040.766645,8006372.085189,0.883952,0.887449,unused,-1,-1,-1,-1,Alveo-U280,FPGA
ldoor,unused,unused,0,952203,952203,42493817,0.0046866945783877395,489.9355125427246,[256-512],48.857728,11.946572,194446.518021,186757.478796,0.204207,0.196132,0.576005,1.79674,0.906047,Xilinx_SpMV,64.8011,3.55724,33,2138.4363000000003,Alveo-U280,FPGA
dielFilterV2real,unused,unused,0,1157456,1157456,48538952,0.003623109119606349,559.8995704650879,[512-1024],41.935894,16.14859,590885.917824,212352.66504,0.510504,0.183465,1.623051,0.848705,0.549122,Xilinx_SpMV,19.819919517102612,22.0,33,654.0573440643863,Alveo-U280,FPGA
circuit5M,unused,unused,0,5558326,5558326,59524291,0.0001926664970698422,702.40478515625,[512-1024],10.709032,1356.616274,2793147.748216,7903571931011.728,0.502516,1421933.857606,120504.849643,1.065325,0.942768,unused,-1,-1,-1,-1,Alveo-U280,FPGA
soc-LiveJournal1,unused,unused,0,4847571,4847571,68993773,0.0002936037093337359,808.0630912780762,[512-1024],14.232648,36.08028,1682019.880722,7337173132998.335,0.346982,1513577.239611,1424.80633,0.284272,0.28178,unused,-1,-1,-1,-1,Alveo-U280,FPGA
bone010,unused,unused,0,986703,986703,47851783,0.004915019297611428,551.3841743469238,[512-1024],72.632114,15.81043,17931.353619,5193.017889000001,0.018173,0.005263,0.115209,1.769845,0.915136,Xilinx_SpMV,9.86542,28.5241,33,325.55886,Alveo-U280,FPGA
audikw_1,unused,unused,0,943695,943695,77651847,0.00871943776249131,892.2547798156738,[512-1024],82.284898,42.445255,588063.53925,202902.918255,0.62315,0.215009,3.19275,1.581103,0.819704,Xilinx_SpMV,24.8,15.2,33,818.4,Alveo-U280,FPGA
cage15,unused,unused,0,5154859,5154859,99199551,0.0003733155886314723,1154.912998199463,[1024-2048],19.243892,5.736719,1092608.449063,3463180313757.549,0.211957,671828.330078,1.442333,0.197548,0.794106,unused,-1,-1,-1,-1,Alveo-U280,FPGA
kmer_V2a,unused,unused,0,55042369,55042369,117217600,3.86899875627187e-06,1551.4189529418945,[1024-2048],2.129589,0.673107,18552746.022247,736107650562479.8,0.337063,13373473.270427,17.313397,0.057325,0.116365,unused,-1,-1,-1,-1,Alveo-U280,FPGA
