// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2021, The Linux Foundation. All rights reserved.
 */

#include <linux/clk.h>
#include <linux/clk-provider.h>
#include <linux/err.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/of.h>
#include <linux/regmap.h>
#include <linux/platform_device.h>

#include <dt-bindings/clock/qcom,nsscc-ipq9574.h>
#include <dt-bindings/reset/qcom,nsscc-ipq9574.h>

#include "clk-alpha-pll.h"
#include "clk-branch.h"
#include "clk-pll.h"
#include "clk-rcg.h"
#include "clk-regmap.h"
#include "clk-regmap-divider.h"
#include "clk-regmap-mux.h"
#include "common.h"
#include "reset.h"

enum {
	P_BIAS_PLL_CC_CLK,
	P_BIAS_PLL_NSS_NOC_CLK,
	P_BIAS_PLL_UBI_NC_CLK,
	P_GCC_GPLL0_OUT_AUX,
	P_UBI32_PLL_OUT_MAIN,
	P_UNIPHY0_GCC_RX_CLK,
	P_UNIPHY0_GCC_TX_CLK,
	P_UNIPHY1_GCC_RX_CLK,
	P_UNIPHY1_GCC_TX_CLK,
	P_UNIPHY2_GCC_RX_CLK,
	P_UNIPHY2_GCC_TX_CLK,
	P_XO,
};

static const struct alpha_pll_config ubi32_pll_config = {
	.l = 0x3E,
	.alpha = 0x6666,
	.config_ctl_val = 0x200d4aa8,
	.config_ctl_hi_val = 0x3c,
	.main_output_mask = BIT(0),
	.aux_output_mask = BIT(1),
	.pre_div_val = 0x0,
	.pre_div_mask = BIT(12),
	.post_div_val = 0x0,
	.post_div_mask = GENMASK(9, 8),
	.alpha_en_mask = BIT(24),
	.test_ctl_val = 0x1C0000C0,
	.test_ctl_hi_val = 0x4000,
};

static struct clk_alpha_pll ubi32_pll_main = {
	.offset = 0x28000,
	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_NSS_HUAYRA],
	.flags = SUPPORTS_DYNAMIC_UPDATE,
	.clkr = {
		.hw.init = &(struct clk_init_data){
			.name = "ubi32_pll_main",
			.parent_data = &(const struct clk_parent_data){
				.fw_name = "xo",
			},
			.num_parents = 1,
			.ops = &clk_alpha_pll_huayra_ops,
		},
	},
};

static struct clk_alpha_pll_postdiv ubi32_pll = {
	.offset = 0x28000,
	.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_NSS_HUAYRA],
	.width = 2,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "ubi32_pll",
		.parent_names = (const char *[]){
			"ubi32_pll_main"
		},
		.num_parents = 1,
		.ops = &clk_alpha_pll_postdiv_ro_ops,
		.flags = CLK_SET_RATE_PARENT,
	},
};

static const struct parent_map nss_cc_parent_map_0[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_CC_CLK, 1 },
	{ P_UNIPHY0_GCC_RX_CLK, 2 },
	{ P_UNIPHY0_GCC_TX_CLK, 3 },
	{ P_UNIPHY1_GCC_RX_CLK, 4 },
	{ P_UNIPHY1_GCC_TX_CLK, 5 },
};

static const struct clk_parent_data nss_cc_parent_data_0[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_cc_clk" },
	{ .fw_name = "uniphy0_gcc_rx_clk" },
	{ .fw_name = "uniphy0_gcc_tx_clk" },
	{ .fw_name = "uniphy1_gcc_rx_clk" },
	{ .fw_name = "uniphy1_gcc_tx_clk" },
};

static const char * const gcc_xo_bias_pll_uniphy0_rx_tx[] = {
	"xo",
	"bias_pll_cc_clk",
	"uniphy0_gcc_rx_clk",
	"uniphy0_gcc_tx_clk",
};

static const char * const gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx[] = {
	"xo",
	"bias_pll_cc_clk",
	"uniphy0_gcc_rx_clk",
	"uniphy0_gcc_tx_clk",
	"uniphy1_gcc_rx_clk",
	"uniphy1_gcc_tx_clk",
};

static const char * const gcc_xo_bias_pll_uniphy2_rx_tx[] = {
	"xo",
	"bias_pll_cc_clk",
	"uniphy2_gcc_rx_clk",
	"uniphy2_gcc_tx_clk",
};


static const struct parent_map nss_cc_parent_map_1[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_UBI_NC_CLK, 1 },
	{ P_GCC_GPLL0_OUT_AUX, 2 },
	{ P_BIAS_PLL_CC_CLK, 6 },
};

static const struct clk_parent_data nss_cc_parent_data_1[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_ubi_nc_clk" },
	{ .fw_name = "gcc_gpll0_out_aux" },
	{ .fw_name = "bias_pll_cc_clk" },
};

static const struct parent_map nss_cc_parent_map_2[] = {
	{ P_XO, 0 },
	{ P_UBI32_PLL_OUT_MAIN, 1 },
	{ P_GCC_GPLL0_OUT_AUX, 2 },
};

static const struct clk_parent_data nss_cc_parent_data_2[] = {
	{ .fw_name = "xo" },
	{ .hw = &ubi32_pll.clkr.hw },
	{ .fw_name = "gcc_gpll0_out_aux" },
};

static const struct parent_map nss_cc_parent_map_3[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_CC_CLK, 1 },
	{ P_GCC_GPLL0_OUT_AUX, 2 },
};

static const struct clk_parent_data nss_cc_parent_data_3[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_cc_clk" },
	{ .fw_name = "gcc_gpll0_out_aux" },
};

static const struct parent_map nss_cc_parent_map_4[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_CC_CLK, 1 },
	{ P_UNIPHY0_GCC_RX_CLK, 2 },
	{ P_UNIPHY0_GCC_TX_CLK, 3 },
};

static const struct clk_parent_data nss_cc_parent_data_4[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_cc_clk" },
	{ .fw_name = "uniphy0_gcc_rx_clk" },
	{ .fw_name = "uniphy0_gcc_tx_clk" },
};

static const struct parent_map nss_cc_parent_map_5[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_CC_CLK, 1 },
	{ P_UNIPHY2_GCC_RX_CLK, 2 },
	{ P_UNIPHY2_GCC_TX_CLK, 3 },
};

static const struct clk_parent_data nss_cc_parent_data_5[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_cc_clk" },
	{ .fw_name = "uniphy2_gcc_rx_clk" },
	{ .fw_name = "uniphy2_gcc_tx_clk" },
};

static const struct parent_map nss_cc_parent_map_6[] = {
	{ P_XO, 0 },
	{ P_BIAS_PLL_NSS_NOC_CLK, 1 },
	{ P_GCC_GPLL0_OUT_AUX, 2 },
	{ P_BIAS_PLL_CC_CLK, 6 },
};

static const struct clk_parent_data nss_cc_parent_data_6[] = {
	{ .fw_name = "xo" },
	{ .fw_name = "bias_pll_nss_noc_clk" },
	{ .fw_name = "gcc_gpll0_out_aux" },
	{ .fw_name = "bias_pll_cc_clk" },
};

static const struct parent_map nss_cc_parent_map_7[] = {
	{ P_XO, 0 },
	{ P_UBI32_PLL_OUT_MAIN, 1 },
	{ P_GCC_GPLL0_OUT_AUX, 2 },
	{ P_BIAS_PLL_CC_CLK, 6 },
};

static const struct clk_parent_data nss_cc_parent_data_7[] = {
	{ .fw_name = "xo" },
	{ .hw = &ubi32_pll.clkr.hw },
	{ .fw_name = "gcc_gpll0_out_aux" },
	{ .fw_name = "bias_pll_cc_clk" },
};

static const struct freq_tbl ftbl_nss_cc_ce_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(353000000, P_BIAS_PLL_UBI_NC_CLK, 1, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_ce_clk_src = {
	.cmd_rcgr = 0x28404,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_1,
	.freq_tbl = ftbl_nss_cc_ce_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ce_clk_src",
		.parent_data = nss_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_1),
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_cfg_clk_src[] = {
	F(100000000, P_GCC_GPLL0_OUT_AUX, 8, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_cfg_clk_src = {
	.cmd_rcgr = 0x28104,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_3,
	.freq_tbl = ftbl_nss_cc_cfg_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_cfg_clk_src",
		.parent_data = nss_cc_parent_data_3,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_3),
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_clc_clk_src[] = {
	F(533333333, P_GCC_GPLL0_OUT_AUX, 1.5, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_clc_clk_src = {
	.cmd_rcgr = 0x28604,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_6,
	.freq_tbl = ftbl_nss_cc_clc_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_clc_clk_src",
		.parent_data = nss_cc_parent_data_6,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_6),
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_crypto_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(300000000, P_BIAS_PLL_CC_CLK, 4, 0, 0),
	F(600000000, P_BIAS_PLL_CC_CLK, 2, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_crypto_clk_src = {
	.cmd_rcgr = 0x16008,
	.mnd_width = 16,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_3,
	.freq_tbl = ftbl_nss_cc_crypto_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_crypto_clk_src",
		.parent_data = nss_cc_parent_data_3,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_3),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_haq_clk_src = {
	.cmd_rcgr = 0x28304,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_1,
	.freq_tbl = ftbl_nss_cc_ce_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_haq_clk_src",
		.parent_data = nss_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_1),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_imem_clk_src = {
	.cmd_rcgr = 0xe008,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_1,
	.freq_tbl = ftbl_nss_cc_ce_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_imem_clk_src",
		.parent_data = nss_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_1),
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_int_cfg_clk_src[] = {
	F(200000000, P_GCC_GPLL0_OUT_AUX, 4, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_int_cfg_clk_src = {
	.cmd_rcgr = 0x287b4,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_3,
	.freq_tbl = ftbl_nss_cc_int_cfg_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_int_cfg_clk_src",
		.parent_data = nss_cc_parent_data_3,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_3),
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_port1_rx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY0_GCC_RX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY0_GCC_RX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY0_GCC_RX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY0_GCC_RX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY0_GCC_RX_CLK, 1, 0, 0),
	F(312500000, P_UNIPHY0_GCC_RX_CLK, 1, 0, 0),
	{ }
};

static const struct freq_tbl ftbl_nss_cc_port1_tx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY0_GCC_TX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY0_GCC_TX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY0_GCC_TX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY0_GCC_TX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY0_GCC_TX_CLK, 1, 0, 0),
	F(312500000, P_UNIPHY0_GCC_TX_CLK, 1, 0, 0),
	{ }
};

static const struct freq_tbl ftbl_nss_cc_port5_rx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY1_GCC_RX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY0_GCC_RX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY1_GCC_RX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY1_GCC_RX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY0_GCC_RX_CLK, 1, 0, 0),
	F(156250000, P_UNIPHY1_GCC_RX_CLK, 2, 0, 0),
	F(312500000, P_UNIPHY1_GCC_RX_CLK, 1, 0, 0),
	F(312500000, P_UNIPHY0_GCC_RX_CLK, 1, 0, 0),
	{ }
};

static const struct freq_tbl ftbl_nss_cc_port5_tx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY1_GCC_TX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY0_GCC_TX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY1_GCC_TX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY1_GCC_TX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY0_GCC_TX_CLK, 1, 0, 0),
	F(156250000, P_UNIPHY1_GCC_TX_CLK, 2, 0, 0),
	F(312500000, P_UNIPHY1_GCC_TX_CLK, 1, 0, 0),
	F(312500000, P_UNIPHY0_GCC_TX_CLK, 1, 0, 0),
	{ }
};

static const struct freq_tbl ftbl_nss_cc_port6_rx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY2_GCC_RX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY2_GCC_RX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY2_GCC_RX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY2_GCC_RX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY2_GCC_RX_CLK, 1, 0, 0),
	F(156250000, P_UNIPHY2_GCC_RX_CLK, 2, 0, 0),
	F(321500000, P_UNIPHY2_GCC_RX_CLK, 1, 0, 0),
	{ }
};

static const struct freq_tbl ftbl_nss_cc_port6_tx_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(25000000, P_UNIPHY2_GCC_TX_CLK, 12.5, 0, 0),
	F(25000000, P_UNIPHY2_GCC_TX_CLK, 5, 0, 0),
	F(78125000, P_UNIPHY2_GCC_TX_CLK, 4, 0, 0),
	F(125000000, P_UNIPHY2_GCC_TX_CLK, 2.5, 0, 0),
	F(125000000, P_UNIPHY2_GCC_TX_CLK, 1, 0, 0),
	F(156250000, P_UNIPHY2_GCC_TX_CLK, 2, 0, 0),
	F(321500000, P_UNIPHY2_GCC_TX_CLK, 1, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_port1_rx_clk_src = {
	.cmd_rcgr = 0x28110,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_4,
	.freq_tbl = ftbl_nss_cc_port1_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port1_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port1_tx_clk_src = {
	.cmd_rcgr = 0x2811c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_4,
	.freq_tbl = ftbl_nss_cc_port1_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port1_tx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port2_rx_clk_src = {
	.cmd_rcgr = 0x28128,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port2_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port2_tx_clk_src = {
	.cmd_rcgr = 0x28134,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port2_tx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port3_rx_clk_src = {
	.cmd_rcgr = 0x28140,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port3_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port3_tx_clk_src = {
	.cmd_rcgr = 0x2814c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port3_tx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port4_rx_clk_src = {
	.cmd_rcgr = 0x28158,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port4_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port4_tx_clk_src = {
	.cmd_rcgr = 0x28164,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port1_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port4_tx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port5_rx_clk_src = {
	.cmd_rcgr = 0x28170,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port5_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port5_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port5_tx_clk_src = {
	.cmd_rcgr = 0x2817c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_0,
	.freq_tbl = ftbl_nss_cc_port5_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port5_tx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy0_rx_tx_uniphy1_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port6_rx_clk_src = {
	.cmd_rcgr = 0x28188,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_5,
	.freq_tbl = ftbl_nss_cc_port6_rx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port6_rx_clk_src",
		.parent_names = gcc_xo_bias_pll_uniphy2_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy2_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_port6_tx_clk_src = {
	.cmd_rcgr = 0x28194,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_5,
	.freq_tbl = ftbl_nss_cc_port6_tx_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_port6_tx_clk_src",
		.parent_data = nss_cc_parent_data_5,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_5),
		.parent_names = gcc_xo_bias_pll_uniphy2_rx_tx,
		.num_parents = ARRAY_SIZE(gcc_xo_bias_pll_uniphy2_rx_tx),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ppe_clk_src = {
	.cmd_rcgr = 0x28204,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_1,
	.freq_tbl = ftbl_nss_cc_ce_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ppe_clk_src",
		.parent_data = nss_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_1),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static const struct freq_tbl ftbl_nss_cc_ubi0_clk_src[] = {
	F(24000000, P_XO, 1, 0, 0),
	F(187200000, P_UBI32_PLL_OUT_MAIN, 8, 0, 0),
	F(748800000, P_UBI32_PLL_OUT_MAIN, 2, 0, 0),
	F(1497600000, P_UBI32_PLL_OUT_MAIN, 1, 0, 0),
	F(1689600000, P_UBI32_PLL_OUT_MAIN, 1, 0, 0),
	{ }
};

static struct clk_rcg2 nss_cc_ubi0_clk_src = {
	.cmd_rcgr = 0x28704,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_2,
	.flags = CLK_RCG2_HW_CONTROLLED,
	.freq_tbl = ftbl_nss_cc_ubi0_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi0_clk_src",
		.parent_data = nss_cc_parent_data_2,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_2),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ubi1_clk_src = {
	.cmd_rcgr = 0x2870c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_2,
	.flags = CLK_RCG2_HW_CONTROLLED,
	.freq_tbl = ftbl_nss_cc_ubi0_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi1_clk_src",
		.parent_data = nss_cc_parent_data_2,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_2),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ubi2_clk_src = {
	.cmd_rcgr = 0x28714,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_2,
	.flags = CLK_RCG2_HW_CONTROLLED,
	.freq_tbl = ftbl_nss_cc_ubi0_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi2_clk_src",
		.parent_data = nss_cc_parent_data_2,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_2),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ubi3_clk_src = {
	.cmd_rcgr = 0x2871c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_2,
	.flags = CLK_RCG2_HW_CONTROLLED,
	.freq_tbl = ftbl_nss_cc_ubi0_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi3_clk_src",
		.parent_data = nss_cc_parent_data_2,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_2),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ubi_axi_clk_src = {
	.cmd_rcgr = 0x28724,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_7,
	.freq_tbl = ftbl_nss_cc_clc_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi_axi_clk_src",
		.parent_data = nss_cc_parent_data_7,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_7),
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_rcg2 nss_cc_ubi_nc_axi_bfdcd_clk_src = {
	.cmd_rcgr = 0x2872c,
	.mnd_width = 0,
	.hid_width = 5,
	.parent_map = nss_cc_parent_map_1,
	.freq_tbl = ftbl_nss_cc_ce_clk_src,
	.clkr.hw.init = &(struct clk_init_data){
		.name = "nss_cc_ubi_nc_axi_bfdcd_clk_src",
		.parent_data = nss_cc_parent_data_1,
		.num_parents = ARRAY_SIZE(nss_cc_parent_data_1),
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_rcg2_ops,
	},
};

static struct clk_regmap_div nss_cc_port1_rx_div_clk_src = {
	.reg = 0x28118,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port1_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port1_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port1_tx_div_clk_src = {
	.reg = 0x28124,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port1_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port1_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port2_rx_div_clk_src = {
	.reg = 0x28130,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port2_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port2_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port2_tx_div_clk_src = {
	.reg = 0x2813c,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port2_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port2_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port3_rx_div_clk_src = {
	.reg = 0x28148,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port3_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port3_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port3_tx_div_clk_src = {
	.reg = 0x28154,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port3_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port3_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port4_rx_div_clk_src = {
	.reg = 0x28160,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port4_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port4_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port4_tx_div_clk_src = {
	.reg = 0x2816c,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port4_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port4_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port5_rx_div_clk_src = {
	.reg = 0x28178,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port5_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port5_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port5_tx_div_clk_src = {
	.reg = 0x28184,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port5_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port5_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port6_rx_div_clk_src = {
	.reg = 0x28190,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port6_rx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port6_rx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_port6_tx_div_clk_src = {
	.reg = 0x2819c,
	.shift = 0,
	.width = 9,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_port6_tx_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_port6_tx_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ops,
	},
};

static struct clk_regmap_div nss_cc_ubi0_div_clk_src = {
	.reg = 0x287a4,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_ubi0_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ubi0_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_ubi1_div_clk_src = {
	.reg = 0x287a8,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_ubi1_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ubi1_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_ubi2_div_clk_src = {
	.reg = 0x287ac,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_ubi2_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ubi2_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_ubi3_div_clk_src = {
	.reg = 0x287b0,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_ubi3_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ubi3_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac0_ptp_ref_div_clk_src = {
	.reg = 0x28214,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac0_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac1_ptp_ref_div_clk_src = {
	.reg = 0x28218,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac1_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac2_ptp_ref_div_clk_src = {
	.reg = 0x2821c,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac2_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac3_ptp_ref_div_clk_src = {
	.reg = 0x28220,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac3_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac4_ptp_ref_div_clk_src = {
	.reg = 0x28224,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac4_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_regmap_div nss_cc_xgmac5_ptp_ref_div_clk_src = {
	.reg = 0x28228,
	.shift = 0,
	.width = 4,
	.clkr.hw.init = &(struct clk_init_data) {
		.name = "nss_cc_xgmac5_ptp_ref_div_clk_src",
		.parent_data = &(const struct clk_parent_data){
			.hw = &nss_cc_ppe_clk_src.clkr.hw,
		},
		.num_parents = 1,
		.flags = CLK_SET_RATE_PARENT,
		.ops = &clk_regmap_div_ro_ops,
	},
};

static struct clk_branch nss_cc_ce_apb_clk = {
	.halt_reg = 0x2840c,
	.clkr = {
		.enable_reg = 0x2840c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ce_apb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ce_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ce_axi_clk = {
	.halt_reg = 0x28410,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28410,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ce_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ce_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_clc_axi_clk = {
	.halt_reg = 0x2860c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2860c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_clc_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_clc_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_crypto_clk = {
	.halt_reg = 0x1601c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x1601c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_crypto_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_crypto_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_crypto_ppe_clk = {
	.halt_reg = 0x28240,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28240,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_crypto_ppe_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_haq_ahb_clk = {
	.halt_reg = 0x2830c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2830c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_haq_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_haq_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_haq_axi_clk = {
	.halt_reg = 0x28310,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28310,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_haq_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_haq_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_imem_ahb_clk = {
	.halt_reg = 0xe018,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0xe018,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_imem_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_imem_qsb_clk = {
	.halt_reg = 0xe010,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0xe010,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_imem_qsb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_imem_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nss_csr_clk = {
	.halt_reg = 0x281d0,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281d0,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nss_csr_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ce_apb_clk = {
	.halt_reg = 0x28414,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28414,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ce_apb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ce_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ce_axi_clk = {
	.halt_reg = 0x28418,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28418,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ce_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ce_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_clc_axi_clk = {
	.halt_reg = 0x28610,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28610,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_clc_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_clc_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_crypto_clk = {
	.halt_reg = 0x16020,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x16020,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_crypto_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_crypto_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_haq_ahb_clk = {
	.halt_reg = 0x28314,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28314,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_haq_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_haq_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_haq_axi_clk = {
	.halt_reg = 0x28318,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28318,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_haq_axi_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_haq_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_imem_ahb_clk = {
	.halt_reg = 0xe01c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0xe01c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_imem_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_imem_qsb_clk = {
	.halt_reg = 0xe014,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0xe014,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_imem_qsb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_imem_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_nss_csr_clk = {
	.halt_reg = 0x281d4,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281d4,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_nss_csr_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ppe_cfg_clk = {
	.halt_reg = 0x28248,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28248,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ppe_cfg_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ppe_clk = {
	.halt_reg = 0x28244,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28244,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ppe_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ubi32_ahb0_clk = {
	.halt_reg = 0x28788,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28788,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ubi32_ahb0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ubi32_axi0_clk = {
	.halt_reg = 0x287a0,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x287a0,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ubi32_axi0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_axi_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ubi32_int0_ahb_clk = {
	.halt_reg = 0x2878c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2878c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ubi32_int0_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_int_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ubi32_nc_axi0_1_clk = {
	.halt_reg = 0x287bc,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x287bc,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ubi32_nc_axi0_1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_nssnoc_ubi32_nc_axi0_clk = {
	.halt_reg = 0x28764,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28764,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_nssnoc_ubi32_nc_axi0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port1_mac_clk = {
	.halt_reg = 0x2824c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2824c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port1_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port1_rx_clk = {
	.halt_reg = 0x281a0,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281a0,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port1_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port1_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port1_tx_clk = {
	.halt_reg = 0x281a4,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281a4,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port1_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port1_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port2_mac_clk = {
	.halt_reg = 0x28250,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28250,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port2_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port2_rx_clk = {
	.halt_reg = 0x281a8,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281a8,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port2_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port2_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port2_tx_clk = {
	.halt_reg = 0x281ac,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281ac,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port2_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port2_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port3_mac_clk = {
	.halt_reg = 0x28254,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28254,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port3_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port3_rx_clk = {
	.halt_reg = 0x281b0,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281b0,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port3_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port3_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port3_tx_clk = {
	.halt_reg = 0x281b4,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281b4,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port3_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port3_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port4_mac_clk = {
	.halt_reg = 0x28258,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28258,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port4_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port4_rx_clk = {
	.halt_reg = 0x281b8,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281b8,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port4_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port4_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port4_tx_clk = {
	.halt_reg = 0x281bc,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281bc,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port4_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port4_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port5_mac_clk = {
	.halt_reg = 0x2825c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2825c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port5_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port5_rx_clk = {
	.halt_reg = 0x281c0,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281c0,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port5_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port5_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port5_tx_clk = {
	.halt_reg = 0x281c4,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281c4,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port5_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port5_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port6_mac_clk = {
	.halt_reg = 0x28260,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28260,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port6_mac_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port6_rx_clk = {
	.halt_reg = 0x281c8,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281c8,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port6_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port6_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_port6_tx_clk = {
	.halt_reg = 0x281cc,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x281cc,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_port6_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port6_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_edma_cfg_clk = {
	.halt_reg = 0x2823c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2823c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_edma_cfg_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_edma_clk = {
	.halt_reg = 0x28238,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28238,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_edma_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_switch_btq_clk = {
	.halt_reg = 0x2827c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2827c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_switch_btq_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_switch_cfg_clk = {
	.halt_reg = 0x28234,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28234,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_switch_cfg_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_switch_clk = {
	.halt_reg = 0x28230,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28230,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_switch_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ppe_switch_ipe_clk = {
	.halt_reg = 0x2822c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2822c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ppe_switch_ipe_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ppe_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_ahb0_clk = {
	.halt_reg = 0x28768,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28768,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_ahb0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_ahb1_clk = {
	.halt_reg = 0x28770,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28770,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_ahb1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_ahb2_clk = {
	.halt_reg = 0x28778,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28778,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_ahb2_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_ahb3_clk = {
	.halt_reg = 0x28780,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28780,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_ahb3_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_axi0_clk = {
	.halt_reg = 0x28790,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28790,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_axi0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_axi_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_axi1_clk = {
	.halt_reg = 0x28794,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28794,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_axi1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_axi_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_axi2_clk = {
	.halt_reg = 0x28798,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28798,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_axi2_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_axi_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_axi3_clk = {
	.halt_reg = 0x2879c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2879c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_axi3_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_axi_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_core0_clk = {
	.halt_reg = 0x28734,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28734,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_core0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi0_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_core1_clk = {
	.halt_reg = 0x28738,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28738,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_core1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi1_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_core2_clk = {
	.halt_reg = 0x2873c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2873c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_core2_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi2_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_core3_clk = {
	.halt_reg = 0x28740,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28740,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_core3_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi3_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_intr0_ahb_clk = {
	.halt_reg = 0x2876c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2876c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_intr0_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_int_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_intr1_ahb_clk = {
	.halt_reg = 0x28774,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28774,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_intr1_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_int_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_intr2_ahb_clk = {
	.halt_reg = 0x2877c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2877c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_intr2_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_int_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_intr3_ahb_clk = {
	.halt_reg = 0x28784,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28784,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_intr3_ahb_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_int_cfg_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_nc_axi0_clk = {
	.halt_reg = 0x28744,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28744,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_nc_axi0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_nc_axi1_clk = {
	.halt_reg = 0x2874c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2874c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_nc_axi1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_nc_axi2_clk = {
	.halt_reg = 0x28754,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28754,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_nc_axi2_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_nc_axi3_clk = {
	.halt_reg = 0x2875c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2875c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_nc_axi3_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_utcm0_clk = {
	.halt_reg = 0x28748,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28748,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_utcm0_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_utcm1_clk = {
	.halt_reg = 0x28750,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28750,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_utcm1_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_utcm2_clk = {
	.halt_reg = 0x28758,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28758,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_utcm2_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_ubi32_utcm3_clk = {
	.halt_reg = 0x28760,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28760,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_ubi32_utcm3_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port1_rx_clk = {
	.halt_reg = 0x28904,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28904,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port1_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port1_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port1_tx_clk = {
	.halt_reg = 0x28908,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28908,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port1_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port1_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port2_rx_clk = {
	.halt_reg = 0x2890c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2890c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port2_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port2_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port2_tx_clk = {
	.halt_reg = 0x28910,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28910,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port2_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port2_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port3_rx_clk = {
	.halt_reg = 0x28914,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28914,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port3_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port3_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port3_tx_clk = {
	.halt_reg = 0x28918,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28918,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port3_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port3_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port4_rx_clk = {
	.halt_reg = 0x2891c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2891c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port4_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port4_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port4_tx_clk = {
	.halt_reg = 0x28920,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28920,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port4_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port4_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port5_rx_clk = {
	.halt_reg = 0x28924,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28924,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port5_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port5_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port5_tx_clk = {
	.halt_reg = 0x28928,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28928,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port5_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port5_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port6_rx_clk = {
	.halt_reg = 0x2892c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2892c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port6_rx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port6_rx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_uniphy_port6_tx_clk = {
	.halt_reg = 0x28930,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28930,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_uniphy_port6_tx_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw = &nss_cc_port6_tx_div_clk_src.clkr.hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac0_ptp_ref_clk = {
	.halt_reg = 0x28264,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28264,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac0_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac0_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac1_ptp_ref_clk = {
	.halt_reg = 0x28268,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28268,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac1_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac1_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac2_ptp_ref_clk = {
	.halt_reg = 0x2826c,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x2826c,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac2_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac2_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac3_ptp_ref_clk = {
	.halt_reg = 0x28270,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28270,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac3_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac3_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac4_ptp_ref_clk = {
	.halt_reg = 0x28274,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28274,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac4_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac4_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static struct clk_branch nss_cc_xgmac5_ptp_ref_clk = {
	.halt_reg = 0x28278,
	.halt_check = BRANCH_HALT,
	.clkr = {
		.enable_reg = 0x28278,
		.enable_mask = BIT(0),
		.hw.init = &(struct clk_init_data){
			.name = "nss_cc_xgmac5_ptp_ref_clk",
			.parent_data = &(const struct clk_parent_data){
				.hw =
					&nss_cc_xgmac5_ptp_ref_div_clk_src.clkr.
						hw,
			},
			.num_parents = 1,
			.flags = CLK_SET_RATE_PARENT,
			.ops = &clk_branch2_ops,
		},
	},
};

static int clk_dummy_is_enabled(struct clk_hw *hw)
{
	return 1;
};

static int clk_dummy_enable(struct clk_hw *hw)
{
	return 0;
};

static void clk_dummy_disable(struct clk_hw *hw)
{
	return;
};

static u8 clk_dummy_get_parent(struct clk_hw *hw)
{
	return 0;
};

static int clk_dummy_set_parent(struct clk_hw *hw, u8 index)
{
	return 0;
};

static int clk_dummy_set_rate(struct clk_hw *hw, unsigned long rate,
			      unsigned long parent_rate)
{
	return 0;
};

static int clk_dummy_determine_rate(struct clk_hw *hw,
				struct clk_rate_request *req)
{
	return 0;
};

static unsigned long clk_dummy_recalc_rate(struct clk_hw *hw,
					   unsigned long parent_rate)
{
	return parent_rate;
};

static const struct clk_ops clk_dummy_ops = {
	.is_enabled = clk_dummy_is_enabled,
	.enable = clk_dummy_enable,
	.disable = clk_dummy_disable,
	.get_parent = clk_dummy_get_parent,
	.set_parent = clk_dummy_set_parent,
	.set_rate = clk_dummy_set_rate,
	.recalc_rate = clk_dummy_recalc_rate,
	.determine_rate = clk_dummy_determine_rate,
};

#define DEFINE_DUMMY_CLK(clk_name)				\
(&(struct clk_regmap) {						\
	.hw.init = &(struct clk_init_data){			\
		.name = #clk_name,				\
		.parent_names = (const char *[]){ "xo"},	\
		.num_parents = 1,				\
		.ops = &clk_dummy_ops,				\
	},							\
})

static struct clk_regmap *nss_cc_ipq9574_clocks[] = {
	[NSS_CC_CE_APB_CLK] = &nss_cc_ce_apb_clk.clkr,
	[NSS_CC_CE_AXI_CLK] = &nss_cc_ce_axi_clk.clkr,
	[NSS_CC_CE_CLK_SRC] = &nss_cc_ce_clk_src.clkr,
	[NSS_CC_CFG_CLK_SRC] = &nss_cc_cfg_clk_src.clkr,
	[NSS_CC_CLC_AXI_CLK] = &nss_cc_clc_axi_clk.clkr,
	[NSS_CC_CLC_CLK_SRC] = &nss_cc_clc_clk_src.clkr,
	[NSS_CC_CRYPTO_CLK] = &nss_cc_crypto_clk.clkr,
	[NSS_CC_CRYPTO_CLK_SRC] = &nss_cc_crypto_clk_src.clkr,
	[NSS_CC_CRYPTO_PPE_CLK] = &nss_cc_crypto_ppe_clk.clkr,
	[NSS_CC_HAQ_AHB_CLK] = &nss_cc_haq_ahb_clk.clkr,
	[NSS_CC_HAQ_AXI_CLK] = &nss_cc_haq_axi_clk.clkr,
	[NSS_CC_HAQ_CLK_SRC] = &nss_cc_haq_clk_src.clkr,
	[NSS_CC_IMEM_AHB_CLK] = &nss_cc_imem_ahb_clk.clkr,
	[NSS_CC_IMEM_CLK_SRC] = &nss_cc_imem_clk_src.clkr,
	[NSS_CC_IMEM_QSB_CLK] = &nss_cc_imem_qsb_clk.clkr,
	[NSS_CC_INT_CFG_CLK_SRC] = &nss_cc_int_cfg_clk_src.clkr,
	[NSS_CC_NSS_CSR_CLK] = &nss_cc_nss_csr_clk.clkr,
	[NSS_CC_NSSNOC_CE_APB_CLK] = &nss_cc_nssnoc_ce_apb_clk.clkr,
	[NSS_CC_NSSNOC_CE_AXI_CLK] = &nss_cc_nssnoc_ce_axi_clk.clkr,
	[NSS_CC_NSSNOC_CLC_AXI_CLK] = &nss_cc_nssnoc_clc_axi_clk.clkr,
	[NSS_CC_NSSNOC_CRYPTO_CLK] = &nss_cc_nssnoc_crypto_clk.clkr,
	[NSS_CC_NSSNOC_HAQ_AHB_CLK] = &nss_cc_nssnoc_haq_ahb_clk.clkr,
	[NSS_CC_NSSNOC_HAQ_AXI_CLK] = &nss_cc_nssnoc_haq_axi_clk.clkr,
	[NSS_CC_NSSNOC_IMEM_AHB_CLK] = &nss_cc_nssnoc_imem_ahb_clk.clkr,
	[NSS_CC_NSSNOC_IMEM_QSB_CLK] = &nss_cc_nssnoc_imem_qsb_clk.clkr,
	[NSS_CC_NSSNOC_NSS_CSR_CLK] = &nss_cc_nssnoc_nss_csr_clk.clkr,
	[NSS_CC_NSSNOC_PPE_CFG_CLK] = &nss_cc_nssnoc_ppe_cfg_clk.clkr,
	[NSS_CC_NSSNOC_PPE_CLK] = &nss_cc_nssnoc_ppe_clk.clkr,
	[NSS_CC_NSSNOC_UBI32_AHB0_CLK] = &nss_cc_nssnoc_ubi32_ahb0_clk.clkr,
	[NSS_CC_NSSNOC_UBI32_AXI0_CLK] = &nss_cc_nssnoc_ubi32_axi0_clk.clkr,
	[NSS_CC_NSSNOC_UBI32_INT0_AHB_CLK] =
		&nss_cc_nssnoc_ubi32_int0_ahb_clk.clkr,
	[NSS_CC_NSSNOC_UBI32_NC_AXI0_1_CLK] =
		&nss_cc_nssnoc_ubi32_nc_axi0_1_clk.clkr,
	[NSS_CC_NSSNOC_UBI32_NC_AXI0_CLK] =
		&nss_cc_nssnoc_ubi32_nc_axi0_clk.clkr,
	[NSS_CC_PORT1_MAC_CLK] = &nss_cc_port1_mac_clk.clkr,
	[NSS_CC_PORT1_RX_CLK] = &nss_cc_port1_rx_clk.clkr,
	[NSS_CC_PORT1_RX_CLK_SRC] = &nss_cc_port1_rx_clk_src.clkr,
	[NSS_CC_PORT1_RX_DIV_CLK_SRC] = &nss_cc_port1_rx_div_clk_src.clkr,
	[NSS_CC_PORT1_TX_CLK] = &nss_cc_port1_tx_clk.clkr,
	[NSS_CC_PORT1_TX_CLK_SRC] = &nss_cc_port1_tx_clk_src.clkr,
	[NSS_CC_PORT1_TX_DIV_CLK_SRC] = &nss_cc_port1_tx_div_clk_src.clkr,
	[NSS_CC_PORT2_MAC_CLK] = &nss_cc_port2_mac_clk.clkr,
	[NSS_CC_PORT2_RX_CLK] = &nss_cc_port2_rx_clk.clkr,
	[NSS_CC_PORT2_RX_CLK_SRC] = &nss_cc_port2_rx_clk_src.clkr,
	[NSS_CC_PORT2_RX_DIV_CLK_SRC] = &nss_cc_port2_rx_div_clk_src.clkr,
	[NSS_CC_PORT2_TX_CLK] = &nss_cc_port2_tx_clk.clkr,
	[NSS_CC_PORT2_TX_CLK_SRC] = &nss_cc_port2_tx_clk_src.clkr,
	[NSS_CC_PORT2_TX_DIV_CLK_SRC] = &nss_cc_port2_tx_div_clk_src.clkr,
	[NSS_CC_PORT3_MAC_CLK] = &nss_cc_port3_mac_clk.clkr,
	[NSS_CC_PORT3_RX_CLK] = &nss_cc_port3_rx_clk.clkr,
	[NSS_CC_PORT3_RX_CLK_SRC] = &nss_cc_port3_rx_clk_src.clkr,
	[NSS_CC_PORT3_RX_DIV_CLK_SRC] = &nss_cc_port3_rx_div_clk_src.clkr,
	[NSS_CC_PORT3_TX_CLK] = &nss_cc_port3_tx_clk.clkr,
	[NSS_CC_PORT3_TX_CLK_SRC] = &nss_cc_port3_tx_clk_src.clkr,
	[NSS_CC_PORT3_TX_DIV_CLK_SRC] = &nss_cc_port3_tx_div_clk_src.clkr,
	[NSS_CC_PORT4_MAC_CLK] = &nss_cc_port4_mac_clk.clkr,
	[NSS_CC_PORT4_RX_CLK] = &nss_cc_port4_rx_clk.clkr,
	[NSS_CC_PORT4_RX_CLK_SRC] = &nss_cc_port4_rx_clk_src.clkr,
	[NSS_CC_PORT4_RX_DIV_CLK_SRC] = &nss_cc_port4_rx_div_clk_src.clkr,
	[NSS_CC_PORT4_TX_CLK] = &nss_cc_port4_tx_clk.clkr,
	[NSS_CC_PORT4_TX_CLK_SRC] = &nss_cc_port4_tx_clk_src.clkr,
	[NSS_CC_PORT4_TX_DIV_CLK_SRC] = &nss_cc_port4_tx_div_clk_src.clkr,
	[NSS_CC_PORT5_MAC_CLK] = &nss_cc_port5_mac_clk.clkr,
	[NSS_CC_PORT5_RX_CLK] = &nss_cc_port5_rx_clk.clkr,
	[NSS_CC_PORT5_RX_CLK_SRC] = &nss_cc_port5_rx_clk_src.clkr,
	[NSS_CC_PORT5_RX_DIV_CLK_SRC] = &nss_cc_port5_rx_div_clk_src.clkr,
	[NSS_CC_PORT5_TX_CLK] = &nss_cc_port5_tx_clk.clkr,
	[NSS_CC_PORT5_TX_CLK_SRC] = &nss_cc_port5_tx_clk_src.clkr,
	[NSS_CC_PORT5_TX_DIV_CLK_SRC] = &nss_cc_port5_tx_div_clk_src.clkr,
	[NSS_CC_PORT6_MAC_CLK] = &nss_cc_port6_mac_clk.clkr,
	[NSS_CC_PORT6_RX_CLK] = &nss_cc_port6_rx_clk.clkr,
	[NSS_CC_PORT6_RX_CLK_SRC] = &nss_cc_port6_rx_clk_src.clkr,
	[NSS_CC_PORT6_RX_DIV_CLK_SRC] = &nss_cc_port6_rx_div_clk_src.clkr,
	[NSS_CC_PORT6_TX_CLK] = &nss_cc_port6_tx_clk.clkr,
	[NSS_CC_PORT6_TX_CLK_SRC] = &nss_cc_port6_tx_clk_src.clkr,
	[NSS_CC_PORT6_TX_DIV_CLK_SRC] = &nss_cc_port6_tx_div_clk_src.clkr,
	[NSS_CC_PPE_CLK_SRC] = &nss_cc_ppe_clk_src.clkr,
	[NSS_CC_PPE_EDMA_CFG_CLK] = &nss_cc_ppe_edma_cfg_clk.clkr,
	[NSS_CC_PPE_EDMA_CLK] = &nss_cc_ppe_edma_clk.clkr,
	[NSS_CC_PPE_SWITCH_BTQ_CLK] = &nss_cc_ppe_switch_btq_clk.clkr,
	[NSS_CC_PPE_SWITCH_CFG_CLK] = &nss_cc_ppe_switch_cfg_clk.clkr,
	[NSS_CC_PPE_SWITCH_CLK] = &nss_cc_ppe_switch_clk.clkr,
	[NSS_CC_PPE_SWITCH_IPE_CLK] = &nss_cc_ppe_switch_ipe_clk.clkr,
	[NSS_CC_UBI0_CLK_SRC] = &nss_cc_ubi0_clk_src.clkr,
	[NSS_CC_UBI0_DIV_CLK_SRC] = &nss_cc_ubi0_div_clk_src.clkr,
	[NSS_CC_UBI1_CLK_SRC] = &nss_cc_ubi1_clk_src.clkr,
	[NSS_CC_UBI1_DIV_CLK_SRC] = &nss_cc_ubi1_div_clk_src.clkr,
	[NSS_CC_UBI2_CLK_SRC] = &nss_cc_ubi2_clk_src.clkr,
	[NSS_CC_UBI2_DIV_CLK_SRC] = &nss_cc_ubi2_div_clk_src.clkr,
	[NSS_CC_UBI32_AHB0_CLK] = &nss_cc_ubi32_ahb0_clk.clkr,
	[NSS_CC_UBI32_AHB1_CLK] = &nss_cc_ubi32_ahb1_clk.clkr,
	[NSS_CC_UBI32_AHB2_CLK] = &nss_cc_ubi32_ahb2_clk.clkr,
	[NSS_CC_UBI32_AHB3_CLK] = &nss_cc_ubi32_ahb3_clk.clkr,
	[NSS_CC_UBI32_AXI0_CLK] = &nss_cc_ubi32_axi0_clk.clkr,
	[NSS_CC_UBI32_AXI1_CLK] = &nss_cc_ubi32_axi1_clk.clkr,
	[NSS_CC_UBI32_AXI2_CLK] = &nss_cc_ubi32_axi2_clk.clkr,
	[NSS_CC_UBI32_AXI3_CLK] = &nss_cc_ubi32_axi3_clk.clkr,
	[NSS_CC_UBI32_CORE0_CLK] = &nss_cc_ubi32_core0_clk.clkr,
	[NSS_CC_UBI32_CORE1_CLK] = &nss_cc_ubi32_core1_clk.clkr,
	[NSS_CC_UBI32_CORE2_CLK] = &nss_cc_ubi32_core2_clk.clkr,
	[NSS_CC_UBI32_CORE3_CLK] = &nss_cc_ubi32_core3_clk.clkr,
	[NSS_CC_UBI32_INTR0_AHB_CLK] = &nss_cc_ubi32_intr0_ahb_clk.clkr,
	[NSS_CC_UBI32_INTR1_AHB_CLK] = &nss_cc_ubi32_intr1_ahb_clk.clkr,
	[NSS_CC_UBI32_INTR2_AHB_CLK] = &nss_cc_ubi32_intr2_ahb_clk.clkr,
	[NSS_CC_UBI32_INTR3_AHB_CLK] = &nss_cc_ubi32_intr3_ahb_clk.clkr,
	[NSS_CC_UBI32_NC_AXI0_CLK] = &nss_cc_ubi32_nc_axi0_clk.clkr,
	[NSS_CC_UBI32_NC_AXI1_CLK] = &nss_cc_ubi32_nc_axi1_clk.clkr,
	[NSS_CC_UBI32_NC_AXI2_CLK] = &nss_cc_ubi32_nc_axi2_clk.clkr,
	[NSS_CC_UBI32_NC_AXI3_CLK] = &nss_cc_ubi32_nc_axi3_clk.clkr,
	[NSS_CC_UBI32_UTCM0_CLK] = &nss_cc_ubi32_utcm0_clk.clkr,
	[NSS_CC_UBI32_UTCM1_CLK] = &nss_cc_ubi32_utcm1_clk.clkr,
	[NSS_CC_UBI32_UTCM2_CLK] = &nss_cc_ubi32_utcm2_clk.clkr,
	[NSS_CC_UBI32_UTCM3_CLK] = &nss_cc_ubi32_utcm3_clk.clkr,
	[NSS_CC_UBI3_CLK_SRC] = &nss_cc_ubi3_clk_src.clkr,
	[NSS_CC_UBI3_DIV_CLK_SRC] = &nss_cc_ubi3_div_clk_src.clkr,
	[NSS_CC_UBI_AXI_CLK_SRC] = &nss_cc_ubi_axi_clk_src.clkr,
	[NSS_CC_UBI_NC_AXI_BFDCD_CLK_SRC] =
		&nss_cc_ubi_nc_axi_bfdcd_clk_src.clkr,
	[NSS_CC_UNIPHY_PORT1_RX_CLK] = &nss_cc_uniphy_port1_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT1_TX_CLK] = &nss_cc_uniphy_port1_tx_clk.clkr,
	[NSS_CC_UNIPHY_PORT2_RX_CLK] = &nss_cc_uniphy_port2_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT2_TX_CLK] = &nss_cc_uniphy_port2_tx_clk.clkr,
	[NSS_CC_UNIPHY_PORT3_RX_CLK] = &nss_cc_uniphy_port3_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT3_TX_CLK] = &nss_cc_uniphy_port3_tx_clk.clkr,
	[NSS_CC_UNIPHY_PORT4_RX_CLK] = &nss_cc_uniphy_port4_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT4_TX_CLK] = &nss_cc_uniphy_port4_tx_clk.clkr,
	[NSS_CC_UNIPHY_PORT5_RX_CLK] = &nss_cc_uniphy_port5_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT5_TX_CLK] = &nss_cc_uniphy_port5_tx_clk.clkr,
	[NSS_CC_UNIPHY_PORT6_RX_CLK] = &nss_cc_uniphy_port6_rx_clk.clkr,
	[NSS_CC_UNIPHY_PORT6_TX_CLK] = &nss_cc_uniphy_port6_tx_clk.clkr,
	[NSS_CC_XGMAC0_PTP_REF_CLK] = &nss_cc_xgmac0_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC0_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac0_ptp_ref_div_clk_src.clkr,
	[NSS_CC_XGMAC1_PTP_REF_CLK] = &nss_cc_xgmac1_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC1_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac1_ptp_ref_div_clk_src.clkr,
	[NSS_CC_XGMAC2_PTP_REF_CLK] = &nss_cc_xgmac2_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC2_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac2_ptp_ref_div_clk_src.clkr,
	[NSS_CC_XGMAC3_PTP_REF_CLK] = &nss_cc_xgmac3_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC3_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac3_ptp_ref_div_clk_src.clkr,
	[NSS_CC_XGMAC4_PTP_REF_CLK] = &nss_cc_xgmac4_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC4_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac4_ptp_ref_div_clk_src.clkr,
	[NSS_CC_XGMAC5_PTP_REF_CLK] = &nss_cc_xgmac5_ptp_ref_clk.clkr,
	[NSS_CC_XGMAC5_PTP_REF_DIV_CLK_SRC] =
		&nss_cc_xgmac5_ptp_ref_div_clk_src.clkr,
	[UBI32_PLL] = &ubi32_pll.clkr,
	[UBI32_PLL_MAIN] = &ubi32_pll_main.clkr,
};

static struct clk_regmap *nss_cc_ipq9574_dummy_clocks[] = {
	[NSS_CC_CE_APB_CLK] = DEFINE_DUMMY_CLK(nss_cc_ce_apb_clk),
	[NSS_CC_CE_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_ce_axi_clk),
	[NSS_CC_CE_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ce_clk_src),
	[NSS_CC_CFG_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_cfg_clk_src),
	[NSS_CC_CLC_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_clc_axi_clk),
	[NSS_CC_CLC_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_clc_clk_src),
	[NSS_CC_CRYPTO_CLK] = DEFINE_DUMMY_CLK(nss_cc_crypto_clk),
	[NSS_CC_CRYPTO_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_crypto_clk_src),
	[NSS_CC_CRYPTO_PPE_CLK] = DEFINE_DUMMY_CLK(nss_cc_crypto_ppe_clk),
	[NSS_CC_HAQ_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_haq_ahb_clk),
	[NSS_CC_HAQ_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_haq_axi_clk),
	[NSS_CC_HAQ_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_haq_clk_src),
	[NSS_CC_IMEM_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_imem_ahb_clk),
	[NSS_CC_IMEM_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_imem_clk_src),
	[NSS_CC_IMEM_QSB_CLK] = DEFINE_DUMMY_CLK(nss_cc_imem_qsb_clk),
	[NSS_CC_INT_CFG_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_int_cfg_clk_src),
	[NSS_CC_NSS_CSR_CLK] = DEFINE_DUMMY_CLK(nss_cc_nss_csr_clk),
	[NSS_CC_NSSNOC_CE_APB_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ce_apb_clk),
	[NSS_CC_NSSNOC_CE_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ce_axi_clk),
	[NSS_CC_NSSNOC_CLC_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_clc_axi_clk),
	[NSS_CC_NSSNOC_CRYPTO_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_crypto_clk),
	[NSS_CC_NSSNOC_HAQ_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_haq_ahb_clk),
	[NSS_CC_NSSNOC_HAQ_AXI_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_haq_axi_clk),
	[NSS_CC_NSSNOC_IMEM_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_imem_ahb_clk),
	[NSS_CC_NSSNOC_IMEM_QSB_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_imem_qsb_clk),
	[NSS_CC_NSSNOC_NSS_CSR_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_nss_csr_clk),
	[NSS_CC_NSSNOC_PPE_CFG_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ppe_cfg_clk),
	[NSS_CC_NSSNOC_PPE_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ppe_clk),
	[NSS_CC_NSSNOC_UBI32_AHB0_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ubi32_ahb0_clk),
	[NSS_CC_NSSNOC_UBI32_AXI0_CLK] = DEFINE_DUMMY_CLK(nss_cc_nssnoc_ubi32_axi0_clk),
	[NSS_CC_NSSNOC_UBI32_INT0_AHB_CLK] =
		DEFINE_DUMMY_CLK(nss_cc_nssnoc_ubi32_int0_ahb_clk),
	[NSS_CC_NSSNOC_UBI32_NC_AXI0_1_CLK] =
		DEFINE_DUMMY_CLK(nss_cc_nssnoc_ubi32_nc_axi0_1_clk),
	[NSS_CC_NSSNOC_UBI32_NC_AXI0_CLK] =
		DEFINE_DUMMY_CLK(nss_cc_nssnoc_ubi32_nc_axi0_clk),
	[NSS_CC_PORT1_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port1_mac_clk),
	[NSS_CC_PORT1_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port1_rx_clk),
	[NSS_CC_PORT1_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port1_rx_clk_src),
	[NSS_CC_PORT1_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port1_rx_div_clk_src),
	[NSS_CC_PORT1_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port1_tx_clk),
	[NSS_CC_PORT1_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port1_tx_clk_src),
	[NSS_CC_PORT1_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port1_tx_div_clk_src),
	[NSS_CC_PORT2_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port2_mac_clk),
	[NSS_CC_PORT2_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port2_rx_clk),
	[NSS_CC_PORT2_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port2_rx_clk_src),
	[NSS_CC_PORT2_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port2_rx_div_clk_src),
	[NSS_CC_PORT2_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port2_tx_clk),
	[NSS_CC_PORT2_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port2_tx_clk_src),
	[NSS_CC_PORT2_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port2_tx_div_clk_src),
	[NSS_CC_PORT3_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port3_mac_clk),
	[NSS_CC_PORT3_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port3_rx_clk),
	[NSS_CC_PORT3_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port3_rx_clk_src),
	[NSS_CC_PORT3_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port3_rx_div_clk_src),
	[NSS_CC_PORT3_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port3_tx_clk),
	[NSS_CC_PORT3_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port3_tx_clk_src),
	[NSS_CC_PORT3_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port3_tx_div_clk_src),
	[NSS_CC_PORT4_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port4_mac_clk),
	[NSS_CC_PORT4_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port4_rx_clk),
	[NSS_CC_PORT4_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port4_rx_clk_src),
	[NSS_CC_PORT4_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port4_rx_div_clk_src),
	[NSS_CC_PORT4_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port4_tx_clk),
	[NSS_CC_PORT4_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port4_tx_clk_src),
	[NSS_CC_PORT4_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port4_tx_div_clk_src),
	[NSS_CC_PORT5_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port5_mac_clk),
	[NSS_CC_PORT5_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port5_rx_clk),
	[NSS_CC_PORT5_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port5_rx_clk_src),
	[NSS_CC_PORT5_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port5_rx_div_clk_src),
	[NSS_CC_PORT5_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port5_tx_clk),
	[NSS_CC_PORT5_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port5_tx_clk_src),
	[NSS_CC_PORT5_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port5_tx_div_clk_src),
	[NSS_CC_PORT6_MAC_CLK] = DEFINE_DUMMY_CLK(nss_cc_port6_mac_clk),
	[NSS_CC_PORT6_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port6_rx_clk),
	[NSS_CC_PORT6_RX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port6_rx_clk_src),
	[NSS_CC_PORT6_RX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port6_rx_div_clk_src),
	[NSS_CC_PORT6_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_port6_tx_clk),
	[NSS_CC_PORT6_TX_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port6_tx_clk_src),
	[NSS_CC_PORT6_TX_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_port6_tx_div_clk_src),
	[NSS_CC_PPE_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ppe_clk_src),
	[NSS_CC_PPE_EDMA_CFG_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_edma_cfg_clk),
	[NSS_CC_PPE_EDMA_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_edma_clk),
	[NSS_CC_PPE_SWITCH_BTQ_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_switch_btq_clk),
	[NSS_CC_PPE_SWITCH_CFG_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_switch_cfg_clk),
	[NSS_CC_PPE_SWITCH_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_switch_clk),
	[NSS_CC_PPE_SWITCH_IPE_CLK] = DEFINE_DUMMY_CLK(nss_cc_ppe_switch_ipe_clk),
	[NSS_CC_UBI0_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi0_clk_src),
	[NSS_CC_UBI0_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi0_div_clk_src),
	[NSS_CC_UBI1_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi1_clk_src),
	[NSS_CC_UBI1_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi1_div_clk_src),
	[NSS_CC_UBI2_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi2_clk_src),
	[NSS_CC_UBI2_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi2_div_clk_src),
	[NSS_CC_UBI32_AHB0_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_ahb0_clk),
	[NSS_CC_UBI32_AHB1_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_ahb1_clk),
	[NSS_CC_UBI32_AHB2_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_ahb2_clk),
	[NSS_CC_UBI32_AHB3_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_ahb3_clk),
	[NSS_CC_UBI32_AXI0_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_axi0_clk),
	[NSS_CC_UBI32_AXI1_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_axi1_clk),
	[NSS_CC_UBI32_AXI2_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_axi2_clk),
	[NSS_CC_UBI32_AXI3_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_axi3_clk),
	[NSS_CC_UBI32_CORE0_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_core0_clk),
	[NSS_CC_UBI32_CORE1_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_core1_clk),
	[NSS_CC_UBI32_CORE2_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_core2_clk),
	[NSS_CC_UBI32_CORE3_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_core3_clk),
	[NSS_CC_UBI32_INTR0_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_intr0_ahb_clk),
	[NSS_CC_UBI32_INTR1_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_intr1_ahb_clk),
	[NSS_CC_UBI32_INTR2_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_intr2_ahb_clk),
	[NSS_CC_UBI32_INTR3_AHB_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_intr3_ahb_clk),
	[NSS_CC_UBI32_NC_AXI0_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_nc_axi0_clk),
	[NSS_CC_UBI32_NC_AXI1_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_nc_axi1_clk),
	[NSS_CC_UBI32_NC_AXI2_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_nc_axi2_clk),
	[NSS_CC_UBI32_NC_AXI3_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_nc_axi3_clk),
	[NSS_CC_UBI32_UTCM0_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_utcm0_clk),
	[NSS_CC_UBI32_UTCM1_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_utcm1_clk),
	[NSS_CC_UBI32_UTCM2_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_utcm2_clk),
	[NSS_CC_UBI32_UTCM3_CLK] = DEFINE_DUMMY_CLK(nss_cc_ubi32_utcm3_clk),
	[NSS_CC_UBI3_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi3_clk_src),
	[NSS_CC_UBI3_DIV_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi3_div_clk_src),
	[NSS_CC_UBI_AXI_CLK_SRC] = DEFINE_DUMMY_CLK(nss_cc_ubi_axi_clk_src),
	[NSS_CC_UBI_NC_AXI_BFDCD_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_ubi_nc_axi_bfdcd_clk_src),
	[NSS_CC_UNIPHY_PORT1_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port1_rx_clk),
	[NSS_CC_UNIPHY_PORT1_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port1_tx_clk),
	[NSS_CC_UNIPHY_PORT2_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port2_rx_clk),
	[NSS_CC_UNIPHY_PORT2_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port2_tx_clk),
	[NSS_CC_UNIPHY_PORT3_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port3_rx_clk),
	[NSS_CC_UNIPHY_PORT3_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port3_tx_clk),
	[NSS_CC_UNIPHY_PORT4_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port4_rx_clk),
	[NSS_CC_UNIPHY_PORT4_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port4_tx_clk),
	[NSS_CC_UNIPHY_PORT5_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port5_rx_clk),
	[NSS_CC_UNIPHY_PORT5_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port5_tx_clk),
	[NSS_CC_UNIPHY_PORT6_RX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port6_rx_clk),
	[NSS_CC_UNIPHY_PORT6_TX_CLK] = DEFINE_DUMMY_CLK(nss_cc_uniphy_port6_tx_clk),
	[NSS_CC_XGMAC0_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac0_ptp_ref_clk),
	[NSS_CC_XGMAC0_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac0_ptp_ref_div_clk_src),
	[NSS_CC_XGMAC1_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac1_ptp_ref_clk),
	[NSS_CC_XGMAC1_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac1_ptp_ref_div_clk_src),
	[NSS_CC_XGMAC2_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac2_ptp_ref_clk),
	[NSS_CC_XGMAC2_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac2_ptp_ref_div_clk_src),
	[NSS_CC_XGMAC3_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac3_ptp_ref_clk),
	[NSS_CC_XGMAC3_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac3_ptp_ref_div_clk_src),
	[NSS_CC_XGMAC4_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac4_ptp_ref_clk),
	[NSS_CC_XGMAC4_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac4_ptp_ref_div_clk_src),
	[NSS_CC_XGMAC5_PTP_REF_CLK] = DEFINE_DUMMY_CLK(nss_cc_xgmac5_ptp_ref_clk),
	[NSS_CC_XGMAC5_PTP_REF_DIV_CLK_SRC] =
		DEFINE_DUMMY_CLK(nss_cc_xgmac5_ptp_ref_div_clk_src),
	[UBI32_PLL] = DEFINE_DUMMY_CLK(ubi32_pll),
	[UBI32_PLL_MAIN] = DEFINE_DUMMY_CLK(ubi32_pll_main),
};

static const struct qcom_reset_map nss_cc_ipq9574_resets[] = {
	[NSS_CC_CE_BCR] = { 0x28400, 0 },
	[NSS_CC_CLC_BCR] = { 0x28600, 0 },
	[NSS_CC_EIP197_BCR] = { 0x16004, 0 },
	[NSS_CC_HAQ_BCR] = { 0x28300, 0 },
	[NSS_CC_IMEM_BCR] = { 0xe004, 0 },
	[NSS_CC_MAC_BCR] = { 0x28100, 0 },
	[NSS_CC_PPE_BCR] = { 0x28200, 0 },
	[NSS_CC_UBI_BCR] = { 0x28700, 0 },
	[NSS_CC_UNIPHY_BCR] = { 0x28900, 0 },
	[UBI3_CLKRST_CLAMP_ENABLE] = { 0x28A04, 9 },
	[UBI3_CORE_CLAMP_ENABLE] = { 0x28A04, 8 },
	[UBI2_CLKRST_CLAMP_ENABLE] = { 0x28A04, 7 },
	[UBI2_CORE_CLAMP_ENABLE] = { 0x28A04, 6 },
	[UBI1_CLKRST_CLAMP_ENABLE] = { 0x28A04, 5 },
	[UBI1_CORE_CLAMP_ENABLE] = { 0x28A04, 4 },
	[UBI0_CLKRST_CLAMP_ENABLE] = { 0x28A04, 3 },
	[UBI0_CORE_CLAMP_ENABLE] = { 0x28A04, 2 },
	[NSSNOC_NSS_CSR_ARES] = { 0x28A04, 1 },
	[NSS_CSR_ARES]  { 0x28A04, 0 },
	[PPE_BTQ_ARES] = { 0x28A08, 20 },
	[PPE_IPE_ARES] = { 0x28A08, 19 },
	[PPE_ARES] = { 0x28A08, 18 },
	[PPE_CFG_ARES] = { 0x28A08, 17 },
	[PPE_EDMA_ARES] = { 0x28A08, 16 },
	[PPE_EDMA_CFG_ARES] = { 0x28A08, 15 },
	[CRY_PPE_ARES] = { 0x28A08, 14 },
	[NSSNOC_PPE_ARES] = { 0x28A08, 13 },
	[NSSNOC_PPE_CFG_ARES] = { 0x28A08, 12 },
	[PORT1_MAC_ARES] = { 0x28A08, 11 },
	[PORT2_MAC_ARES] = { 0x28A08, 10 },
	[PORT3_MAC_ARES] = { 0x28A08, 9 },
	[PORT4_MAC_ARES] = { 0x28A08, 8 },
	[PORT5_MAC_ARES] = { 0x28A08, 7 },
	[PORT6_MAC_ARES] = { 0x28A08, 6 },
	[XGMAC0_PTP_REF_ARES] = { 0x28A08, 5 },
	[XGMAC1_PTP_REF_ARES] = { 0x28A08, 4 },
	[XGMAC2_PTP_REF_ARES] = { 0x28A08, 3 },
	[XGMAC3_PTP_REF_ARES] = { 0x28A08, 2 },
	[XGMAC4_PTP_REF_ARES] = { 0x28A08, 1 },
	[XGMAC5_PTP_REF_ARES] = { 0x28A08, 0 },
	[HAQ_AHB_ARES] = { 0x28A0C, 3 },
	[HAQ_AXI_ARES] = { 0x28A0C, 2 },
	[NSSNOC_HAQ_AHB_ARES] = { 0x28A0C, 1 },
	[NSSNOC_HAQ_AXI_ARES] = { 0x28A0C, 0 },
	[CE_APB_ARES] = { 0x28A10, 3 },
	[CE_AXI_ARES] = { 0x28A10, 2 },
	[NSSNOC_CE_APB_ARES] = { 0x28A10, 1 },
	[NSSNOC_CE_AXI_ARES] = { 0x28A10, 0 },
	[CRYPTO_ARES] = { 0x28A14, 1 },
	[NSSNOC_CRYPTO_ARES] = { 0x28A14, 0 },
	[NSSNOC_NC_AXI0_1_ARES] = { 0x28A1C, 28 },
	[UBI0_CORE_ARES] = { 0x28A1C, 27 },
	[UBI1_CORE_ARES] = { 0x28A1C, 26 },
	[UBI2_CORE_ARES] = { 0x28A1C, 25 },
	[UBI3_CORE_ARES] = { 0x28A1C, 24 },
	[NC_AXI0_ARES] = { 0x28A1C, 23 },
	[UTCM0_ARES] = { 0x28A1C, 22 },
	[NC_AXI1_ARES] = { 0x28A1C, 21 },
	[UTCM1_ARES] = { 0x28A1C, 20 },
	[NC_AXI2_ARES] = { 0x28A1C, 19 },
	[UTCM2_ARES] = { 0x28A1C, 18 },
	[NC_AXI3_ARES] = { 0x28A1C, 17 },
	[UTCM3_ARES] = { 0x28A1C, 16 },
	[NSSNOC_NC_AXI0_ARES] = { 0x28A1C, 15 },
	[AHB0_ARES] = { 0x28A1C, 14 },
	[INTR0_AHB_ARES] = { 0x28A1C, 13 },
	[AHB1_ARES] = { 0x28A1C, 12 },
	[INTR1_AHB_ARES] = { 0x28A1C, 11 },
	[AHB2_ARES] = { 0x28A1C, 10 },
	[INTR2_AHB_ARES] = { 0x28A1C, 9 },
	[AHB3_ARES] = { 0x28A1C, 8 },
	[INTR3_AHB_ARES] = { 0x28A1C, 7 },
	[NSSNOC_AHB0_ARES] = { 0x28A1C, 6 },
	[NSSNOC_INT0_AHB_ARES] = { 0x28A1C, 5 },
	[AXI0_ARES] = { 0x28A1C, 4 },
	[AXI1_ARES] = { 0x28A1C, 3 },
	[AXI2_ARES] = { 0x28A1C, 2 },
	[AXI3_ARES] = { 0x28A1C, 1 },
	[NSSNOC_AXI0_ARES] = { 0x28A1C, 0 },
	[IMEM_QSB_ARES] = { 0x28A20, 3 },
	[NSSNOC_IMEM_QSB_ARES] = { 0x28A20, 2 },
	[IMEM_AHB_ARES] = { 0x28A20, 1 },
	[NSSNOC_IMEM_AHB_ARES] = { 0x28A20, 0 },
	[UNIPHY_PORT1_RX_ARES] = { 0x28A24, 23 },
	[UNIPHY_PORT1_TX_ARES] = { 0x28A24, 22 },
	[UNIPHY_PORT2_RX_ARES] = { 0x28A24, 21 },
	[UNIPHY_PORT2_TX_ARES] = { 0x28A24, 20 },
	[UNIPHY_PORT3_RX_ARES] = { 0x28A24, 19 },
	[UNIPHY_PORT3_TX_ARES] = { 0x28A24, 18 },
	[UNIPHY_PORT4_RX_ARES] = { 0x28A24, 17 },
	[UNIPHY_PORT4_TX_ARES] = { 0x28A24, 16 },
	[UNIPHY_PORT5_RX_ARES] = { 0x28A24, 15 },
	[UNIPHY_PORT5_TX_ARES] = { 0x28A24, 14 },
	[UNIPHY_PORT6_RX_ARES] = { 0x28A24, 13 },
	[UNIPHY_PORT6_TX_ARES] = { 0x28A24, 12 },
	[PORT1_RX_ARES] = { 0x28A24, 11 },
	[PORT1_TX_ARES] = { 0x28A24, 10 },
	[PORT2_RX_ARES] = { 0x28A24, 9 },
	[PORT2_TX_ARES] = { 0x28A24, 8 },
	[PORT3_RX_ARES] = { 0x28A24, 7 },
	[PORT3_TX_ARES] = { 0x28A24, 6 },
	[PORT4_RX_ARES] = { 0x28A24, 5 },
	[PORT4_TX_ARES] = { 0x28A24, 4 },
	[PORT5_RX_ARES] = { 0x28A24, 3 },
	[PORT5_TX_ARES] = { 0x28A24, 2 },
	[PORT6_RX_ARES] = { 0x28A24, 1 },
	[PORT6_TX_ARES] = { 0x28A24, 0 },
	[PPE_FULL_RESET] = { .reg = 0x28a08, 1, .bitmask = GENMASK(20, 17) },
	[UNIPHY0_SOFT_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(23, 14) },
	[UNIPHY1_SOFT_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(15, 14) },
	[UNIPHY2_SOFT_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(13, 12) },
	[UNIPHY_PORT1_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(23, 22) },
	[UNIPHY_PORT2_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(21, 20) },
	[UNIPHY_PORT3_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(19, 18) },
	[UNIPHY_PORT4_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(17, 16) },
	[UNIPHY_PORT5_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(15, 14) },
	[UNIPHY_PORT6_ARES] = { .reg = 0x28a24, 1, .bitmask = GENMASK(13, 12) },
	[NSSPORT1_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(11, 10) },
	[NSSPORT2_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(9, 8) },
	[NSSPORT3_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(7, 6) },
	[NSSPORT4_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(5, 4) },
	[NSSPORT5_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(3, 2) },
	[NSSPORT6_RESET] = { .reg = 0x28a24, 1, .bitmask = GENMASK(1, 0) },
	[EDMA_HW_RESET] = { .reg = 0x28a08, 1, .bitmask = GENMASK(16, 15) },
};

static const struct regmap_config nss_cc_ipq9574_regmap_config = {
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,
	.max_register = 0x28a34,
	.fast_io = true,
};

static const struct qcom_cc_desc nss_cc_ipq9574_desc = {
	.config = &nss_cc_ipq9574_regmap_config,
	.clks = nss_cc_ipq9574_clocks,
	.num_clks = ARRAY_SIZE(nss_cc_ipq9574_clocks),
	.resets = nss_cc_ipq9574_resets,
	.num_resets = ARRAY_SIZE(nss_cc_ipq9574_resets),
};

static const struct qcom_cc_desc nss_cc_ipq9574_dummy_desc = {
	.config = &nss_cc_ipq9574_regmap_config,
	.clks = nss_cc_ipq9574_dummy_clocks,
	.num_clks = ARRAY_SIZE(nss_cc_ipq9574_dummy_clocks),
	.resets = nss_cc_ipq9574_resets,
	.num_resets = ARRAY_SIZE(nss_cc_ipq9574_resets),
};

static const struct of_device_id nss_cc_ipq9574_match_table[] = {
	{ .compatible = "qcom,nsscc-ipq9574" },
	{ }
};
MODULE_DEVICE_TABLE(of, nss_cc_ipq9574_match_table);

static int nss_cc_ipq9574_probe(struct platform_device *pdev)
{
	int ret;
	struct regmap *regmap;
	struct qcom_cc_desc nsscc_ipq9574_desc = nss_cc_ipq9574_desc;
	struct device_node *np = (&pdev->dev)->of_node;

	if (of_property_read_bool(np, "nsscc-use-dummy"))
		nsscc_ipq9574_desc = nss_cc_ipq9574_dummy_desc;

	regmap = qcom_cc_map(pdev, &nsscc_ipq9574_desc);
	if (IS_ERR(regmap))
		return PTR_ERR(regmap);

	/* SW Workaround for UBI Huayra PLL */
	regmap_update_bits(regmap, 0x2800C, BIT(26), BIT(26));

	clk_alpha_pll_configure(&ubi32_pll_main, regmap, &ubi32_pll_config);

	ret = qcom_cc_really_probe(&pdev->dev, &nsscc_ipq9574_desc, regmap);
	if (ret) {
		dev_err(&pdev->dev, "Failed to register NSS CC clocks\n");
		return ret;
	}

	dev_info(&pdev->dev, "Registered NSS CC clocks\n");

	return ret;
}

static void nss_cc_ipq9574_remove(struct platform_device *pdev)
{
	return;
}

static struct platform_driver nss_cc_ipq9574_driver = {
	.probe = nss_cc_ipq9574_probe,
	.remove = nss_cc_ipq9574_remove,
	.driver = {
		.name = "qcom,nsscc-ipq9574",
		.owner  = THIS_MODULE,
		.of_match_table = nss_cc_ipq9574_match_table,
	},
};

static int __init nss_cc_ipq9574_init(void)
{
	return platform_driver_register(&nss_cc_ipq9574_driver);
}
subsys_initcall(nss_cc_ipq9574_init);

static void __exit nss_cc_ipq9574_exit(void)
{
	platform_driver_unregister(&nss_cc_ipq9574_driver);
}
module_exit(nss_cc_ipq9574_exit);

MODULE_DESCRIPTION("QTI NSS_CC IPQ9574 Driver");
MODULE_LICENSE("GPL v2");
