#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029744dd7080 .scope module, "bench" "bench" 2 3;
 .timescale 0 0;
v0000029744e51220_0 .var "CLK", 0 0;
o0000029744ddeab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000029744e51360_0 .net "LEDS", 31 0, o0000029744ddeab8;  0 drivers
L_0000029744e54358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e515e0_0 .net "RESET", 0 0, L_0000029744e54358;  1 drivers
v0000029744e51040_0 .net "clk", 0 0, L_0000029744e50820;  1 drivers
v0000029744e50e60_0 .var "prev_LEDS", 31 0;
S_0000029744dd7860 .scope module, "divide" "clock_divider" 2 10, 3 302 0, S_0000029744dd7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "dCLK";
P_0000029744db6460 .param/l "DIV" 0 3 307, +C4<00000000000000000000000000010010>;
v0000029744dcd970_0 .net "CLK", 0 0, v0000029744e51220_0;  1 drivers
v0000029744dcd650_0 .net "RESET", 0 0, L_0000029744e54358;  alias, 1 drivers
v0000029744dce370_0 .net "dCLK", 0 0, L_0000029744e50820;  alias, 1 drivers
v0000029744dcd830_0 .var "divided_clk", 18 0;
E_0000029744db6960 .event posedge, v0000029744dcd970_0;
L_0000029744e50820 .part v0000029744dcd830_0, 18, 1;
S_0000029744dd79f0 .scope module, "test" "SOC" 2 16, 3 1 0, S_0000029744dd7080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "LEDS";
v0000029744e510e0_0 .net "CLK", 0 0, L_0000029744e50820;  alias, 1 drivers
v0000029744e51ae0_0 .net "LEDS", 31 0, o0000029744ddeab8;  alias, 0 drivers
v0000029744e51b80_0 .net "RESET", 0 0, L_0000029744e54358;  alias, 1 drivers
v0000029744e51720_0 .net "address", 31 0, L_0000029744e50dc0;  1 drivers
v0000029744e508c0_0 .net "data", 31 0, v0000029744e517c0_0;  1 drivers
v0000029744e51860_0 .net "read", 0 0, L_0000029744d54a70;  1 drivers
S_0000029744d53940 .scope module, "CPU" "processor" 3 14, 3 27 0, S_0000029744dd79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /OUTPUT 32 "address";
    .port_info 3 /OUTPUT 1 "read";
P_0000029744dd22b0 .param/l "decode" 1 3 67, +C4<00000000000000000000000000000001>;
P_0000029744dd22e8 .param/l "execute" 1 3 68, +C4<00000000000000000000000000000010>;
P_0000029744dd2320 .param/l "fetch" 1 3 66, +C4<00000000000000000000000000000000>;
P_0000029744dd2358 .param/l "memory" 1 3 69, +C4<00000000000000000000000000000011>;
P_0000029744dd2390 .param/l "writeback" 1 3 70, +C4<00000000000000000000000000000100>;
L_0000029744d54a70 .functor OR 1, L_0000029744e51cc0, L_0000029744e50960, C4<0>, C4<0>;
L_0000029744d55800 .functor BUFZ 32, v0000029744dcef50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000029744d54ae0 .functor OR 1, L_0000029744eae450, L_0000029744ead0f0, C4<0>, C4<0>;
L_0000029744d548b0 .functor OR 1, L_0000029744eae4f0, L_0000029744eacd30, C4<0>, C4<0>;
L_0000029744d54b50 .functor OR 1, L_0000029744d548b0, L_0000029744eae450, C4<0>, C4<0>;
L_0000029744d54bc0 .functor OR 1, L_0000029744d54b50, L_0000029744ead0f0, C4<0>, C4<0>;
L_0000029744d559c0 .functor AND 1, L_0000029744d54bc0, L_0000029744e50c80, C4<1>, C4<1>;
L_0000029744d54c30 .functor AND 1, L_0000029744eade10, v0000029744e2a2a0_0, C4<1>, C4<1>;
L_0000029744d55cd0 .functor OR 1, L_0000029744d54c30, L_0000029744eae450, C4<0>, C4<0>;
L_0000029744d55d40 .functor AND 1, L_0000029744eaf990, L_0000029744eafdf0, C4<1>, C4<1>;
v0000029744e2b880_0 .net "ALU_I", 0 0, L_0000029744eae4f0;  1 drivers
v0000029744e2b4c0_0 .net "ALUimm_I", 0 0, L_0000029744eacd30;  1 drivers
v0000029744e2ba60_0 .net "AUIPC_I", 0 0, L_0000029744eacdd0;  1 drivers
v0000029744e2ab60_0 .net "CLK", 0 0, L_0000029744e50820;  alias, 1 drivers
v0000029744e2b1a0_0 .net "JALR_I", 0 0, L_0000029744ead0f0;  1 drivers
v0000029744e2aca0_0 .net "JAL_I", 0 0, L_0000029744eae450;  1 drivers
v0000029744e2ad40_0 .net "LEDS", 0 0, L_0000029744e514a0;  1 drivers
v0000029744e2ade0_0 .var "LEDSoutput", 31 0;
v0000029744e2af20_0 .net "LUI_I", 0 0, L_0000029744eadaf0;  1 drivers
v0000029744e2c8f0_0 .var "PC", 31 0;
v0000029744e2cc10_0 .net "PCplus4", 31 0, L_0000029744eaf7b0;  1 drivers
v0000029744e2df70_0 .net "PCplusImmediate", 31 0, L_0000029744eb0070;  1 drivers
v0000029744e2c490_0 .net *"_ivl_0", 31 0, L_0000029744e512c0;  1 drivers
v0000029744e2c670_0 .net *"_ivl_101", 7 0, L_0000029744eaf170;  1 drivers
v0000029744e2d070_0 .net *"_ivl_105", 1 0, L_0000029744eafad0;  1 drivers
L_0000029744e546b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029744e2c850_0 .net/2u *"_ivl_106", 1 0, L_0000029744e546b8;  1 drivers
L_0000029744e54430 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e2d2f0_0 .net *"_ivl_11", 28 0, L_0000029744e54430;  1 drivers
v0000029744e2c990_0 .net *"_ivl_111", 1 0, L_0000029744eaedb0;  1 drivers
L_0000029744e54700 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000029744e2d1b0_0 .net/2u *"_ivl_112", 1 0, L_0000029744e54700;  1 drivers
v0000029744e2ccb0_0 .net *"_ivl_116", 23 0, L_0000029744eaf3f0;  1 drivers
v0000029744e2d390_0 .net *"_ivl_118", 31 0, L_0000029744eaf490;  1 drivers
L_0000029744e54478 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000029744e2c710_0 .net/2u *"_ivl_12", 31 0, L_0000029744e54478;  1 drivers
v0000029744e2d890_0 .net *"_ivl_120", 15 0, L_0000029744eaf850;  1 drivers
v0000029744e2cd50_0 .net *"_ivl_122", 31 0, L_0000029744eaf530;  1 drivers
v0000029744e2d9d0_0 .net *"_ivl_124", 31 0, L_0000029744eaf8f0;  1 drivers
v0000029744e2dd90_0 .net *"_ivl_126", 31 0, L_0000029744eaf5d0;  1 drivers
v0000029744e2cfd0_0 .net *"_ivl_131", 0 0, L_0000029744eaf670;  1 drivers
v0000029744e2da70_0 .net *"_ivl_133", 0 0, L_0000029744eaf990;  1 drivers
v0000029744e2c7b0_0 .net *"_ivl_135", 0 0, L_0000029744eafa30;  1 drivers
v0000029744e2ca30_0 .net *"_ivl_137", 0 0, L_0000029744eafb70;  1 drivers
v0000029744e2cb70_0 .net *"_ivl_138", 0 0, L_0000029744eafdf0;  1 drivers
v0000029744e2ce90_0 .net *"_ivl_14", 0 0, L_0000029744e50960;  1 drivers
v0000029744e2d4d0_0 .net *"_ivl_145", 6 0, L_0000029744eae810;  1 drivers
L_0000029744e548b0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000029744e2c530_0 .net/2u *"_ivl_146", 6 0, L_0000029744e548b0;  1 drivers
v0000029744e2d250_0 .net *"_ivl_151", 6 0, L_0000029744eac510;  1 drivers
L_0000029744e548f8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000029744e2cad0_0 .net/2u *"_ivl_152", 6 0, L_0000029744e548f8;  1 drivers
v0000029744e2db10_0 .net *"_ivl_157", 6 0, L_0000029744eac3d0;  1 drivers
L_0000029744e54940 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000029744e2c5d0_0 .net/2u *"_ivl_158", 6 0, L_0000029744e54940;  1 drivers
v0000029744e2cf30_0 .net *"_ivl_163", 6 0, L_0000029744eae950;  1 drivers
L_0000029744e54988 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000029744e2d110_0 .net/2u *"_ivl_164", 6 0, L_0000029744e54988;  1 drivers
v0000029744e2cdf0_0 .net *"_ivl_169", 6 0, L_0000029744eac6f0;  1 drivers
L_0000029744e549d0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000029744e2d430_0 .net/2u *"_ivl_170", 6 0, L_0000029744e549d0;  1 drivers
v0000029744e2dbb0_0 .net *"_ivl_175", 6 0, L_0000029744eac970;  1 drivers
L_0000029744e54a18 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0000029744e2d570_0 .net/2u *"_ivl_176", 6 0, L_0000029744e54a18;  1 drivers
v0000029744e2d610_0 .net *"_ivl_18", 31 0, L_0000029744e51d60;  1 drivers
v0000029744e2d6b0_0 .net *"_ivl_181", 6 0, L_0000029744eadff0;  1 drivers
L_0000029744e54a60 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000029744e2d930_0 .net/2u *"_ivl_182", 6 0, L_0000029744e54a60;  1 drivers
v0000029744e2d750_0 .net *"_ivl_187", 6 0, L_0000029744eae9f0;  1 drivers
L_0000029744e54aa8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000029744e2d7f0_0 .net/2u *"_ivl_188", 6 0, L_0000029744e54aa8;  1 drivers
v0000029744e2dc50_0 .net *"_ivl_193", 6 0, L_0000029744ead7d0;  1 drivers
L_0000029744e54af0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000029744e2dcf0_0 .net/2u *"_ivl_194", 6 0, L_0000029744e54af0;  1 drivers
v0000029744e2e010_0 .net *"_ivl_199", 6 0, L_0000029744eac830;  1 drivers
L_0000029744e54b38 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0000029744e2de30_0 .net/2u *"_ivl_200", 6 0, L_0000029744e54b38;  1 drivers
v0000029744e2ded0_0 .net *"_ivl_205", 6 0, L_0000029744ead9b0;  1 drivers
L_0000029744e54b80 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0000029744e2c170_0 .net/2u *"_ivl_206", 6 0, L_0000029744e54b80;  1 drivers
L_0000029744e544c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e2c210_0 .net *"_ivl_21", 28 0, L_0000029744e544c0;  1 drivers
L_0000029744e54508 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e2c2b0_0 .net/2u *"_ivl_22", 31 0, L_0000029744e54508;  1 drivers
v0000029744e2c350_0 .net *"_ivl_221", 0 0, L_0000029744eace70;  1 drivers
v0000029744e2c3f0_0 .net *"_ivl_222", 19 0, L_0000029744eadb90;  1 drivers
v0000029744e37e50_0 .net *"_ivl_225", 11 0, L_0000029744eadc30;  1 drivers
v0000029744e36910_0 .net *"_ivl_229", 19 0, L_0000029744eae270;  1 drivers
L_0000029744e54bc8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e379f0_0 .net/2u *"_ivl_230", 11 0, L_0000029744e54bc8;  1 drivers
v0000029744e369b0_0 .net *"_ivl_235", 0 0, L_0000029744eadeb0;  1 drivers
v0000029744e36190_0 .net *"_ivl_236", 19 0, L_0000029744eac650;  1 drivers
v0000029744e376d0_0 .net *"_ivl_239", 6 0, L_0000029744eadf50;  1 drivers
v0000029744e37bd0_0 .net *"_ivl_24", 0 0, L_0000029744e51400;  1 drivers
v0000029744e37630_0 .net *"_ivl_241", 4 0, L_0000029744eae090;  1 drivers
v0000029744e37c70_0 .net *"_ivl_245", 0 0, L_0000029744eae1d0;  1 drivers
v0000029744e36b90_0 .net *"_ivl_246", 19 0, L_0000029744eae310;  1 drivers
v0000029744e367d0_0 .net *"_ivl_249", 0 0, L_0000029744eaea90;  1 drivers
v0000029744e36ff0_0 .net *"_ivl_251", 5 0, L_0000029744eae590;  1 drivers
v0000029744e36a50_0 .net *"_ivl_253", 3 0, L_0000029744eae630;  1 drivers
L_0000029744e54c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e37270_0 .net/2u *"_ivl_254", 0 0, L_0000029744e54c10;  1 drivers
v0000029744e36d70_0 .net *"_ivl_259", 0 0, L_0000029744eae6d0;  1 drivers
v0000029744e373b0_0 .net *"_ivl_26", 31 0, L_0000029744e50a00;  1 drivers
v0000029744e36730_0 .net *"_ivl_260", 11 0, L_0000029744eae770;  1 drivers
v0000029744e37950_0 .net *"_ivl_263", 7 0, L_0000029744eacbf0;  1 drivers
v0000029744e36e10_0 .net *"_ivl_265", 0 0, L_0000029744eacc90;  1 drivers
v0000029744e37a90_0 .net *"_ivl_267", 9 0, L_0000029744eb61f0;  1 drivers
L_0000029744e54c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e37ef0_0 .net/2u *"_ivl_268", 0 0, L_0000029744e54c58;  1 drivers
L_0000029744e54550 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e37090_0 .net *"_ivl_29", 30 0, L_0000029744e54550;  1 drivers
L_0000029744e543a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e37b30_0 .net *"_ivl_3", 28 0, L_0000029744e543a0;  1 drivers
v0000029744e36410_0 .net *"_ivl_39", 0 0, L_0000029744d54ae0;  1 drivers
L_0000029744e543e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e36870_0 .net/2u *"_ivl_4", 31 0, L_0000029744e543e8;  1 drivers
v0000029744e36c30_0 .net *"_ivl_40", 31 0, L_0000029744e50f00;  1 drivers
v0000029744e36f50_0 .net *"_ivl_42", 31 0, L_0000029744e51900;  1 drivers
v0000029744e371d0_0 .net *"_ivl_47", 0 0, L_0000029744d548b0;  1 drivers
v0000029744e365f0_0 .net *"_ivl_49", 0 0, L_0000029744d54b50;  1 drivers
v0000029744e374f0_0 .net *"_ivl_51", 0 0, L_0000029744d54bc0;  1 drivers
v0000029744e37db0_0 .net *"_ivl_52", 31 0, L_0000029744e51e00;  1 drivers
L_0000029744e54598 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e36370_0 .net *"_ivl_55", 28 0, L_0000029744e54598;  1 drivers
L_0000029744e545e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029744e36af0_0 .net/2u *"_ivl_56", 31 0, L_0000029744e545e0;  1 drivers
v0000029744e36cd0_0 .net *"_ivl_58", 0 0, L_0000029744e50c80;  1 drivers
v0000029744e364b0_0 .net *"_ivl_6", 0 0, L_0000029744e51cc0;  1 drivers
v0000029744e37d10_0 .net *"_ivl_63", 0 0, L_0000029744d54c30;  1 drivers
v0000029744e36690_0 .net *"_ivl_65", 0 0, L_0000029744d55cd0;  1 drivers
v0000029744e36eb0_0 .net *"_ivl_67", 30 0, L_0000029744e50fa0;  1 drivers
L_0000029744e54628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e37590_0 .net/2u *"_ivl_68", 0 0, L_0000029744e54628;  1 drivers
v0000029744e37130_0 .net *"_ivl_70", 31 0, L_0000029744eaee50;  1 drivers
v0000029744e37310_0 .net *"_ivl_72", 31 0, L_0000029744eaf210;  1 drivers
v0000029744e37450_0 .net *"_ivl_76", 31 0, L_0000029744eaeef0;  1 drivers
v0000029744e37770_0 .net *"_ivl_78", 31 0, L_0000029744eaf710;  1 drivers
v0000029744e37810_0 .net *"_ivl_8", 31 0, L_0000029744e51680;  1 drivers
L_0000029744e54670 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000029744e378b0_0 .net/2u *"_ivl_82", 31 0, L_0000029744e54670;  1 drivers
v0000029744e37f90_0 .net *"_ivl_89", 0 0, L_0000029744eb0110;  1 drivers
v0000029744e38030_0 .net *"_ivl_91", 15 0, L_0000029744eafd50;  1 drivers
v0000029744e36230_0 .net *"_ivl_93", 15 0, L_0000029744eaf030;  1 drivers
v0000029744e362d0_0 .net *"_ivl_97", 0 0, L_0000029744eaffd0;  1 drivers
v0000029744e36550_0 .net *"_ivl_99", 7 0, L_0000029744eaef90;  1 drivers
v0000029744e38a60_0 .net "addition", 31 0, L_0000029744d55fe0;  1 drivers
v0000029744e3a040_0 .net "address", 31 0, L_0000029744e50dc0;  alias, 1 drivers
v0000029744e38560_0 .net "addressLoadStore", 31 0, L_0000029744eaf2b0;  1 drivers
v0000029744e39b40_0 .net "branchImmediate", 31 0, L_0000029744eaeb30;  1 drivers
v0000029744e39780_0 .net "branch_I", 0 0, L_0000029744eade10;  1 drivers
v0000029744e391e0_0 .net "byteAccess", 0 0, L_0000029744eb01b0;  1 drivers
v0000029744e395a0_0 .net "byteLoad", 7 0, L_0000029744eafe90;  1 drivers
v0000029744e39fa0_0 .net "data", 31 0, v0000029744e517c0_0;  alias, 1 drivers
v0000029744e381a0_0 .net "fence_I", 0 0, L_0000029744eae8b0;  1 drivers
v0000029744e39820_0 .net "funct3", 2 0, L_0000029744ead730;  1 drivers
v0000029744e39280_0 .net "funct7", 6 0, L_0000029744ead870;  1 drivers
v0000029744e38c40_0 .net "halfwordAccess", 0 0, L_0000029744eaf0d0;  1 drivers
v0000029744e39320_0 .net "halfwordLoad", 15 0, L_0000029744eaf350;  1 drivers
v0000029744e39c80_0 .net "immediateImmediate", 31 0, L_0000029744eadcd0;  1 drivers
v0000029744e396e0_0 .var "instruction", 31 0;
v0000029744e393c0_0 .net "jumpImmediate", 31 0, L_0000029744eb6a10;  1 drivers
v0000029744e38240_0 .net "loadData", 0 0, L_0000029744eb0250;  1 drivers
v0000029744e39f00_0 .net "loadSign", 0 0, L_0000029744d55d40;  1 drivers
v0000029744e38380_0 .net "load_I", 0 0, L_0000029744eac790;  1 drivers
v0000029744e39460_0 .net "nextPC", 31 0, L_0000029744eaec70;  1 drivers
v0000029744e382e0_0 .net "rd", 4 0, L_0000029744eae3b0;  1 drivers
v0000029744e38420_0 .net "read", 0 0, L_0000029744d54a70;  alias, 1 drivers
v0000029744e39500_0 .net "rs1", 4 0, L_0000029744eac5b0;  1 drivers
v0000029744e39dc0_0 .net "rs1Value", 31 0, v0000029744dcef50_0;  1 drivers
v0000029744e389c0_0 .net "rs2", 4 0, L_0000029744eada50;  1 drivers
v0000029744e38740_0 .net "rs2Value", 31 0, v0000029744dcd470_0;  1 drivers
v0000029744e384c0_0 .var "state", 2 0;
v0000029744e398c0_0 .net "storeImmediate", 31 0, L_0000029744eae130;  1 drivers
v0000029744e39140_0 .net "store_I", 0 0, L_0000029744ead410;  1 drivers
v0000029744e39640_0 .net "system_I", 0 0, L_0000029744ead4b0;  1 drivers
v0000029744e38b00_0 .net "takeBranch", 0 0, v0000029744e2a2a0_0;  1 drivers
v0000029744e39e60_0 .net "upperImmediate", 31 0, L_0000029744eadd70;  1 drivers
v0000029744e39be0_0 .net "value1Register", 31 0, L_0000029744d55800;  1 drivers
v0000029744e39960_0 .net "value2Register", 31 0, L_0000029744e50aa0;  1 drivers
RS_0000029744dda3a8 .resolv tri, L_0000029744e519a0, v0000029744e2a7a0_0;
v0000029744e386a0_0 .net8 "writeData", 31 0, RS_0000029744dda3a8;  2 drivers
o0000029744ddc718 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000029744e39d20_0 .net "writeDataALU", 31 0, o0000029744ddc718;  0 drivers
v0000029744e39a00_0 .net "writeEnable", 0 0, L_0000029744d559c0;  1 drivers
L_0000029744e512c0 .concat [ 3 29 0 0], v0000029744e384c0_0, L_0000029744e543a0;
L_0000029744e51cc0 .cmp/eq 32, L_0000029744e512c0, L_0000029744e543e8;
L_0000029744e51680 .concat [ 3 29 0 0], v0000029744e384c0_0, L_0000029744e54430;
L_0000029744e50960 .cmp/eq 32, L_0000029744e51680, L_0000029744e54478;
L_0000029744e51d60 .concat [ 3 29 0 0], v0000029744e384c0_0, L_0000029744e544c0;
L_0000029744e51400 .cmp/eq 32, L_0000029744e51d60, L_0000029744e54508;
L_0000029744e50a00 .concat [ 1 31 0 0], L_0000029744eb0250, L_0000029744e54550;
L_0000029744e50dc0 .functor MUXZ 32, L_0000029744e50a00, v0000029744e2c8f0_0, L_0000029744e51400, C4<>;
L_0000029744e50aa0 .functor MUXZ 32, v0000029744dcd470_0, L_0000029744eadcd0, L_0000029744eacd30, C4<>;
L_0000029744e514a0 .part v0000029744e2ade0_0, 0, 1;
L_0000029744e50f00 .functor MUXZ 32, o0000029744ddc718, L_0000029744eb0070, L_0000029744eacdd0, C4<>;
L_0000029744e51900 .functor MUXZ 32, L_0000029744e50f00, L_0000029744eadd70, L_0000029744eadaf0, C4<>;
L_0000029744e519a0 .functor MUXZ 32, L_0000029744e51900, L_0000029744eaf7b0, L_0000029744d54ae0, C4<>;
L_0000029744e51e00 .concat [ 3 29 0 0], v0000029744e384c0_0, L_0000029744e54598;
L_0000029744e50c80 .cmp/eq 32, L_0000029744e51e00, L_0000029744e545e0;
L_0000029744e50fa0 .part L_0000029744d55fe0, 1, 31;
L_0000029744eaee50 .concat [ 1 31 0 0], L_0000029744e54628, L_0000029744e50fa0;
L_0000029744eaf210 .functor MUXZ 32, L_0000029744eaf7b0, L_0000029744eaee50, L_0000029744ead0f0, C4<>;
L_0000029744eaec70 .functor MUXZ 32, L_0000029744eaf210, L_0000029744eb0070, L_0000029744d55cd0, C4<>;
L_0000029744eaeef0 .functor MUXZ 32, L_0000029744eaeb30, L_0000029744eadd70, L_0000029744eacdd0, C4<>;
L_0000029744eaf710 .functor MUXZ 32, L_0000029744eaeef0, L_0000029744eb6a10, L_0000029744eae450, C4<>;
L_0000029744eb0070 .arith/sum 32, v0000029744e2c8f0_0, L_0000029744eaf710;
L_0000029744eaf7b0 .arith/sum 32, v0000029744e2c8f0_0, L_0000029744e54670;
L_0000029744eaf2b0 .arith/sum 32, L_0000029744d55800, L_0000029744eadcd0;
L_0000029744eb0110 .part L_0000029744eaf2b0, 1, 1;
L_0000029744eafd50 .part L_0000029744e50dc0, 16, 16;
L_0000029744eaf030 .part L_0000029744e50dc0, 0, 16;
L_0000029744eaf350 .functor MUXZ 16, L_0000029744eaf030, L_0000029744eafd50, L_0000029744eb0110, C4<>;
L_0000029744eaffd0 .part L_0000029744eaf2b0, 0, 1;
L_0000029744eaef90 .part L_0000029744eaf350, 8, 8;
L_0000029744eaf170 .part L_0000029744eaf350, 0, 8;
L_0000029744eafe90 .functor MUXZ 8, L_0000029744eaf170, L_0000029744eaef90, L_0000029744eaffd0, C4<>;
L_0000029744eafad0 .part L_0000029744ead730, 0, 2;
L_0000029744eb01b0 .cmp/eq 2, L_0000029744eafad0, L_0000029744e546b8;
L_0000029744eaedb0 .part L_0000029744ead730, 0, 2;
L_0000029744eaf0d0 .cmp/eq 2, L_0000029744eaedb0, L_0000029744e54700;
LS_0000029744eaf3f0_0_0 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_0_4 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_0_8 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_0_12 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_0_16 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_0_20 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf3f0_1_0 .concat [ 4 4 4 4], LS_0000029744eaf3f0_0_0, LS_0000029744eaf3f0_0_4, LS_0000029744eaf3f0_0_8, LS_0000029744eaf3f0_0_12;
LS_0000029744eaf3f0_1_4 .concat [ 4 4 0 0], LS_0000029744eaf3f0_0_16, LS_0000029744eaf3f0_0_20;
L_0000029744eaf3f0 .concat [ 16 8 0 0], LS_0000029744eaf3f0_1_0, LS_0000029744eaf3f0_1_4;
L_0000029744eaf490 .concat [ 8 24 0 0], L_0000029744eafe90, L_0000029744eaf3f0;
LS_0000029744eaf850_0_0 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf850_0_4 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf850_0_8 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
LS_0000029744eaf850_0_12 .concat [ 1 1 1 1], L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40, L_0000029744d55d40;
L_0000029744eaf850 .concat [ 4 4 4 4], LS_0000029744eaf850_0_0, LS_0000029744eaf850_0_4, LS_0000029744eaf850_0_8, LS_0000029744eaf850_0_12;
L_0000029744eaf530 .concat [ 16 16 0 0], L_0000029744eaf350, L_0000029744eaf850;
L_0000029744eaf8f0 .functor MUXZ 32, L_0000029744e50dc0, L_0000029744eaf530, L_0000029744eaf0d0, C4<>;
L_0000029744eaf5d0 .functor MUXZ 32, L_0000029744eaf8f0, L_0000029744eaf490, L_0000029744eb01b0, C4<>;
L_0000029744eb0250 .part L_0000029744eaf5d0, 0, 1;
L_0000029744eaf670 .part L_0000029744ead730, 2, 1;
L_0000029744eaf990 .reduce/nor L_0000029744eaf670;
L_0000029744eafa30 .part L_0000029744eafe90, 7, 1;
L_0000029744eafb70 .part L_0000029744eaf350, 15, 1;
L_0000029744eafdf0 .functor MUXZ 1, L_0000029744eafb70, L_0000029744eafa30, L_0000029744eb01b0, C4<>;
L_0000029744eae810 .part v0000029744e396e0_0, 0, 7;
L_0000029744eadaf0 .cmp/eq 7, L_0000029744eae810, L_0000029744e548b0;
L_0000029744eac510 .part v0000029744e396e0_0, 0, 7;
L_0000029744eacdd0 .cmp/eq 7, L_0000029744eac510, L_0000029744e548f8;
L_0000029744eac3d0 .part v0000029744e396e0_0, 0, 7;
L_0000029744eae450 .cmp/eq 7, L_0000029744eac3d0, L_0000029744e54940;
L_0000029744eae950 .part v0000029744e396e0_0, 0, 7;
L_0000029744ead0f0 .cmp/eq 7, L_0000029744eae950, L_0000029744e54988;
L_0000029744eac6f0 .part v0000029744e396e0_0, 0, 7;
L_0000029744eacd30 .cmp/eq 7, L_0000029744eac6f0, L_0000029744e549d0;
L_0000029744eac970 .part v0000029744e396e0_0, 0, 7;
L_0000029744eae4f0 .cmp/eq 7, L_0000029744eac970, L_0000029744e54a18;
L_0000029744eadff0 .part v0000029744e396e0_0, 0, 7;
L_0000029744eade10 .cmp/eq 7, L_0000029744eadff0, L_0000029744e54a60;
L_0000029744eae9f0 .part v0000029744e396e0_0, 0, 7;
L_0000029744eac790 .cmp/eq 7, L_0000029744eae9f0, L_0000029744e54aa8;
L_0000029744ead7d0 .part v0000029744e396e0_0, 0, 7;
L_0000029744ead410 .cmp/eq 7, L_0000029744ead7d0, L_0000029744e54af0;
L_0000029744eac830 .part v0000029744e396e0_0, 0, 7;
L_0000029744eae8b0 .cmp/eq 7, L_0000029744eac830, L_0000029744e54b38;
L_0000029744ead9b0 .part v0000029744e396e0_0, 0, 7;
L_0000029744ead4b0 .cmp/eq 7, L_0000029744ead9b0, L_0000029744e54b80;
L_0000029744eac5b0 .part v0000029744e396e0_0, 15, 5;
L_0000029744eada50 .part v0000029744e396e0_0, 20, 5;
L_0000029744eae3b0 .part v0000029744e396e0_0, 7, 5;
L_0000029744ead730 .part v0000029744e396e0_0, 12, 3;
L_0000029744ead870 .part v0000029744e396e0_0, 25, 7;
L_0000029744eace70 .part v0000029744e396e0_0, 31, 1;
LS_0000029744eadb90_0_0 .concat [ 1 1 1 1], L_0000029744eace70, L_0000029744eace70, L_0000029744eace70, L_0000029744eace70;
LS_0000029744eadb90_0_4 .concat [ 1 1 1 1], L_0000029744eace70, L_0000029744eace70, L_0000029744eace70, L_0000029744eace70;
LS_0000029744eadb90_0_8 .concat [ 1 1 1 1], L_0000029744eace70, L_0000029744eace70, L_0000029744eace70, L_0000029744eace70;
LS_0000029744eadb90_0_12 .concat [ 1 1 1 1], L_0000029744eace70, L_0000029744eace70, L_0000029744eace70, L_0000029744eace70;
LS_0000029744eadb90_0_16 .concat [ 1 1 1 1], L_0000029744eace70, L_0000029744eace70, L_0000029744eace70, L_0000029744eace70;
LS_0000029744eadb90_1_0 .concat [ 4 4 4 4], LS_0000029744eadb90_0_0, LS_0000029744eadb90_0_4, LS_0000029744eadb90_0_8, LS_0000029744eadb90_0_12;
LS_0000029744eadb90_1_4 .concat [ 4 0 0 0], LS_0000029744eadb90_0_16;
L_0000029744eadb90 .concat [ 16 4 0 0], LS_0000029744eadb90_1_0, LS_0000029744eadb90_1_4;
L_0000029744eadc30 .part v0000029744e396e0_0, 20, 12;
L_0000029744eadcd0 .concat [ 12 20 0 0], L_0000029744eadc30, L_0000029744eadb90;
L_0000029744eae270 .part v0000029744e396e0_0, 12, 20;
L_0000029744eadd70 .concat [ 12 20 0 0], L_0000029744e54bc8, L_0000029744eae270;
L_0000029744eadeb0 .part v0000029744e396e0_0, 31, 1;
LS_0000029744eac650_0_0 .concat [ 1 1 1 1], L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0;
LS_0000029744eac650_0_4 .concat [ 1 1 1 1], L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0;
LS_0000029744eac650_0_8 .concat [ 1 1 1 1], L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0;
LS_0000029744eac650_0_12 .concat [ 1 1 1 1], L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0;
LS_0000029744eac650_0_16 .concat [ 1 1 1 1], L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0, L_0000029744eadeb0;
LS_0000029744eac650_1_0 .concat [ 4 4 4 4], LS_0000029744eac650_0_0, LS_0000029744eac650_0_4, LS_0000029744eac650_0_8, LS_0000029744eac650_0_12;
LS_0000029744eac650_1_4 .concat [ 4 0 0 0], LS_0000029744eac650_0_16;
L_0000029744eac650 .concat [ 16 4 0 0], LS_0000029744eac650_1_0, LS_0000029744eac650_1_4;
L_0000029744eadf50 .part v0000029744e396e0_0, 25, 7;
L_0000029744eae090 .part v0000029744e396e0_0, 7, 5;
L_0000029744eae130 .concat [ 5 7 20 0], L_0000029744eae090, L_0000029744eadf50, L_0000029744eac650;
L_0000029744eae1d0 .part v0000029744e396e0_0, 31, 1;
LS_0000029744eae310_0_0 .concat [ 1 1 1 1], L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0;
LS_0000029744eae310_0_4 .concat [ 1 1 1 1], L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0;
LS_0000029744eae310_0_8 .concat [ 1 1 1 1], L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0;
LS_0000029744eae310_0_12 .concat [ 1 1 1 1], L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0;
LS_0000029744eae310_0_16 .concat [ 1 1 1 1], L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0, L_0000029744eae1d0;
LS_0000029744eae310_1_0 .concat [ 4 4 4 4], LS_0000029744eae310_0_0, LS_0000029744eae310_0_4, LS_0000029744eae310_0_8, LS_0000029744eae310_0_12;
LS_0000029744eae310_1_4 .concat [ 4 0 0 0], LS_0000029744eae310_0_16;
L_0000029744eae310 .concat [ 16 4 0 0], LS_0000029744eae310_1_0, LS_0000029744eae310_1_4;
L_0000029744eaea90 .part v0000029744e396e0_0, 7, 1;
L_0000029744eae590 .part v0000029744e396e0_0, 25, 6;
L_0000029744eae630 .part v0000029744e396e0_0, 8, 4;
LS_0000029744eaeb30_0_0 .concat [ 1 4 6 1], L_0000029744e54c10, L_0000029744eae630, L_0000029744eae590, L_0000029744eaea90;
LS_0000029744eaeb30_0_4 .concat [ 20 0 0 0], L_0000029744eae310;
L_0000029744eaeb30 .concat [ 12 20 0 0], LS_0000029744eaeb30_0_0, LS_0000029744eaeb30_0_4;
L_0000029744eae6d0 .part v0000029744e396e0_0, 31, 1;
LS_0000029744eae770_0_0 .concat [ 1 1 1 1], L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0;
LS_0000029744eae770_0_4 .concat [ 1 1 1 1], L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0;
LS_0000029744eae770_0_8 .concat [ 1 1 1 1], L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0, L_0000029744eae6d0;
L_0000029744eae770 .concat [ 4 4 4 0], LS_0000029744eae770_0_0, LS_0000029744eae770_0_4, LS_0000029744eae770_0_8;
L_0000029744eacbf0 .part v0000029744e396e0_0, 12, 8;
L_0000029744eacc90 .part v0000029744e396e0_0, 20, 1;
L_0000029744eb61f0 .part v0000029744e396e0_0, 21, 10;
LS_0000029744eb6a10_0_0 .concat [ 1 10 1 8], L_0000029744e54c58, L_0000029744eb61f0, L_0000029744eacc90, L_0000029744eacbf0;
LS_0000029744eb6a10_0_4 .concat [ 12 0 0 0], L_0000029744eae770;
L_0000029744eb6a10 .concat [ 20 12 0 0], LS_0000029744eb6a10_0_0, LS_0000029744eb6a10_0_4;
S_0000029744d53ad0 .scope module, "bank" "registerBanks" 3 122, 3 320 0, S_0000029744d53940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "registerType";
    .port_info 5 /INPUT 1 "writeEnable";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "rs1Data";
    .port_info 8 /OUTPUT 32 "rs2Data";
v0000029744dcea50_0 .net "CLK", 0 0, L_0000029744e50820;  alias, 1 drivers
v0000029744dcdfb0_0 .var/i "i", 31 0;
v0000029744dce190 .array "integerRegisters", 31 0, 31 0;
v0000029744dcd8d0_0 .net "rd", 4 0, L_0000029744eae3b0;  alias, 1 drivers
L_0000029744e54748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744dce410_0 .net "registerType", 0 0, L_0000029744e54748;  1 drivers
v0000029744dce4b0_0 .net "rs1", 4 0, L_0000029744eac5b0;  alias, 1 drivers
v0000029744dceaf0_0 .net "rs1Data", 31 0, v0000029744dcef50_0;  alias, 1 drivers
v0000029744dcef50_0 .var "rs1Out", 31 0;
v0000029744dcda10_0 .net "rs2", 4 0, L_0000029744eada50;  alias, 1 drivers
v0000029744dcf090_0 .net "rs2Data", 31 0, v0000029744dcd470_0;  alias, 1 drivers
v0000029744dcd470_0 .var "rs2Out", 31 0;
v0000029744dcd510_0 .net8 "writeData", 31 0, RS_0000029744dda3a8;  alias, 2 drivers
v0000029744dcd5b0_0 .net "writeEnable", 0 0, L_0000029744d559c0;  alias, 1 drivers
E_0000029744db6be0 .event posedge, v0000029744dce370_0;
S_0000029744cd8dd0 .scope module, "compute" "ALU" 3 134, 3 198 0, S_0000029744d53940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALU";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 32 "value1";
    .port_info 4 /INPUT 32 "value2";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "ALUresult";
    .port_info 8 /OUTPUT 1 "takeBranch";
    .port_info 9 /OUTPUT 32 "addition";
L_0000029744d54450 .functor XOR 1, L_0000029744eaca10, L_0000029744eacab0, C4<0>, C4<0>;
L_0000029744d55f00 .functor AND 1, L_0000029744ead190, L_0000029744eacfb0, C4<1>, C4<1>;
L_0000029744d55fe0 .functor BUFZ 32, L_0000029744eacb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029744e2a340_0 .net "ALU", 0 0, L_0000029744eae4f0;  alias, 1 drivers
v0000029744e2ae80_0 .net8 "ALUresult", 31 0, RS_0000029744dda3a8;  alias, 2 drivers
L_0000029744e54790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e2a980_0 .net/2u *"_ivl_0", 0 0, L_0000029744e54790;  1 drivers
v0000029744e2afc0_0 .net *"_ivl_11", 31 0, L_0000029744eafcb0;  1 drivers
L_0000029744e54820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029744e2a660_0 .net/2u *"_ivl_12", 31 0, L_0000029744e54820;  1 drivers
v0000029744e2bb00_0 .net *"_ivl_19", 0 0, L_0000029744eaca10;  1 drivers
v0000029744e2bec0_0 .net *"_ivl_2", 32 0, L_0000029744eaebd0;  1 drivers
v0000029744e2bce0_0 .net *"_ivl_21", 0 0, L_0000029744eacab0;  1 drivers
v0000029744e2b740_0 .net *"_ivl_22", 0 0, L_0000029744d54450;  1 drivers
v0000029744e2bba0_0 .net *"_ivl_25", 0 0, L_0000029744ead5f0;  1 drivers
v0000029744e2aa20_0 .net *"_ivl_27", 0 0, L_0000029744eacf10;  1 drivers
L_0000029744e54868 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000029744e2a480_0 .net/2u *"_ivl_32", 2 0, L_0000029744e54868;  1 drivers
v0000029744e2b060_0 .net *"_ivl_34", 0 0, L_0000029744ead370;  1 drivers
v0000029744e2a200_0 .net *"_ivl_37", 31 0, L_0000029744ead910;  1 drivers
L_0000029744e547d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029744e2b560_0 .net/2u *"_ivl_4", 0 0, L_0000029744e547d8;  1 drivers
v0000029744e2bf60_0 .net *"_ivl_41", 0 0, L_0000029744ead190;  1 drivers
v0000029744e2a160_0 .net *"_ivl_43", 0 0, L_0000029744eacfb0;  1 drivers
v0000029744e2aac0_0 .net *"_ivl_44", 0 0, L_0000029744d55f00;  1 drivers
v0000029744e2be20_0 .net *"_ivl_46", 32 0, L_0000029744eac8d0;  1 drivers
v0000029744e2b240_0 .net *"_ivl_51", 31 0, L_0000029744ead050;  1 drivers
v0000029744e2bd80_0 .net *"_ivl_6", 32 0, L_0000029744eafc10;  1 drivers
v0000029744e2b7e0_0 .net "add", 31 0, L_0000029744eacb50;  1 drivers
v0000029744e2b2e0_0 .net "addition", 31 0, L_0000029744d55fe0;  alias, 1 drivers
v0000029744e2a2a0_0 .var "branch", 0 0;
v0000029744e2c000_0 .net "equal", 0 0, L_0000029744eaff30;  1 drivers
v0000029744e2a520_0 .net "funct3", 2 0, L_0000029744ead730;  alias, 1 drivers
v0000029744e2a3e0_0 .net "funct7", 6 0, L_0000029744ead870;  alias, 1 drivers
v0000029744e2b100_0 .net "left_shift", 31 0, L_0000029744ead230;  1 drivers
v0000029744e2a700_0 .net "lessThan", 0 0, L_0000029744ead2d0;  1 drivers
v0000029744e2b600_0 .net "lessThanUnsigned", 0 0, L_0000029744ead550;  1 drivers
v0000029744e2a7a0_0 .var "result", 31 0;
v0000029744e2b9c0_0 .net "rs1", 4 0, L_0000029744eac5b0;  alias, 1 drivers
v0000029744e2b380_0 .net "rs2", 4 0, L_0000029744eada50;  alias, 1 drivers
v0000029744e2b920_0 .net "shift_in", 31 0, L_0000029744ead690;  1 drivers
v0000029744e2a840_0 .net "shifter", 32 0, L_0000029744eac470;  1 drivers
v0000029744e2a8e0_0 .net "subtration", 32 0, L_0000029744eaed10;  1 drivers
v0000029744e2bc40_0 .net "takeBranch", 0 0, v0000029744e2a2a0_0;  alias, 1 drivers
v0000029744e2ac00_0 .net "value1", 31 0, L_0000029744d55800;  alias, 1 drivers
v0000029744e2b6a0_0 .net "value2", 31 0, L_0000029744e50aa0;  alias, 1 drivers
E_0000029744db5da0 .event anyedge, v0000029744e2a520_0, v0000029744e2c000_0, v0000029744e2a700_0, v0000029744e2b600_0;
E_0000029744db6560/0 .event anyedge, v0000029744e2a520_0, v0000029744e2a340_0, v0000029744e2a3e0_0, v0000029744e2a8e0_0;
E_0000029744db6560/1 .event anyedge, v0000029744e2b7e0_0, v0000029744e2b100_0, v0000029744e2a700_0, v0000029744e2b600_0;
E_0000029744db6560/2 .event anyedge, v0000029744e2ac00_0, v0000029744e2b6a0_0, v0000029744e2a840_0;
E_0000029744db6560 .event/or E_0000029744db6560/0, E_0000029744db6560/1, E_0000029744db6560/2;
L_0000029744eaebd0 .concat [ 32 1 0 0], L_0000029744d55800, L_0000029744e54790;
L_0000029744eafc10 .concat [ 32 1 0 0], L_0000029744e50aa0, L_0000029744e547d8;
L_0000029744eaed10 .arith/sub 33, L_0000029744eaebd0, L_0000029744eafc10;
L_0000029744eafcb0 .part L_0000029744eaed10, 0, 32;
L_0000029744eaff30 .cmp/eq 32, L_0000029744eafcb0, L_0000029744e54820;
L_0000029744ead550 .part L_0000029744eaed10, 32, 1;
L_0000029744eaca10 .part L_0000029744d55800, 31, 1;
L_0000029744eacab0 .part L_0000029744e50aa0, 31, 1;
L_0000029744ead5f0 .part L_0000029744d55800, 31, 1;
L_0000029744eacf10 .part L_0000029744eaed10, 32, 1;
L_0000029744ead2d0 .functor MUXZ 1, L_0000029744eacf10, L_0000029744ead5f0, L_0000029744d54450, C4<>;
L_0000029744eacb50 .arith/sum 32, L_0000029744d55800, L_0000029744e50aa0;
L_0000029744ead370 .cmp/eq 3, L_0000029744ead730, L_0000029744e54868;
L_0000029744ead910 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_0000029744d55800 (v0000029744e2a5c0_0) S_0000029744cd8f60;
L_0000029744ead690 .functor MUXZ 32, L_0000029744d55800, L_0000029744ead910, L_0000029744ead370, C4<>;
L_0000029744ead190 .part L_0000029744ead870, 5, 1;
L_0000029744eacfb0 .part L_0000029744d55800, 31, 1;
L_0000029744eac8d0 .concat [ 32 1 0 0], L_0000029744ead690, L_0000029744d55f00;
L_0000029744eac470 .shift/rs 33, L_0000029744eac8d0, L_0000029744eada50;
L_0000029744ead050 .part L_0000029744eac470, 0, 32;
L_0000029744ead230 .ufunc/vec4 TD_bench.test.CPU.compute.flip, 32, L_0000029744ead050 (v0000029744e2a5c0_0) S_0000029744cd8f60;
S_0000029744cd8f60 .scope function.vec4.s32, "flip" "flip" 3 211, 3 211 0, S_0000029744cd8dd0;
 .timescale 0 0;
; Variable flip is vec4 return value of scope S_0000029744cd8f60
v0000029744e2a5c0_0 .var "in", 31 0;
TD_bench.test.CPU.compute.flip ;
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e2a5c0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip (store_vec4_to_lval)
    %end;
S_0000029744c5e610 .scope module, "rom" "program_memory" 3 7, 3 256 0, S_0000029744dd79f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /OUTPUT 32 "data";
P_0000029744e3a970 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0000029744e3a9a8 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0000029744e3a9e0 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0000029744e3aa18 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0000029744e3aa50 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0000029744e3aa88 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0000029744e3aac0 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0000029744e3aaf8 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0000029744e3ab30 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0000029744e3ab68 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0000029744e3aba0 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0000029744e3abd8 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0000029744e3ac10 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0000029744e3ac48 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0000029744e3ac80 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0000029744e3acb8 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0000029744e3acf0 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0000029744e3ad28 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0000029744e3ad60 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0000029744e3ad98 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0000029744e3add0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0000029744e3ae08 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0000029744e3ae40 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0000029744e3ae78 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0000029744e3aeb0 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0000029744e3aee8 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0000029744e3af20 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0000029744e3af58 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0000029744e3af90 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0000029744e3afc8 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0000029744e3b000 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0000029744e3b038 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0000029744e3b070 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0000029744e3b0a8 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0000029744e3b0e0 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0000029744e3b118 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0000029744e3b150 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0000029744e3b188 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0000029744e3b1c0 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0000029744e3b1f8 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0000029744e3b230 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0000029744e3b268 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0000029744e3b2a0 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0000029744e3b2d8 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0000029744e3b310 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0000029744e3b348 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0000029744e3b380 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0000029744e3b3b8 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0000029744e3b3f0 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0000029744e3b428 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0000029744e3b460 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0000029744e3b498 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0000029744e3b4d0 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0000029744e3b508 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0000029744e3b540 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0000029744e3b578 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0000029744e3b5b0 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0000029744e3b5e8 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0000029744e3b620 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0000029744e3b658 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0000029744e3b690 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0000029744e3b6c8 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0000029744e3b700 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0000029744e3b738 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0000029744e3b770 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0000029744e3b7a8 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
v0000029744e51180_0 .var/i "ASMerror", 31 0;
v0000029744e50b40_0 .net "CLK", 0 0, L_0000029744e50820;  alias, 1 drivers
v0000029744e51c20_0 .var/i "L0_", 31 0;
v0000029744e51540 .array "MEM", 255 0, 31 0;
v0000029744e50d20_0 .net "address", 31 0, L_0000029744e50dc0;  alias, 1 drivers
v0000029744e517c0_0 .var "data", 31 0;
v0000029744e50be0_0 .var/i "memPC", 31 0;
v0000029744e50780_0 .net "read", 0 0, L_0000029744d54a70;  alias, 1 drivers
S_0000029744d562e0 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e387e0_0 .var "rd", 4 0;
v0000029744e38600_0 .var "rs1", 4 0;
v0000029744e38ba0_0 .var "rs2", 4 0;
TD_bench.test.rom.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e387e0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e38600_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e38ba0_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744d56470 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e38880_0 .var "imm", 31 0;
v0000029744e39aa0_0 .var "rd", 4 0;
v0000029744e38920_0 .var "rs1", 4 0;
TD_bench.test.rom.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e39aa0_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e38920_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e38880_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744cca640 .scope task, "AND" "AND" 4 146, 4 146 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e38ce0_0 .var "rd", 4 0;
v0000029744e38d80_0 .var "rs1", 4 0;
v0000029744e38e20_0 .var "rs2", 4 0;
TD_bench.test.rom.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e38ce0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e38d80_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e38e20_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744cca7d0 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e38ec0_0 .var "imm", 31 0;
v0000029744e38f60_0 .var "rd", 4 0;
v0000029744e39000_0 .var "rs1", 4 0;
TD_bench.test.rom.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e38f60_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e39000_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e38ec0_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744c72510 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e390a0_0 .var "imm", 31 0;
v0000029744e3bb60_0 .var "rd", 4 0;
TD_bench.test.rom.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0000029744e50280_0, 0, 7;
    %load/vec4 v0000029744e3bb60_0;
    %store/vec4 v0000029744e4df80_0, 0, 5;
    %load/vec4 v0000029744e390a0_0;
    %store/vec4 v0000029744e506e0_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_0000029744e53ba0;
    %join;
    %end;
S_0000029744c726a0 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3c6a0_0 .var "imm", 31 0;
v0000029744e3bfc0_0 .var "rs1", 4 0;
v0000029744e3c380_0 .var "rs2", 4 0;
TD_bench.test.rom.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3bfc0_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3c380_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3c6a0_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3d800 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3b840_0 .var "imm", 31 0;
v0000029744e3c9c0_0 .var "rs1", 4 0;
TD_bench.test.rom.BEQZ ;
    %load/vec4 v0000029744e3c9c0_0;
    %store/vec4 v0000029744e3bfc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e3c380_0, 0, 5;
    %load/vec4 v0000029744e3b840_0;
    %store/vec4 v0000029744e3c6a0_0, 0, 32;
    %fork TD_bench.test.rom.BEQ, S_0000029744c726a0;
    %join;
    %end;
S_0000029744e3d990 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3b980_0 .var "imm", 31 0;
v0000029744e3c7e0_0 .var "rs1", 4 0;
v0000029744e3be80_0 .var "rs2", 4 0;
TD_bench.test.rom.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3c7e0_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3be80_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3b980_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3db20 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3c060_0 .var "imm", 31 0;
v0000029744e3c740_0 .var "rs1", 4 0;
v0000029744e3bf20_0 .var "rs2", 4 0;
TD_bench.test.rom.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3c740_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3bf20_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3c060_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3de90 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3c420_0 .var "imm", 31 0;
v0000029744e3c600_0 .var "rs1", 4 0;
v0000029744e3c1a0_0 .var "rs2", 4 0;
TD_bench.test.rom.BGT ;
    %load/vec4 v0000029744e3c1a0_0;
    %store/vec4 v0000029744e3bac0_0, 0, 5;
    %load/vec4 v0000029744e3c600_0;
    %store/vec4 v0000029744e3c100_0, 0, 5;
    %load/vec4 v0000029744e3c420_0;
    %store/vec4 v0000029744e3cba0_0, 0, 32;
    %fork TD_bench.test.rom.BLT, S_0000029744e3e340;
    %join;
    %end;
S_0000029744e3e340 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3cba0_0 .var "imm", 31 0;
v0000029744e3bac0_0 .var "rs1", 4 0;
v0000029744e3c100_0 .var "rs2", 4 0;
TD_bench.test.rom.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3bac0_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3c100_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3cba0_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3e4d0 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3cc40_0 .var "imm", 31 0;
v0000029744e3c4c0_0 .var "rs1", 4 0;
v0000029744e3c560_0 .var "rs2", 4 0;
TD_bench.test.rom.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3c4c0_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3c560_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3cc40_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3e980 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3b8e0_0 .var "imm", 31 0;
v0000029744e3bc00_0 .var "rs1", 4 0;
v0000029744e3c240_0 .var "rs2", 4 0;
TD_bench.test.rom.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000029744e3c880_0, 0, 7;
    %load/vec4 v0000029744e3bc00_0;
    %store/vec4 v0000029744e3d640_0, 0, 5;
    %load/vec4 v0000029744e3c240_0;
    %store/vec4 v0000029744e3c2e0_0, 0, 5;
    %load/vec4 v0000029744e3b8e0_0;
    %store/vec4 v0000029744e3bca0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029744e3ca60_0, 0, 3;
    %fork TD_bench.test.rom.BType, S_0000029744e3e1b0;
    %join;
    %end;
S_0000029744e3e020 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3d140_0 .var "imm", 31 0;
v0000029744e3ba20_0 .var "rs1", 4 0;
TD_bench.test.rom.BNEZ ;
    %load/vec4 v0000029744e3ba20_0;
    %store/vec4 v0000029744e3bc00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e3c240_0, 0, 5;
    %load/vec4 v0000029744e3d140_0;
    %store/vec4 v0000029744e3b8e0_0, 0, 32;
    %fork TD_bench.test.rom.BNE, S_0000029744e3e980;
    %join;
    %end;
S_0000029744e3e1b0 .scope task, "BType" "BType" 4 297, 4 297 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3ca60_0 .var "funct3", 2 0;
v0000029744e3bca0_0 .var "imm", 31 0;
v0000029744e3c880_0 .var "opcode", 6 0;
v0000029744e3d640_0 .var "rs1", 4 0;
v0000029744e3c2e0_0 .var "rs2", 4 0;
TD_bench.test.rom.BType ;
    %load/vec4 v0000029744e3bca0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000029744e3bca0_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3c2e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3d640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3ca60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3bca0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3bca0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e3c880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e3e660 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3c920_0 .var "offset", 31 0;
TD_bench.test.rom.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000029744e3bb60_0, 0, 5;
    %load/vec4 v0000029744e3c920_0;
    %store/vec4 v0000029744e390a0_0, 0, 32;
    %fork TD_bench.test.rom.AUIPC, S_0000029744c72510;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e42690_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000029744e42cd0_0, 0, 5;
    %load/vec4 v0000029744e3c920_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000029744e42550_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000029744e40e50;
    %join;
    %end;
S_0000029744e3e7f0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3bd40_0 .var "csr", 11 0;
v0000029744e3cb00_0 .var "rd", 4 0;
v0000029744e3cce0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRC ;
    %load/vec4 v0000029744e3bd40_0;
    %load/vec4 v0000029744e3cce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0000029744e3cb00_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e3eb10 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3cd80_0 .var "csr", 11 0;
v0000029744e3d500_0 .var "imm", 31 0;
v0000029744e3ce20_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRCI ;
    %load/vec4 v0000029744e3cd80_0;
    %load/vec4 v0000029744e3d500_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0000029744e3ce20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e3dd00 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3cec0_0 .var "csr", 11 0;
v0000029744e3bde0_0 .var "rd", 4 0;
v0000029744e3cf60_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRS ;
    %load/vec4 v0000029744e3cec0_0;
    %load/vec4 v0000029744e3cf60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0000029744e3bde0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e40810 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3d000_0 .var "csr", 11 0;
v0000029744e3d6e0_0 .var "imm", 31 0;
v0000029744e3d0a0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRSI ;
    %load/vec4 v0000029744e3d000_0;
    %load/vec4 v0000029744e3d6e0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0000029744e3d0a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e40fe0 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3d1e0_0 .var "csr", 11 0;
v0000029744e3d280_0 .var "rd", 4 0;
v0000029744e3d3c0_0 .var "rs1", 4 0;
TD_bench.test.rom.CSRRW ;
    %load/vec4 v0000029744e3d1e0_0;
    %load/vec4 v0000029744e3d3c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0000029744e3d280_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e409a0 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e3d320_0 .var "csr", 11 0;
v0000029744e3d460_0 .var "imm", 31 0;
v0000029744e3d5a0_0 .var "rd", 4 0;
TD_bench.test.rom.CSRRWI ;
    %load/vec4 v0000029744e3d320_0;
    %load/vec4 v0000029744e3d460_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0000029744e3d5a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e41490 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e427d0_0 .var "b1", 7 0;
v0000029744e425f0_0 .var "b2", 7 0;
v0000029744e42a50_0 .var "b3", 7 0;
v0000029744e42410_0 .var "b4", 7 0;
TD_bench.test.rom.DATAB ;
    %load/vec4 v0000029744e427d0_0;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000029744e51540, 4, 5;
    %load/vec4 v0000029744e425f0_0;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000029744e51540, 4, 5;
    %load/vec4 v0000029744e42a50_0;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000029744e51540, 4, 5;
    %load/vec4 v0000029744e42410_0;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000029744e51540, 4, 5;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e41170 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e438b0_0 .var "w", 31 0;
TD_bench.test.rom.DATAW ;
    %load/vec4 v0000029744e438b0_0;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e40cc0 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e404f0 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e401d0 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42870_0 .var "pred", 3 0;
v0000029744e43450_0 .var "succ", 3 0;
TD_bench.test.rom.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000029744e42870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e43450_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e40b30 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e41300 .scope task, "IType" "IType" 4 160, 4 160 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42b90_0 .var "funct3", 2 0;
v0000029744e42370_0 .var "imm", 31 0;
v0000029744e429b0_0 .var "opcode", 6 0;
v0000029744e41fb0_0 .var "rd", 4 0;
v0000029744e43310_0 .var "rs1", 4 0;
TD_bench.test.rom.IType ;
    %load/vec4 v0000029744e42370_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0000029744e43310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e42b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e41fb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e429b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e40680 .scope task, "J" "J" 4 742, 4 742 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e41d30_0 .var "imm", 31 0;
TD_bench.test.rom.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e42910_0, 0, 5;
    %load/vec4 v0000029744e41d30_0;
    %store/vec4 v0000029744e43b30_0, 0, 32;
    %fork TD_bench.test.rom.JAL, S_0000029744e40360;
    %join;
    %end;
S_0000029744e40360 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e43b30_0 .var "imm", 31 0;
v0000029744e42910_0 .var "rd", 4 0;
TD_bench.test.rom.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0000029744e42eb0_0, 0, 7;
    %load/vec4 v0000029744e42910_0;
    %store/vec4 v0000029744e43810_0, 0, 5;
    %load/vec4 v0000029744e43b30_0;
    %store/vec4 v0000029744e42e10_0, 0, 32;
    %fork TD_bench.test.rom.JType, S_0000029744e417b0;
    %join;
    %end;
S_0000029744e40e50 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42550_0 .var "imm", 31 0;
v0000029744e42690_0 .var "rd", 4 0;
v0000029744e42cd0_0 .var "rs1", 4 0;
TD_bench.test.rom.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e42690_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e42cd0_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e42550_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e41620 .scope task, "JR" "JR" 4 750, 4 750 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42d70_0 .var "imm", 31 0;
v0000029744e434f0_0 .var "rs1", 4 0;
TD_bench.test.rom.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e42690_0, 0, 5;
    %load/vec4 v0000029744e434f0_0;
    %store/vec4 v0000029744e42cd0_0, 0, 5;
    %load/vec4 v0000029744e42d70_0;
    %store/vec4 v0000029744e42550_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000029744e40e50;
    %join;
    %end;
S_0000029744e417b0 .scope task, "JType" "JType" 4 262, 4 262 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42e10_0 .var "imm", 31 0;
v0000029744e42eb0_0 .var "opcode", 6 0;
v0000029744e43810_0 .var "rd", 4 0;
TD_bench.test.rom.JType ;
    %load/vec4 v0000029744e42e10_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000029744e42e10_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e42e10_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e42e10_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e43810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e42eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e41940 .scope task, "LB" "LB" 4 401, 4 401 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42f50_0 .var "imm", 31 0;
v0000029744e42af0_0 .var "rd", 4 0;
v0000029744e42ff0_0 .var "rs1", 4 0;
TD_bench.test.rom.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e42af0_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e42ff0_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e42f50_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e41ad0 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e422d0_0 .var "imm", 31 0;
v0000029744e42c30_0 .var "rd", 4 0;
v0000029744e42730_0 .var "rs1", 4 0;
TD_bench.test.rom.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e42c30_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e42730_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e422d0_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e3fd20 .scope task, "LH" "LH" 4 410, 4 410 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e43090_0 .var "imm", 31 0;
v0000029744e43630_0 .var "rd", 4 0;
v0000029744e43130_0 .var "rs1", 4 0;
TD_bench.test.rom.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e43630_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e43130_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e43090_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e3feb0 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e431d0_0 .var "imm", 31 0;
v0000029744e41dd0_0 .var "rd", 4 0;
v0000029744e43a90_0 .var "rs1", 4 0;
TD_bench.test.rom.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e41dd0_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e43a90_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e431d0_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e40040 .scope task, "LI" "LI" 4 703, 4 703 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e42050_0 .var "imm", 31 0;
v0000029744e43bd0_0 .var "rd", 4 0;
TD_bench.test.rom.LI ;
    %load/vec4 v0000029744e42050_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0000029744e43bd0_0;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000029744e42050_0;
    %cmpi/s 4294965248, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_39.4, 5;
    %load/vec4 v0000029744e42050_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
T_39.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0000029744e43bd0_0;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %load/vec4 v0000029744e42050_0;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0000029744e43bd0_0;
    %store/vec4 v0000029744e43270_0, 0, 5;
    %load/vec4 v0000029744e42050_0;
    %load/vec4 v0000029744e42050_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000029744e433b0_0, 0, 32;
    %fork TD_bench.test.rom.LUI, S_0000029744e4d860;
    %join;
    %load/vec4 v0000029744e42050_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %load/vec4 v0000029744e43bd0_0;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %load/vec4 v0000029744e43bd0_0;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %load/vec4 v0000029744e42050_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %end;
S_0000029744e4d860 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e433b0_0 .var "imm", 31 0;
v0000029744e43270_0 .var "rd", 4 0;
TD_bench.test.rom.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0000029744e50280_0, 0, 7;
    %load/vec4 v0000029744e43270_0;
    %store/vec4 v0000029744e4df80_0, 0, 5;
    %load/vec4 v0000029744e433b0_0;
    %store/vec4 v0000029744e506e0_0, 0, 32;
    %fork TD_bench.test.rom.UType, S_0000029744e53ba0;
    %join;
    %end;
S_0000029744e4c0f0 .scope task, "LW" "LW" 4 419, 4 419 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e41e70_0 .var "imm", 31 0;
v0000029744e43590_0 .var "rd", 4 0;
v0000029744e41f10_0 .var "rs1", 4 0;
TD_bench.test.rom.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e43590_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e41f10_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e41e70_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e4d090 .scope task, "Label" "Label" 4 606, 4 606 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e420f0_0 .var/i "L", 31 0;
TD_bench.test.rom.Label ;
    %end;
S_0000029744e4c410 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e436d0_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0000029744e4c410
TD_bench.test.rom.LabelRef ;
    %load/vec4 v0000029744e436d0_0;
    %load/vec4 v0000029744e50be0_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0000029744e4c280 .scope task, "MV" "MV" 4 734, 4 734 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e43770_0 .var "rd", 4 0;
v0000029744e43950_0 .var "rs1", 4 0;
TD_bench.test.rom.MV ;
    %load/vec4 v0000029744e43770_0;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %load/vec4 v0000029744e43950_0;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %end;
S_0000029744e4c730 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %end;
S_0000029744e4c5a0 .scope task, "OR" "OR" 4 139, 4 139 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e439f0_0 .var "rd", 4 0;
v0000029744e42190_0 .var "rs1", 4 0;
v0000029744e42230_0 .var "rs2", 4 0;
TD_bench.test.rom.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e439f0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e42190_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e42230_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4cd70 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4f560_0 .var "imm", 31 0;
v0000029744e50140_0 .var "rd", 4 0;
v0000029744e50320_0 .var "rs1", 4 0;
TD_bench.test.rom.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e50140_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e50320_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e4f560_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e4d540 .scope task, "RET" "RET" 4 728, 4 728 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e42690_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e42cd0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e42550_0, 0, 32;
    %fork TD_bench.test.rom.JALR, S_0000029744e40e50;
    %join;
    %end;
S_0000029744e4cf00 .scope task, "RType" "RType" 4 70, 4 70 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4eb60_0 .var "funct3", 2 0;
v0000029744e50500_0 .var "funct7", 6 0;
v0000029744e505a0_0 .var "opcode", 6 0;
v0000029744e4ec00_0 .var "rd", 4 0;
v0000029744e4ef20_0 .var "rs1", 4 0;
v0000029744e4e8e0_0 .var "rs2", 4 0;
TD_bench.test.rom.RType ;
    %load/vec4 v0000029744e50500_0;
    %load/vec4 v0000029744e4e8e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4ef20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4eb60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4ec00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e505a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e4c8c0 .scope task, "SB" "SB" 4 470, 4 470 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4e3e0_0 .var "imm", 31 0;
v0000029744e4fba0_0 .var "rs1", 4 0;
v0000029744e4f920_0 .var "rs2", 4 0;
TD_bench.test.rom.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000029744e4f420_0, 0, 7;
    %load/vec4 v0000029744e4f920_0;
    %store/vec4 v0000029744e4f7e0_0, 0, 5;
    %load/vec4 v0000029744e4fba0_0;
    %store/vec4 v0000029744e501e0_0, 0, 5;
    %load/vec4 v0000029744e4e3e0_0;
    %store/vec4 v0000029744e4f060_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e4fb00_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000029744e53880;
    %join;
    %end;
S_0000029744e4d220 .scope task, "SH" "SH" 4 479, 4 479 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4e020_0 .var "imm", 31 0;
v0000029744e4e980_0 .var "rs1", 4 0;
v0000029744e4eca0_0 .var "rs2", 4 0;
TD_bench.test.rom.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000029744e4f420_0, 0, 7;
    %load/vec4 v0000029744e4eca0_0;
    %store/vec4 v0000029744e4f7e0_0, 0, 5;
    %load/vec4 v0000029744e4e980_0;
    %store/vec4 v0000029744e501e0_0, 0, 5;
    %load/vec4 v0000029744e4e020_0;
    %store/vec4 v0000029744e4f060_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029744e4fb00_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000029744e53880;
    %join;
    %end;
S_0000029744e4ca50 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4e480_0 .var "rd", 4 0;
v0000029744e4e160_0 .var "rs1", 4 0;
v0000029744e4ed40_0 .var "rs2", 4 0;
TD_bench.test.rom.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4e480_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4e160_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4ed40_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4bf60 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4f100_0 .var "imm", 31 0;
v0000029744e4eac0_0 .var "rd", 4 0;
v0000029744e4e340_0 .var "rs1", 4 0;
TD_bench.test.rom.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4eac0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4e340_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4f100_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4cbe0 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4f600_0 .var "rd", 4 0;
v0000029744e4f2e0_0 .var "rs1", 4 0;
v0000029744e4fe20_0 .var "rs2", 4 0;
TD_bench.test.rom.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4f600_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4f2e0_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4fe20_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4d3b0 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4fc40_0 .var "imm", 31 0;
v0000029744e4e0c0_0 .var "rd", 4 0;
v0000029744e4f740_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e4e0c0_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e4f740_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e4fc40_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e4d6d0 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4f9c0_0 .var "imm", 31 0;
v0000029744e50640_0 .var "rd", 4 0;
v0000029744e4f240_0 .var "rs1", 4 0;
TD_bench.test.rom.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e50640_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e4f240_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e4f9c0_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e4d9f0 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e500a0_0 .var "rd", 4 0;
v0000029744e4e840_0 .var "rs1", 4 0;
v0000029744e50460_0 .var "rs2", 4 0;
TD_bench.test.rom.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e500a0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4e840_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e50460_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4db80 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4ff60_0 .var "rd", 4 0;
v0000029744e4f6a0_0 .var "rs1", 4 0;
v0000029744e4e660_0 .var "rs2", 4 0;
TD_bench.test.rom.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4ff60_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4f6a0_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4e660_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e4dd10 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4fa60_0 .var "imm", 31 0;
v0000029744e4f1a0_0 .var "rd", 4 0;
v0000029744e4ea20_0 .var "rs1", 4 0;
TD_bench.test.rom.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4f1a0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4ea20_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4fa60_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e52a70 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4ede0_0 .var "rd", 4 0;
v0000029744e4f380_0 .var "rs1", 4 0;
v0000029744e4e5c0_0 .var "rs2", 4 0;
TD_bench.test.rom.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4ede0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4f380_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4e5c0_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e51f80 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4ee80_0 .var "imm", 31 0;
v0000029744e4efc0_0 .var "rd", 4 0;
v0000029744e4f4c0_0 .var "rs1", 4 0;
TD_bench.test.rom.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4efc0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4f4c0_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4ee80_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e53880 .scope task, "SType" "SType" 4 452, 4 452 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4fb00_0 .var "funct3", 2 0;
v0000029744e4f060_0 .var "imm", 31 0;
v0000029744e4f420_0 .var "opcode", 6 0;
v0000029744e4f7e0_0 .var "rs1", 4 0;
v0000029744e501e0_0 .var "rs2", 4 0;
TD_bench.test.rom.SType ;
    %load/vec4 v0000029744e4f060_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0000029744e501e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4f7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4fb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4f060_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e4f420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e52f20 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4f880_0 .var "rd", 4 0;
v0000029744e4fec0_0 .var "rs1", 4 0;
v0000029744e4fce0_0 .var "rs2", 4 0;
TD_bench.test.rom.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e4f880_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4fec0_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4fce0_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e53240 .scope task, "SW" "SW" 4 488, 4 488 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4e200_0 .var "imm", 31 0;
v0000029744e4fd80_0 .var "rs1", 4 0;
v0000029744e50000_0 .var "rs2", 4 0;
TD_bench.test.rom.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000029744e4f420_0, 0, 7;
    %load/vec4 v0000029744e50000_0;
    %store/vec4 v0000029744e4f7e0_0, 0, 5;
    %load/vec4 v0000029744e4fd80_0;
    %store/vec4 v0000029744e501e0_0, 0, 5;
    %load/vec4 v0000029744e4e200_0;
    %store/vec4 v0000029744e4f060_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029744e4fb00_0, 0, 3;
    %fork TD_bench.test.rom.SType, S_0000029744e53880;
    %join;
    %end;
S_0000029744e53ba0 .scope task, "UType" "UType" 4 369, 4 369 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e506e0_0 .var "imm", 31 0;
v0000029744e50280_0 .var "opcode", 6 0;
v0000029744e4df80_0 .var "rd", 4 0;
TD_bench.test.rom.UType ;
    %load/vec4 v0000029744e506e0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0000029744e4df80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029744e50be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0000029744e51540, 4, 0;
    %load/vec4 v0000029744e50be0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
S_0000029744e53560 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e503c0_0 .var "rd", 4 0;
v0000029744e4e2a0_0 .var "rs1", 4 0;
v0000029744e4e520_0 .var "rs2", 4 0;
TD_bench.test.rom.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000029744e505a0_0, 0, 7;
    %load/vec4 v0000029744e503c0_0;
    %store/vec4 v0000029744e4ec00_0, 0, 5;
    %load/vec4 v0000029744e4e2a0_0;
    %store/vec4 v0000029744e4ef20_0, 0, 5;
    %load/vec4 v0000029744e4e520_0;
    %store/vec4 v0000029744e4e8e0_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029744e4eb60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000029744e50500_0, 0, 7;
    %fork TD_bench.test.rom.RType, S_0000029744e4cf00;
    %join;
    %end;
S_0000029744e52d90 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0000029744c5e610;
 .timescale 0 0;
v0000029744e4e700_0 .var "imm", 31 0;
v0000029744e4e7a0_0 .var "rd", 4 0;
v0000029744e51a40_0 .var "rs1", 4 0;
TD_bench.test.rom.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000029744e429b0_0, 0, 7;
    %load/vec4 v0000029744e4e7a0_0;
    %store/vec4 v0000029744e41fb0_0, 0, 5;
    %load/vec4 v0000029744e51a40_0;
    %store/vec4 v0000029744e43310_0, 0, 5;
    %load/vec4 v0000029744e4e700_0;
    %store/vec4 v0000029744e42370_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029744e42b90_0, 0, 3;
    %fork TD_bench.test.rom.IType, S_0000029744e41300;
    %join;
    %end;
S_0000029744e525c0 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0000029744c5e610;
 .timescale 0 0;
TD_bench.test.rom.endASM ;
    %end;
    .scope S_0000029744dd7860;
T_69 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0000029744dcd830_0, 0, 19;
    %end;
    .thread T_69;
    .scope S_0000029744dd7860;
T_70 ;
    %wait E_0000029744db6960;
    %load/vec4 v0000029744dcd830_0;
    %addi 1, 0, 19;
    %assign/vec4 v0000029744dcd830_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0000029744c5e610;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e51180_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000029744e51c20_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0000029744c5e610;
T_72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e50be0_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_0000029744c5e610;
T_73 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e39aa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38920_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029744e38880_0, 0, 32;
    %fork TD_bench.test.rom.ADDI, S_0000029744d56470;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e387e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e38600_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029744e38ba0_0, 0, 5;
    %fork TD_bench.test.rom.ADD, S_0000029744d562e0;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4efc0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4f4c0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000029744e4ee80_0, 0, 32;
    %fork TD_bench.test.rom.SRLI, S_0000029744e51f80;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4eac0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4e340_0, 0, 5;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000029744e4f100_0, 0, 32;
    %fork TD_bench.test.rom.SLLI, S_0000029744e4bf60;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4f1a0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4ea20_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000029744e4fa60_0, 0, 32;
    %fork TD_bench.test.rom.SRAI, S_0000029744e4dd10;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e4efc0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029744e4f4c0_0, 0, 5;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000029744e4ee80_0, 0, 32;
    %fork TD_bench.test.rom.SRLI, S_0000029744e51f80;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029744e4f880_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e4fec0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029744e4fce0_0, 0, 5;
    %fork TD_bench.test.rom.SUB, S_0000029744e52f20;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029744e503c0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029744e4e2a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029744e4e520_0, 0, 5;
    %fork TD_bench.test.rom.XOR, S_0000029744e53560;
    %join;
    %fork TD_bench.test.rom.EBREAK, S_0000029744e40cc0;
    %join;
    %end;
    .thread T_73;
    .scope S_0000029744c5e610;
T_74 ;
    %wait E_0000029744db6be0;
    %load/vec4 v0000029744e50780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0000029744e50d20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000029744e51540, 4;
    %assign/vec4 v0000029744e517c0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000029744d53ad0;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744dcef50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744dcd470_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0000029744d53ad0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744dcdfb0_0, 0, 32;
T_76.0 ;
    %load/vec4 v0000029744dcdfb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_76.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000029744dcdfb0_0;
    %store/vec4a v0000029744dce190, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000029744dcdfb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000029744dcdfb0_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %end;
    .thread T_76;
    .scope S_0000029744d53ad0;
T_77 ;
    %wait E_0000029744db6be0;
    %load/vec4 v0000029744dce410_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_77.0, 4;
    %load/vec4 v0000029744dcd5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0000029744dcd8d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0000029744dcd510_0;
    %load/vec4 v0000029744dcd8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029744dce190, 0, 4;
    %vpi_call 3 350 "$display", "%b", v0000029744dcd510_0 {0 0 0};
T_77.2 ;
    %load/vec4 v0000029744dce4b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029744dce190, 4;
    %assign/vec4 v0000029744dcef50_0, 0;
    %load/vec4 v0000029744dcda10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029744dce190, 4;
    %assign/vec4 v0000029744dcd470_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000029744cd8dd0;
T_78 ;
    %wait E_0000029744db6560;
    %load/vec4 v0000029744e2a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.0 ;
    %load/vec4 v0000029744e2a340_0;
    %load/vec4 v0000029744e2a3e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_78.9, 8;
    %load/vec4 v0000029744e2a8e0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_78.10, 8;
T_78.9 ; End of true expr.
    %load/vec4 v0000029744e2b7e0_0;
    %jmp/0 T_78.10, 8;
 ; End of false expr.
    %blend;
T_78.10;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.1 ;
    %load/vec4 v0000029744e2b100_0;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000029744e2a700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000029744e2b600_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0000029744e2ac00_0;
    %load/vec4 v0000029744e2b6a0_0;
    %xor;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v0000029744e2a840_0;
    %pad/u 32;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v0000029744e2ac00_0;
    %load/vec4 v0000029744e2b6a0_0;
    %or;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0000029744e2ac00_0;
    %load/vec4 v0000029744e2b6a0_0;
    %and;
    %store/vec4 v0000029744e2a7a0_0, 0, 32;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000029744cd8dd0;
T_79 ;
    %wait E_0000029744db5da0;
    %load/vec4 v0000029744e2a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.0 ;
    %load/vec4 v0000029744e2c000_0;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.1 ;
    %load/vec4 v0000029744e2c000_0;
    %nor/r;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.2 ;
    %load/vec4 v0000029744e2a700_0;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.3 ;
    %load/vec4 v0000029744e2a700_0;
    %nor/r;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.4 ;
    %load/vec4 v0000029744e2b600_0;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.5 ;
    %load/vec4 v0000029744e2b600_0;
    %nor/r;
    %store/vec4 v0000029744e2a2a0_0, 0, 1;
    %jmp T_79.7;
T_79.7 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000029744d53940;
T_80 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e2c8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e2ade0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029744e384c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e396e0_0, 0, 32;
    %end;
    .thread T_80;
    .scope S_0000029744d53940;
T_81 ;
    %wait E_0000029744db6be0;
    %load/vec4 v0000029744e384c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029744e384c0_0, 0;
    %jmp T_81.5;
T_81.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029744e384c0_0, 0;
    %load/vec4 v0000029744e39fa0_0;
    %assign/vec4 v0000029744e396e0_0, 0;
    %jmp T_81.5;
T_81.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029744e384c0_0, 0;
    %jmp T_81.5;
T_81.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029744e384c0_0, 0;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0000029744e39460_0;
    %assign/vec4 v0000029744e2c8f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029744e384c0_0, 0;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0000029744d53940;
T_82 ;
    %wait E_0000029744db6be0;
    %vpi_call 3 179 "$display", "PC=%0d", v0000029744e2c8f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000029744e2b880_0;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %load/vec4 v0000029744e2b4c0_0;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %load/vec4 v0000029744e39780_0;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %load/vec4 v0000029744e2aca0_0;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %load/vec4 v0000029744e2b1a0_0;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %dup/vec4;
    %load/vec4 v0000029744e2ba60_0;
    %cmp/u;
    %jmp/1 T_82.5, 6;
    %dup/vec4;
    %load/vec4 v0000029744e2af20_0;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %load/vec4 v0000029744e38380_0;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %load/vec4 v0000029744e39140_0;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %load/vec4 v0000029744e39640_0;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %load/vec4 v0000029744e381a0_0;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %jmp T_82.11;
T_82.0 ;
    %vpi_call 3 181 "$display", "ALUreg rd=%d rs1=%d rs2=%d funct3=%b", v0000029744e382e0_0, v0000029744e39500_0, v0000029744e389c0_0, v0000029744e39820_0 {0 0 0};
    %jmp T_82.11;
T_82.1 ;
    %vpi_call 3 182 "$display", "ALUimm rd=%d rs1=%d imm=%0d funct3=%b", v0000029744e382e0_0, v0000029744e39500_0, v0000029744e39c80_0, v0000029744e39820_0 {0 0 0};
    %jmp T_82.11;
T_82.2 ;
    %vpi_call 3 183 "$display", "BRANCH" {0 0 0};
    %jmp T_82.11;
T_82.3 ;
    %vpi_call 3 184 "$display", "JAL" {0 0 0};
    %jmp T_82.11;
T_82.4 ;
    %vpi_call 3 185 "$display", "JALR" {0 0 0};
    %jmp T_82.11;
T_82.5 ;
    %vpi_call 3 186 "$display", "AUIPC" {0 0 0};
    %jmp T_82.11;
T_82.6 ;
    %vpi_call 3 187 "$display", "LUI" {0 0 0};
    %jmp T_82.11;
T_82.7 ;
    %vpi_call 3 188 "$display", "LOAD" {0 0 0};
    %jmp T_82.11;
T_82.8 ;
    %vpi_call 3 189 "$display", "STORE" {0 0 0};
    %jmp T_82.11;
T_82.9 ;
    %vpi_call 3 190 "$display", "SYSTEM" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call 3 191 "$display", "FENCE" {0 0 0};
    %jmp T_82.11;
T_82.11 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82;
    .scope S_0000029744dd7080;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029744e50e60_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0000029744dd7080;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029744e51220_0, 0, 1;
T_84.0 ;
    %delay 1, 0;
    %load/vec4 v0000029744e51220_0;
    %inv;
    %store/vec4 v0000029744e51220_0, 0, 1;
    %load/vec4 v0000029744e51360_0;
    %load/vec4 v0000029744e50e60_0;
    %cmp/ne;
    %jmp/0xz  T_84.1, 4;
    %vpi_call 2 33 "$display", "LEDS = %b", v0000029744e51360_0 {0 0 0};
T_84.1 ;
    %load/vec4 v0000029744e51360_0;
    %assign/vec4 v0000029744e50e60_0, 0;
    %jmp T_84.0;
    %end;
    .thread T_84;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "././processor.v";
    "./../Tools/riscv_assembly.v";
