# zynq-oc-analysis
 Analysis hardware error in a scalar multiplier with a overclocked Zynq FPGA

<h2>Introduction</h2>

<h2>Tools</h2>

|    Logiciel   | Version |
|:-------------:|:-------:|
| Vitis HLS     |  2021.1 |
| Vivado        |  2021.1 |
| Visual Studio |   2019  |

<h2>HLS Design</h2>

Go to [the HLS directory](/mk1/mk1/)

<h2>Hardware Design</h2>

Go to [the Vivado project directory](/mk1/mk1_implement/)

<h2>Core application</h2>

Go to [the C++ application project directory](/soft_arm/test_scalaire)

<h2>Futur Implementation</h2>
