#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 24 01:04:56 2023
# Process ID: 11224
# Current directory: E:/sem4th/CA/project/full proj/full proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17552 E:\sem4th\CA\project\full proj\full proj\CA_Proj.xpr
# Log file: E:/sem4th/CA/project/full proj/full proj/vivado.log
# Journal file: E:/sem4th/CA/project/full proj/full proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/sem4th/CA/project/full proj/full proj/CA_Proj.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Spring23/Comp Arch/ca proj resources' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.828 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3inp
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-311] analyzing module idex
INFO: [VRFC 10-311] analyzing module exmem
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-311] analyzing module datamem_p
INFO: [VRFC 10-311] analyzing module instrmem_p
INFO: [VRFC 10-311] analyzing module registerFile_p
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-311] analyzing module immgen
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-311] analyzing module alu_c
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:11]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IFID_Instruction' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'IFID_pcout' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:14]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:18]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemRead' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:22]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branchidex' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pcoutidex' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fA' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWriteexmem' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finaloutmemwb' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sim_1/new/tb_task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.828 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'op' [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:68]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 4 for port 'AluOp' [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top2.v:74]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.instrmem_p
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile_p
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.idex
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.mux3inp
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.exmem
Compiling module xil_defaultlib.datamem_p
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.top2
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.828 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1004.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'arr1' is not allowed [E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sources_1/new/top_mod.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/sem4th/CA/project/full proj/full proj/CA_Proj.srcs/sim_1/new/tb_task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
"xelab -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 70608cb350bd470786db91f0ae732a41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.immgen
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.alu_c
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/sem4th/CA/project/full proj/full proj/CA_Proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
arr1=                  20, arr2=                  18, arr3=                  16, arr4=                  14, arr5=                  12
arr1=                  20, arr2=                  20, arr3=                  16, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  20, arr3=                  16, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  20, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                  18, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                  16, arr2=                  18, arr3=                  20, arr4=                  14, arr5=                  12
arr1=                  16, arr2=                  18, arr3=                  20, arr4=                  20, arr5=                  12
arr1=                  16, arr2=                  18, arr3=                  18, arr4=                  20, arr5=                  12
arr1=                  16, arr2=                  16, arr3=                  18, arr4=                  20, arr5=                  12
arr1=                  14, arr2=                  16, arr3=                  18, arr4=                  20, arr5=                  12
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.828 ; gain = 0.000
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/sem4th/CA/project/full proj/full proj/vivado_pid11224.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.828 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 01:24:01 2023...
