Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun  9 10:04:25 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/alv_VHDL_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 3.001ns (46.696%)  route 3.426ns (53.304%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/Q
                         net (fo=2, unplaced)         0.322     1.813    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     2.108 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817/O
                         net (fo=1, unplaced)         0.333     2.441    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817_n_9
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.036 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566/CO[3]
                         net (fo=1, unplaced)         0.009     3.045    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.162 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537/CO[3]
                         net (fo=1, unplaced)         0.000     3.162    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.279 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510/CO[3]
                         net (fo=1, unplaced)         0.000     3.279    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486/CO[3]
                         net (fo=1, unplaced)         0.000     3.396    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661/CO[3]
                         net (fo=1, unplaced)         0.000     3.513    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.630 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635/CO[3]
                         net (fo=1, unplaced)         0.000     3.630    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.747 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_609/CO[3]
                         net (fo=1, unplaced)         0.000     3.747    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_609_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.084 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_595/O[1]
                         net (fo=1, unplaced)         0.611     4.695    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/sub_ln168_2_fu_190_p2[30]
                         LUT5 (Prop_lut5_I1_O)        0.306     5.001 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_338/O
                         net (fo=1, unplaced)         0.902     5.903    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_338_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     6.027 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_108/O
                         net (fo=1, unplaced)         0.449     6.476    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_63
                         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_19__0/O
                         net (fo=1, unplaced)         0.800     7.400    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[14]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 2.283ns (34.024%)  route 4.427ns (65.976%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg[29]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_708/O
                         net (fo=1, unplaced)         1.111     3.638    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_708_n_9
                         LUT6 (Prop_lut6_I1_O)        0.124     3.762 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_483/O
                         net (fo=1, unplaced)         0.449     4.211    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_483_n_9
                         LUT5 (Prop_lut5_I0_O)        0.124     4.335 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_176/O
                         net (fo=34, unplaced)        0.522     4.857    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_176_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     4.981 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mOutPtr[6]_i_4__1/O
                         net (fo=5, unplaced)         0.930     5.911    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]_3
                         LUT6 (Prop_lut6_I2_O)        0.124     6.035 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.700    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.346    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.683 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry__0/O[1]
                         net (fo=1, unplaced)         0.000     7.683    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry__0_n_15
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 2.543ns (40.195%)  route 3.784ns (59.805%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/Q
                         net (fo=6, unplaced)         1.015     2.506    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data3[9]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.177 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     3.177    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_540_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.294 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_514/CO[3]
                         net (fo=1, unplaced)         0.000     3.294    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_514_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.411 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_492/CO[3]
                         net (fo=1, unplaced)         0.000     3.411    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_492_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.528 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_664/CO[3]
                         net (fo=1, unplaced)         0.000     3.528    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_664_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.645 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_638/CO[3]
                         net (fo=1, unplaced)         0.000     3.645    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_638_n_9
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.976 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_612/O[3]
                         net (fo=1, unplaced)         0.618     4.594    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data1[28]
                         LUT6 (Prop_lut6_I4_O)        0.307     4.901 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_359/O
                         net (fo=1, unplaced)         0.902     5.803    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_359_n_9
                         LUT6 (Prop_lut6_I5_O)        0.124     5.927 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_116/O
                         net (fo=1, unplaced)         0.449     6.376    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_59
                         LUT6 (Prop_lut6_I3_O)        0.124     6.500 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_21__0/O
                         net (fo=1, unplaced)         0.800     7.300    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[12]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.884ns (45.707%)  route 3.426ns (54.293%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/Q
                         net (fo=2, unplaced)         0.322     1.813    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     2.108 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817/O
                         net (fo=1, unplaced)         0.333     2.441    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817_n_9
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.036 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566/CO[3]
                         net (fo=1, unplaced)         0.009     3.045    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.162 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537/CO[3]
                         net (fo=1, unplaced)         0.000     3.162    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.279 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510/CO[3]
                         net (fo=1, unplaced)         0.000     3.279    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486/CO[3]
                         net (fo=1, unplaced)         0.000     3.396    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661/CO[3]
                         net (fo=1, unplaced)         0.000     3.513    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.630 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635/CO[3]
                         net (fo=1, unplaced)         0.000     3.630    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.967 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_609/O[1]
                         net (fo=1, unplaced)         0.611     4.578    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/sub_ln168_2_fu_190_p2[26]
                         LUT6 (Prop_lut6_I0_O)        0.306     4.884 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_376/O
                         net (fo=1, unplaced)         0.902     5.786    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_376_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     5.910 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_124/O
                         net (fo=1, unplaced)         0.449     6.359    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_55
                         LUT6 (Prop_lut6_I3_O)        0.124     6.483 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_23__0/O
                         net (fo=1, unplaced)         0.800     7.283    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[10]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.817ns (44.653%)  route 3.492ns (55.347%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/Q
                         net (fo=7, unplaced)         0.505     1.996    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data2[2]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.291 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_835/O
                         net (fo=1, unplaced)         0.000     2.291    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_835_n_9
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.824 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_577/CO[3]
                         net (fo=1, unplaced)         0.009     2.833    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_577_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.950 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_545/CO[3]
                         net (fo=1, unplaced)         0.000     2.950    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_545_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.067 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_520/CO[3]
                         net (fo=1, unplaced)         0.000     3.067    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_520_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.184 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_489/CO[3]
                         net (fo=1, unplaced)         0.000     3.184    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_489_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.301 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_670/CO[3]
                         net (fo=1, unplaced)         0.000     3.301    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_670_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.418 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_643/CO[3]
                         net (fo=1, unplaced)         0.000     3.418    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_643_n_9
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.749 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_617/O[3]
                         net (fo=1, unplaced)         0.618     4.367    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data7[27]
                         LUT6 (Prop_lut6_I1_O)        0.307     4.674 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_366/O
                         net (fo=1, unplaced)         1.111     5.785    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_366_n_9
                         LUT6 (Prop_lut6_I1_O)        0.124     5.909 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_120/O
                         net (fo=1, unplaced)         0.449     6.358    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_57
                         LUT6 (Prop_lut6_I3_O)        0.124     6.482 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_22__0/O
                         net (fo=1, unplaced)         0.800     7.282    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[11]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.420ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 2.178ns (32.975%)  route 4.427ns (67.025%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/ALU_operation_MEM_load_reg_327_pp0_iter37_reg[29]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_708/O
                         net (fo=1, unplaced)         1.111     3.638    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_708_n_9
                         LUT6 (Prop_lut6_I1_O)        0.124     3.762 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_483/O
                         net (fo=1, unplaced)         0.449     4.211    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_483_n_9
                         LUT5 (Prop_lut5_I0_O)        0.124     4.335 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_176/O
                         net (fo=34, unplaced)        0.522     4.857    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_176_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     4.981 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mOutPtr[6]_i_4__1/O
                         net (fo=5, unplaced)         0.930     5.911    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[6]_3
                         LUT6 (Prop_lut6_I2_O)        0.124     6.035 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_i_5__1/O
                         net (fo=1, unplaced)         0.665     6.700    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_i_5__1_n_9
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.337 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry/CO[3]
                         net (fo=1, unplaced)         0.009     7.346    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry_n_9
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.578 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry__0/O[0]
                         net (fo=1, unplaced)         0.000     7.578    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/p_0_out_carry__0_n_16
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/mOutPtr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  3.420    

Slack (MET) :             3.458ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.934ns (47.195%)  route 3.283ns (52.805%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[1]/Q
                         net (fo=7, unplaced)         0.505     1.996    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data3[2]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.291 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_839/O
                         net (fo=1, unplaced)         0.000     2.291    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_839_n_9
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.824 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_578/CO[3]
                         net (fo=1, unplaced)         0.009     2.833    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_578_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.950 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_546/CO[3]
                         net (fo=1, unplaced)         0.000     2.950    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_546_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.067 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_519/CO[3]
                         net (fo=1, unplaced)         0.000     3.067    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_519_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.184 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_487/CO[3]
                         net (fo=1, unplaced)         0.000     3.184    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_487_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.301 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_669/CO[3]
                         net (fo=1, unplaced)         0.000     3.301    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_669_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.418 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_644/CO[3]
                         net (fo=1, unplaced)         0.000     3.418    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_644_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.535 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_618/CO[3]
                         net (fo=1, unplaced)         0.000     3.535    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_618_n_9
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.866 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_596/O[3]
                         net (fo=1, unplaced)         0.618     4.484    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data6[31]
                         LUT5 (Prop_lut5_I4_O)        0.307     4.791 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_329/O
                         net (fo=1, unplaced)         0.902     5.693    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_329_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     5.817 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_104/O
                         net (fo=1, unplaced)         0.449     6.266    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_65
                         LUT6 (Prop_lut6_I3_O)        0.124     6.390 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_18__0/O
                         net (fo=1, unplaced)         0.800     7.190    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[15]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  3.458    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.426ns (39.068%)  route 3.784ns (60.932%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/b_reg_309_pp0_iter37_reg_reg[8]/Q
                         net (fo=6, unplaced)         1.015     2.506    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data3[9]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.177 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_540/CO[3]
                         net (fo=1, unplaced)         0.000     3.177    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_540_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.294 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_514/CO[3]
                         net (fo=1, unplaced)         0.000     3.294    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_514_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.411 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_492/CO[3]
                         net (fo=1, unplaced)         0.000     3.411    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_492_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.528 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_664/CO[3]
                         net (fo=1, unplaced)         0.000     3.528    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_664_n_9
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.859 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_638/O[3]
                         net (fo=1, unplaced)         0.618     4.477    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data1[24]
                         LUT6 (Prop_lut6_I4_O)        0.307     4.784 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_395/O
                         net (fo=1, unplaced)         0.902     5.686    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_395_n_9
                         LUT6 (Prop_lut6_I5_O)        0.124     5.810 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_132/O
                         net (fo=1, unplaced)         0.449     6.259    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_51
                         LUT6 (Prop_lut6_I3_O)        0.124     6.383 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_25__0/O
                         net (fo=1, unplaced)         0.800     7.183    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[8]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 2.767ns (44.682%)  route 3.426ns (55.318%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341_reg[0]/Q
                         net (fo=2, unplaced)         0.322     1.813    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/lshr_ln168_3_reg_341[0]
                         LUT1 (Prop_lut1_I0_O)        0.295     2.108 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817/O
                         net (fo=1, unplaced)         0.333     2.441    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_817_n_9
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.036 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566/CO[3]
                         net (fo=1, unplaced)         0.009     3.045    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_566_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.162 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537/CO[3]
                         net (fo=1, unplaced)         0.000     3.162    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_537_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.279 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510/CO[3]
                         net (fo=1, unplaced)         0.000     3.279    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_510_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486/CO[3]
                         net (fo=1, unplaced)         0.000     3.396    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_486_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661/CO[3]
                         net (fo=1, unplaced)         0.000     3.513    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_661_n_9
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     3.850 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_635/O[1]
                         net (fo=1, unplaced)         0.611     4.461    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/sub_ln168_2_fu_190_p2[22]
                         LUT6 (Prop_lut6_I0_O)        0.306     4.767 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_412/O
                         net (fo=1, unplaced)         0.902     5.669    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_412_n_9
                         LUT6 (Prop_lut6_I2_O)        0.124     5.793 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140/O
                         net (fo=1, unplaced)         0.449     6.242    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_47
                         LUT6 (Prop_lut6_I3_O)        0.124     6.366 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_27__0/O
                         net (fo=1, unplaced)         0.800     7.166    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[6]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.700ns (43.607%)  route 3.492ns (56.393%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.973     0.973    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/a_reg_296_pp0_iter37_reg_reg[1]/Q
                         net (fo=7, unplaced)         0.505     1.996    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data2[2]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.291 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_835/O
                         net (fo=1, unplaced)         0.000     2.291    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_835_n_9
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.824 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_577/CO[3]
                         net (fo=1, unplaced)         0.009     2.833    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_577_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.950 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_545/CO[3]
                         net (fo=1, unplaced)         0.000     2.950    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_545_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.067 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_520/CO[3]
                         net (fo=1, unplaced)         0.000     3.067    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_520_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.184 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_489/CO[3]
                         net (fo=1, unplaced)         0.000     3.184    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_489_n_9
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.301 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_670/CO[3]
                         net (fo=1, unplaced)         0.000     3.301    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_670_n_9
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.632 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_643/O[3]
                         net (fo=1, unplaced)         0.618     4.250    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/data7[23]
                         LUT6 (Prop_lut6_I1_O)        0.307     4.557 f  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_402/O
                         net (fo=1, unplaced)         1.111     5.668    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_402_n_9
                         LUT6 (Prop_lut6_I1_O)        0.124     5.792 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_data_exe_wb_fu_142/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_136/O
                         net (fo=1, unplaced)         0.449     6.241    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_49
                         LUT6 (Prop_lut6_I3_O)        0.124     6.365 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_exe_fu_127/mem_reg_i_26__0/O
                         net (fo=1, unplaced)         0.800     7.165    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/DIBDI[7]
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10866, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    10.648    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/data_result_fifo_U/U_alv_VHDL_fifo_w32_d50_A_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.648    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                  3.483    




