INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XADCdemo
WARNING: [VRFC 10-3676] redeclaration of ansi port 'normal_data_out' is not allowed [C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:27]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:116]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:125]
INFO: [VRFC 10-2458] undeclared symbol leg_g, assumed default net type wire [C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:140]
INFO: [VRFC 10-2458] undeclared symbol leg_b, assumed default net type wire [C:/Users/ilpes/Downloads/Cmod-A7-35T-XADC-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/XADCdemo.v:141]
