$date
	Thu Mar 14 11:40:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! clk_div8 $end
$var wire 1 " clk_div4 $end
$var wire 1 # clk_div2 $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module clk_div $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 # clk_div2 $end
$var reg 1 " clk_div4 $end
$var reg 1 ! clk_div8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
x#
x"
x!
$end
#50
0#
0"
0!
1%
1$
#100
0$
#150
1$
#200
0$
#250
1$
#300
0$
#350
0%
1$
#400
0$
#450
1#
1$
#500
0$
#550
1"
0#
1$
#600
0$
#650
1#
1$
#700
0$
#750
1!
0"
0#
1$
#800
0$
#850
1#
1$
#900
0$
#950
1"
0#
1$
#1000
0$
#1050
1#
1$
#1100
0$
#1150
0!
0"
0#
1$
#1200
0$
#1250
1#
1$
#1300
0$
#1350
1"
0#
1$
#1400
0$
#1450
1#
1$
#1500
0$
#1550
1!
0"
0#
1$
#1600
0$
#1650
1#
1$
#1700
0$
#1750
1"
0#
1$
#1800
0$
#1850
1#
1$
#1900
0$
#1950
0!
0"
0#
1$
#2000
0$
#2050
1#
1$
#2100
0$
#2150
1"
0#
1$
#2200
0$
#2250
1#
1$
#2300
0$
#2350
1!
0"
0#
1$
#2400
0$
#2450
1#
1$
#2500
0$
#2550
1"
0#
1$
#2600
0$
#2650
1#
1$
#2700
0$
#2750
0!
0"
0#
1$
