// Seed: 1773411195
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    output tri0 id_2,
    input  tri  id_3
);
endmodule
module module_1 (
    output wor  id_0,
    output tri  id_1,
    output tri1 id_2,
    output tri0 id_3
);
  assign id_2 = 1;
  wor  id_6;
  tri1 id_7;
  assign id_1 = 1;
  assign id_7 = 1 == id_7;
  tri0 id_8;
  assign id_7 = id_8;
  module_0(
      id_3, id_7, id_8, id_6
  );
  assign id_1 = 1;
  assign id_1 = id_5;
  assign id_3 = id_7;
  assign id_0 = id_6;
  id_9(
      1, id_0, 1, 1 + 1'h0, id_3, id_6, (id_0 + id_2), 1 & 1, id_6 ? 1 : id_3
  );
endmodule
