Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: MieruEMB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MieruEMB.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MieruEMB"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : MieruEMB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../rtl/mmccon.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <mmccon> compiled
Module <mmccon_sclkgen> compiled
Module <mmc_sender> compiled
Compiling verilog file "../rtl/gpio.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <mmc_receiver> compiled
Module <gpiocon> compiled
Compiling verilog file "../rtl/Cp0.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <gpio> compiled
Compiling verilog file "../rtl/MipsCore.v" in library work
Compiling verilog include file "../rtl/define.v"
Compiling verilog include file "../rtl/instn.v"
Module <MIPSCP0> compiled
Module <MULUNIT> compiled
Module <MULUNITCORE> compiled
Module <DIVUNIT> compiled
Module <DIVUNITCORE> compiled
Module <GPR> compiled
Compiling verilog file "../rtl/minilcd.v" in library work
Module <MIPSCORE> compiled
Module <minilcd_con> compiled
Module <minilcd_vram> compiled
Compiling verilog file "../rtl/iocon.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <minilcd_initmem> compiled
Module <IOCON> compiled
Module <counter1kHz> compiled
Module <ioram> compiled
Compiling verilog file "../rtl/init.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <mmcram> compiled
Compiling verilog file "../rtl/clock.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <PROGLOADER> compiled
Module <CLKGEN> compiled
Module <clockgen> compiled
Compiling verilog file "../rtl/MieruEMB.v" in library work
Compiling verilog include file "../rtl/define.v"
Module <resetgen> compiled
Module <MieruEMB> compiled
No errors in compilation
Analysis of file <"MieruEMB.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MieruEMB> in library <work>.

Analyzing hierarchy for module <CLKGEN> in library <work>.

Analyzing hierarchy for module <MIPSCORE> in library <work>.

Analyzing hierarchy for module <PROGLOADER> in library <work>.

Analyzing hierarchy for module <IOCON> in library <work>.

Analyzing hierarchy for module <minilcd_con> in library <work>.

Analyzing hierarchy for module <clockgen> in library <work>.

Analyzing hierarchy for module <resetgen> in library <work>.

Analyzing hierarchy for module <DIVUNIT> in library <work>.

Analyzing hierarchy for module <MULUNIT> in library <work>.

Analyzing hierarchy for module <GPR> in library <work>.

Analyzing hierarchy for module <MIPSCP0> in library <work>.

Analyzing hierarchy for module <gpiocon> in library <work>.

Analyzing hierarchy for module <counter1kHz> in library <work>.

Analyzing hierarchy for module <mmccon> in library <work>.

Analyzing hierarchy for module <mmcram> in library <work>.

Analyzing hierarchy for module <ioram> in library <work>.

Analyzing hierarchy for module <minilcd_initmem> in library <work>.

Analyzing hierarchy for module <minilcd_vram> in library <work>.

Analyzing hierarchy for module <DIVUNITCORE> in library <work>.

Analyzing hierarchy for module <MULUNITCORE> in library <work>.

Analyzing hierarchy for module <gpio> in library <work>.

Analyzing hierarchy for module <mmccon_sclkgen> in library <work>.

Analyzing hierarchy for module <mmc_sender> in library <work>.

Analyzing hierarchy for module <mmc_receiver> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MieruEMB>.
WARNING:Xst:852 - "../rtl/MieruEMB.v" line 50: Unconnected input port 'KEY_CLK' of instance 'iocon' is tied to GND.
WARNING:Xst:852 - "../rtl/MieruEMB.v" line 50: Unconnected input port 'KEY_IN' of instance 'iocon' is tied to GND.
Module <MieruEMB> is correct for synthesis.
 
Analyzing module <CLKGEN> in library <work>.
Module <CLKGEN> is correct for synthesis.
 
Analyzing module <clockgen> in library <work>.
Module <clockgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibuf> in unit <clockgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ibuf> in unit <clockgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <ibuf> in unit <clockgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibuf> in unit <clockgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLKFX_DIVIDE =  8" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLKFX_MULTIPLY =  7" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLKIN_PERIOD =  37.037000" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm> in unit <clockgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm> in unit <clockgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm> in unit <clockgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm> in unit <clockgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm> in unit <clockgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm> in unit <clockgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm> in unit <clockgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm> in unit <clockgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm> in unit <clockgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm> in unit <clockgen>.
Analyzing module <resetgen> in library <work>.
Module <resetgen> is correct for synthesis.
 
Analyzing module <MIPSCORE> in library <work>.
	Calling function <MASKUA>.
	Calling function <MASKUA>.
	Calling function <MASKUA>.
	Calling function <MASKUA>.
Module <MIPSCORE> is correct for synthesis.
 
Analyzing module <DIVUNIT> in library <work>.
Module <DIVUNIT> is correct for synthesis.
 
Analyzing module <DIVUNITCORE> in library <work>.
Module <DIVUNITCORE> is correct for synthesis.
 
Analyzing module <MULUNIT> in library <work>.
Module <MULUNIT> is correct for synthesis.
 
Analyzing module <MULUNITCORE> in library <work>.
Module <MULUNITCORE> is correct for synthesis.
 
Analyzing module <GPR> in library <work>.
Module <GPR> is correct for synthesis.
 
Analyzing module <MIPSCP0> in library <work>.
Module <MIPSCP0> is correct for synthesis.
 
Analyzing module <PROGLOADER> in library <work>.
Module <PROGLOADER> is correct for synthesis.
 
Analyzing module <IOCON> in library <work>.
WARNING:Xst:905 - "../rtl/iocon.v" line 114: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <GPI>, <SW>
Module <IOCON> is correct for synthesis.
 
Analyzing module <gpiocon> in library <work>.
Module <gpiocon> is correct for synthesis.
 
Analyzing module <gpio> in library <work>.
Module <gpio> is correct for synthesis.
 
Analyzing module <counter1kHz> in library <work>.
Module <counter1kHz> is correct for synthesis.
 
Analyzing module <mmccon> in library <work>.
Module <mmccon> is correct for synthesis.
 
Analyzing module <mmccon_sclkgen> in library <work>.
Module <mmccon_sclkgen> is correct for synthesis.
 
Analyzing module <mmc_sender> in library <work>.
Module <mmc_sender> is correct for synthesis.
 
Analyzing module <mmc_receiver> in library <work>.
Module <mmc_receiver> is correct for synthesis.
 
Analyzing module <mmcram> in library <work>.
Module <mmcram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <ioram> in library <work>.
Module <ioram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <mem>.
Analyzing module <minilcd_con> in library <work>.
Module <minilcd_con> is correct for synthesis.
 
Analyzing module <minilcd_initmem> in library <work>.
Module <minilcd_initmem> is correct for synthesis.
 
Analyzing module <minilcd_vram> in library <work>.
Module <minilcd_vram> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PROGLOADER>.
    Related source file is "../rtl/init.v".
    Found finite state machine <FSM_0> for signal <phase>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 16                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | DONE                      (negative)           |
    | Reset              | RST_X                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit register for signal <ADDR>.
    Found 8-bit register for signal <DATA_OUT>.
    Found 1-bit register for signal <WE>.
    Found 1-bit register for signal <DONE>.
    Found 24-bit adder for signal <ADDR$addsub0000> created at line 68.
    Found 11-bit up counter for signal <block>.
    Found 2-bit register for signal <cnt>.
    Found 2-bit adder for signal <cnt$addsub0000> created at line 64.
    Found 27-bit up counter for signal <timeout>.
    Found 24-bit up counter for signal <writeaddr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <PROGLOADER> synthesized.


Synthesizing Unit <resetgen>.
    Related source file is "../rtl/clock.v".
    Found 8-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <resetgen> synthesized.


Synthesizing Unit <GPR>.
    Related source file is "../rtl/MipsCore.v".
    Found 32x32-bit dual-port RAM <Mram_r> for signal <r>.
    Found 32-bit register for signal <DOUT0>.
    Found 32-bit register for signal <DOUT1>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <GPR> synthesized.


Synthesizing Unit <MIPSCP0>.
    Related source file is "../rtl/Cp0.v".
    Found 24-bit register for signal <EXC_NPC>.
    Found 32-bit register for signal <REG_OUT>.
    Found 1-bit register for signal <EXC_OCCUR>.
    Found 32-bit register for signal <CAUSE>.
    Found 32-bit register for signal <COMPARE>.
    Found 32-bit up counter for signal <COUNT>.
    Found 10-bit up counter for signal <div>.
    Found 24-bit register for signal <EPC>.
    Found 1-bit register for signal <int_cnt>.
    Found 32-bit adder carry out for signal <int_cnt$addsub0000> created at line 45.
    Found 33-bit comparator equal for signal <int_cnt$cmp_eq0000> created at line 45.
    Found 1-bit register for signal <int_cnt_ack>.
    Found 32-bit register for signal <SR>.
    Summary:
	inferred   2 Counter(s).
	inferred 179 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <MIPSCP0> synthesized.


Synthesizing Unit <DIVUNITCORE>.
    Related source file is "../rtl/MipsCore.v".
    Found 64-bit register for signal <RSLT>.
    Found 6-bit comparator less for signal <BUSY>.
    Found 6-bit up counter for signal <count>.
    Found 33-bit subtractor for signal <differ>.
    Found 32-bit register for signal <divisor>.
    Found 64-bit 4-to-1 multiplexer for signal <RSLT$mux0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  96 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <DIVUNITCORE> synthesized.


Synthesizing Unit <MULUNITCORE>.
    Related source file is "../rtl/MipsCore.v".
    Found 64-bit register for signal <RSLT>.
    Found 6-bit comparator less for signal <BUSY>.
    Found 6-bit up counter for signal <count>.
    Found 32-bit register for signal <multiplicand>.
    Found 64-bit 4-to-1 multiplexer for signal <RSLT$mux0000>.
    Found 32-bit adder carry out for signal <sum$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred  96 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <MULUNITCORE> synthesized.


Synthesizing Unit <counter1kHz>.
    Related source file is "../rtl/iocon.v".
    Found 32-bit up counter for signal <CNT_OUT>.
    Found 16-bit comparator greatequal for signal <CNT_OUT$cmp_ge0000> created at line 183.
    Found 16-bit up counter for signal <cntwait>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Comparator(s).
Unit <counter1kHz> synthesized.


Synthesizing Unit <mmcram>.
    Related source file is "../rtl/iocon.v".
    Found 512x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <DOUT>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <mmcram> synthesized.


Synthesizing Unit <ioram>.
    Related source file is "../rtl/iocon.v".
    Found 64x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <DOUT>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <ioram> synthesized.


Synthesizing Unit <gpio>.
    Related source file is "../rtl/gpio.v".
    Found 1-bit tristate buffer for signal <DATA>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <out>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <gpio> synthesized.


Synthesizing Unit <mmccon_sclkgen>.
    Related source file is "../rtl/mmccon.v".
    Found 9-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <mmccon_sclkgen> synthesized.


Synthesizing Unit <mmc_sender>.
    Related source file is "../rtl/mmccon.v".
    Found 48-bit register for signal <current_cmd>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <mmc_sender> synthesized.


Synthesizing Unit <mmc_receiver>.
    Related source file is "../rtl/mmccon.v".
    Found 1-bit register for signal <D_RDY>.
    Found 8-bit register for signal <DATA>.
    Found 13-bit register for signal <cnt>.
    Found 13-bit adder for signal <cnt$share0000>.
    Found 8-bit register for signal <databuf>.
    Found 1-bit register for signal <dout_buf>.
    Found 1-bit register for signal <r1b_wait>.
    Found 1-bit register for signal <rd_wait>.
    Found 2-bit register for signal <state>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mmc_receiver> synthesized.


Synthesizing Unit <minilcd_initmem>.
    Related source file is "../rtl/minilcd.v".
    Found 64x16-bit ROM for signal <DATA$mux0000> created at line 95.
    Found 16-bit register for signal <DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <minilcd_initmem> synthesized.


Synthesizing Unit <minilcd_vram>.
    Related source file is "../rtl/minilcd.v".
    Found 16384x4-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 4-bit register for signal <DOUT>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <minilcd_vram> synthesized.


Synthesizing Unit <minilcd_con>.
    Related source file is "../rtl/minilcd.v".
WARNING:Xst:647 - Input <VRAM_DATA<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <D<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <LCD_D>.
    Found 1-bit register for signal <LCD_CS0>.
    Found 1-bit register for signal <LCD_RSTB>.
    Found 1-bit register for signal <LCD_CD>.
    Found 15-bit register for signal <cmdcnt>.
    Found 15-bit adder for signal <cmdcnt$share0000>.
    Found 1-bit register for signal <init>.
    Found 24-bit register for signal <waitcnt>.
    Found 24-bit subtractor for signal <waitcnt$addsub0000> created at line 45.
    Found 3-bit register for signal <writecnt>.
    Found 3-bit subtractor for signal <writecnt$addsub0000> created at line 44.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <minilcd_con> synthesized.


Synthesizing Unit <clockgen>.
    Related source file is "../rtl/clock.v".
Unit <clockgen> synthesized.


Synthesizing Unit <DIVUNIT>.
    Related source file is "../rtl/MipsCore.v".
    Found 32-bit adder for signal <$add0000> created at line 89.
    Found 32-bit adder for signal <$add0001> created at line 94.
    Found 1-bit register for signal <sign_a>.
    Found 1-bit register for signal <sign_b>.
    Found 32-bit adder for signal <uint_a$addsub0000> created at line 87.
    Found 32-bit adder for signal <uint_b$addsub0000> created at line 88.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <DIVUNIT> synthesized.


Synthesizing Unit <MULUNIT>.
    Related source file is "../rtl/MipsCore.v".
    Found 64-bit adder for signal <RSLT$addsub0000> created at line 29.
    Found 1-bit register for signal <sign>.
    Found 1-bit xor2 for signal <sign$xor0000> created at line 33.
    Found 32-bit adder for signal <uint_a$addsub0000> created at line 27.
    Found 32-bit adder for signal <uint_b$addsub0000> created at line 28.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <MULUNIT> synthesized.


Synthesizing Unit <gpiocon>.
    Related source file is "../rtl/gpio.v".
    Found 4-bit register for signal <gp_ain>.
    Found 1-bit register for signal <gp_din>.
    Found 1-bit register for signal <targ_gpio>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <gpiocon> synthesized.


Synthesizing Unit <mmccon>.
    Related source file is "../rtl/mmccon.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 26                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | sclk_neg                  (positive)           |
    | Reset              | RST_X                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <phase>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 66                                             |
    | Inputs             | 17                                             |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | sclk_neg                  (positive)           |
    | Reset              | RST_X                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RAM_WE>.
    Found 23-bit register for signal <BLOCK>.
    Found 1-bit register for signal <MMC_CSX>.
    Found 9-bit register for signal <RAM_ADDR>.
    Found 48-bit register for signal <cmd>.
    Found 1-bit register for signal <cmd_we>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt$share0000>.
    Found 2-bit register for signal <format>.
    Found 1-bit register for signal <last_sclk>.
    Found 23-bit register for signal <newblock>.
    Found 9-bit register for signal <next_addr>.
    Found 9-bit adder for signal <next_addr$addsub0000> created at line 179.
    Found 9-bit adder for signal <RAM_ADDR$addsub0000> created at line 235.
    Found 23-bit comparator equal for signal <READY$cmp_eq0000> created at line 75.
    Found 23-bit comparator not equal for signal <state$cmp_ne0000> created at line 152.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred 150 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mmccon> synthesized.


Synthesizing Unit <CLKGEN>.
    Related source file is "../rtl/clock.v".
Unit <CLKGEN> synthesized.


Synthesizing Unit <MIPSCORE>.
    Related source file is "../rtl/MipsCore.v".
    Using one-hot encoding for signal <inst_op>.
    Found 8x93-bit ROM for signal <$rom0000>.
    Found 5-bit comparator greatequal for signal <ADDR$cmp_ge0000> created at line 257.
    Found 5-bit comparator lessequal for signal <ADDR$cmp_le0000> created at line 257.
    Found 24-bit subtractor for signal <CPEXCEPC$addsub0000> created at line 619.
    Found 24-bit register for signal <delay_npc>.
    Found 32-bit comparator equal for signal <EXC$cmp_eq0001> created at line 492.
    Found 32-bit comparator not equal for signal <EXC$cmp_ne0000> created at line 496.
    Found 24-bit addsub for signal <EXEADDR$addsub0000>.
    Found 24-bit adder for signal <EXEADDR$addsub0001> created at line 528.
    Found 1-bit register for signal <exec_delay>.
    Found 24-bit adder for signal <EXNPC$addsub0000> created at line 440.
    Found 24-bit adder for signal <EXNPC$addsub0001>.
    Found 32-bit addsub for signal <EXRSLT$addsub0000>.
    Found 24-bit adder carry out for signal <EXRSLT$addsub0001> created at line 452.
    Found 32-bit comparator less for signal <EXRSLT$cmp_lt0000> created at line 473.
    Found 32-bit comparator less for signal <EXRSLT$cmp_lt0001> created at line 509.
    Found 32-bit shifter logical left for signal <EXRSLT$shift0000> created at line 444.
    Found 32-bit shifter logical right for signal <EXRSLT$shift0001> created at line 445.
    Found 32-bit shifter arithmetic right for signal <EXRSLT$shift0002> created at line 446.
    Found 32-bit shifter logical left for signal <EXRSLT$shift0003> created at line 447.
    Found 32-bit shifter logical right for signal <EXRSLT$shift0004> created at line 448.
    Found 32-bit shifter arithmetic right for signal <EXRSLT$shift0005> created at line 449.
    Found 1-bit xor2 for signal <EXRSLT$xor0000> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0001> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0002> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0003> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0004> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0005> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0006> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0007> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0008> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0009> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0010> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0011> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0012> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0013> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0014> created at line 514.
    Found 1-bit xor2 for signal <EXRSLT$xor0015> created at line 514.
    Found 32-bit xor2 for signal <EXRSLT$xor0016> created at line 471.
    Found 1-bit xor2 for signal <EXRSLT$xor0017> created at line 473.
    Found 1-bit xor2 for signal <EXRSLT$xor0018> created at line 509.
    Found 32-bit register for signal <hi>.
    Found 22-bit register for signal <inst_addr>.
    Found 19-bit register for signal <inst_attr>.
    Found 1-bit register for signal <inst_cond>.
    Found 32-bit register for signal <inst_cpr>.
    Found 4-bit register for signal <inst_datamask>.
    Found 5-bit register for signal <inst_dst>.
    Found 24-bit up counter for signal <inst_eaddr>.
    Found 5-bit comparator lessequal for signal <inst_eaddr$cmp_le0000> created at line 556.
    Found 16-bit register for signal <inst_imm>.
    Found 32-bit register for signal <inst_ir>.
    Found 32-bit register for signal <inst_loaddata>.
    Found 24-bit register for signal <inst_npc>.
    Found 74-bit register for signal <inst_op>.
    Found 24-bit register for signal <inst_pc>.
    Found 5-bit register for signal <inst_rd>.
    Found 32-bit register for signal <inst_rrs>.
    Found 32-bit register for signal <inst_rrt>.
    Found 32-bit register for signal <inst_rslt>.
    Found 32-bit register for signal <inst_rslthi>.
    Found 5-bit register for signal <inst_rt>.
    Found 5-bit register for signal <inst_shamt>.
    Found 32-bit register for signal <lo>.
    Found 32-bit 4-to-1 multiplexer for signal <MALOADDATA>.
    Found 4-bit shifter logical left for signal <MASKUA$shift0000>.
    Found 4-bit shifter logical left for signal <MASKUA$shift0001>.
    Found 3-bit adder for signal <MASKUA$sub0000> created at line 419.
    Found 4-bit shifter logical right for signal <MASKUA/2/MASKUA>.
    Found 4-bit shifter logical right for signal <MASKUA/3/MASKUA>.
    Found 24-bit register for signal <pc>.
    Found 24-bit adder for signal <pc$share0000>.
    Found 5-bit register for signal <state>.
    Found 5-bit adder for signal <state$addsub0000> created at line 250.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 472 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  10 Combinational logic shifter(s).
Unit <MIPSCORE> synthesized.


Synthesizing Unit <IOCON>.
    Related source file is "../rtl/iocon.v".
WARNING:Xst:647 - Input <KEY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <KEY_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <vk_on> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <vk_off> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <lcd_val> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <lcd_txd> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <lcd_rdy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <kbcon_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x6-bit ROM for signal <ior_ain>.
    Found 2-bit register for signal <byte_select>.
    Found 1-bit register for signal <cc_dirty>.
    Found 32-bit 8-to-1 multiplexer for signal <ior_din>.
    Found 8-bit 4-to-1 multiplexer for signal <ior_q>.
    Found 3-bit register for signal <ior_state>.
    Found 3-bit adder for signal <ior_state$addsub0000> created at line 110.
    Found 1-bit register for signal <lcd_we>.
    Found 1-bit register for signal <targr_io>.
    Found 1-bit register for signal <targr_mm>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  40 Multiplexer(s).
Unit <IOCON> synthesized.


Synthesizing Unit <MieruEMB>.
    Related source file is "../rtl/MieruEMB.v".
    Found 19-bit register for signal <SRAM_A>.
    Found 8-bit tristate buffer for signal <SRAM_D>.
    Found 1-bit register for signal <SRAM_OE_X>.
    Found 25-bit up counter for signal <cnt_t>.
    Found 8-bit register for signal <D_KEEP>.
    Found 1-bit register for signal <lcd_reg>.
    Found 27-bit up counter for signal <rst_c>.
    Summary:
	inferred   2 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <MieruEMB> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16384x4-bit dual-port RAM                             : 1
 32x32-bit dual-port RAM                               : 1
 512x8-bit single-port RAM                             : 1
 64x32-bit dual-port RAM                               : 1
# ROMs                                                 : 3
 64x16-bit ROM                                         : 1
 8x6-bit ROM                                           : 1
 8x93-bit ROM                                          : 1
# Adders/Subtractors                                   : 31
 13-bit adder                                          : 1
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 24-bit adder                                          : 5
 24-bit adder carry out                                : 1
 24-bit addsub                                         : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 7
 32-bit adder carry out                                : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
 5-bit adder                                           : 1
 64-bit adder                                          : 1
 9-bit adder                                           : 2
# Counters                                             : 14
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 24-bit up counter                                     : 2
 25-bit up counter                                     : 1
 27-bit up counter                                     : 2
 32-bit up counter                                     : 2
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 271
 1-bit register                                        : 213
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 2
 19-bit register                                       : 2
 2-bit register                                        : 4
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 8
 3-bit register                                        : 2
 32-bit register                                       : 15
 4-bit register                                        : 3
 48-bit register                                       : 2
 5-bit register                                        : 5
 64-bit register                                       : 2
 74-bit register                                       : 1
 8-bit register                                        : 6
 9-bit register                                        : 2
# Comparators                                          : 13
 16-bit comparator greatequal                          : 1
 23-bit comparator equal                               : 1
 23-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator equal                               : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator less                                 : 2
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 64-bit 4-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 10
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
 4-bit shifter logical left                            : 2
 4-bit shifter logical right                           : 2
# Tristates                                            : 17
 1-bit tristate buffer                                 : 16
 8-bit tristate buffer                                 : 1
# Xors                                                 : 20
 1-bit xor2                                            : 19
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <iocon/mmcc/phase/FSM> on signal <phase[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <iocon/mmcc/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 110
 101   | 011
 110   | 010
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pload/phase/FSM> on signal <phase[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
WARNING:Xst:1290 - Hierarchical block <gpc> is unconnected in block <gpiocon>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gpd> is unconnected in block <gpiocon>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gpe> is unconnected in block <gpiocon>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gpf> is unconnected in block <gpiocon>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <inst_addr_12> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_12> <inst_rd_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_13> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_13> <inst_rd_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_14> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_14> <inst_rd_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_15> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_15> <inst_rd_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_20> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_rt_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_16> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_rt_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_17> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_rt_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_18> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_rt_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_19> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_rt_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_0> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_1> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_2> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_3> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_4> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_5> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <inst_imm_5> 
INFO:Xst:2261 - The FF/Latch <inst_addr_6> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_6> <inst_shamt_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_7> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_7> <inst_shamt_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_8> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_8> <inst_shamt_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_9> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_9> <inst_shamt_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_10> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_10> <inst_shamt_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_11> in Unit <core> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_11> <inst_rd_0> 
WARNING:Xst:1710 - FF/Latch <lcd_reg> (without init value) has a constant value of 0 in block <MieruEMB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DOUT_3> of sequential type is unconnected in block <vram>.

Synthesizing (advanced) Unit <GPR>.
INFO:Xst:3040 - The RAM <Mram_r> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT0> <DOUT1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE0>           | high     |
    |     addrA          | connected to signal <REGNUM0>       |          |
    |     diA            | connected to signal <DIN0>          |          |
    |     doA            | connected to signal <DOUT0>         |          |
    |     dorstA         | connected to signal <DOUT0_not0001> | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     weB            | connected to signal <WE1>           | high     |
    |     addrB          | connected to signal <REGNUM1>       |          |
    |     diB            | connected to internal node          |          |
    |     doB            | connected to signal <DOUT1>         |          |
    |     dorstB         | connected to signal <DOUT1_not0001> | low      |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <GPR> synthesized (advanced).

Synthesizing (advanced) Unit <ioram>.
INFO:Xst:3040 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AIN>           |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <AOUT>          |          |
    |     doB            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <ioram> synthesized (advanced).

Synthesizing (advanced) Unit <minilcd_initmem>.
INFO:Xst:3044 - The ROM <Mrom_DATA_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DATA>.
INFO:Xst:3039 - The RAM <Mrom_DATA_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <minilcd_initmem> synthesized (advanced).

Synthesizing (advanced) Unit <minilcd_vram>.
INFO:Xst:3040 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 4-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <WADDR>         |          |
    |     diA            | connected to signal <DIN>           |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 4-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <RADDR>         |          |
    |     doB            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <minilcd_vram> synthesized (advanced).

Synthesizing (advanced) Unit <mmcram>.
INFO:Xst:3040 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <mmcram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 5
 16384x4-bit dual-port block RAM                       : 1
 32x32-bit dual-port block RAM                         : 1
 512x8-bit single-port block RAM                       : 1
 64x16-bit single-port block RAM                       : 1
 64x32-bit dual-port block RAM                         : 1
# ROMs                                                 : 2
 8x6-bit ROM                                           : 1
 8x93-bit ROM                                          : 1
# Adders/Subtractors                                   : 31
 13-bit adder                                          : 1
 15-bit adder                                          : 1
 2-bit adder                                           : 2
 24-bit adder                                          : 5
 24-bit adder carry out                                : 1
 24-bit addsub                                         : 1
 24-bit subtractor                                     : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 7
 32-bit adder carry out                                : 2
 32-bit addsub                                         : 1
 33-bit subtractor                                     : 1
 5-bit adder                                           : 1
 64-bit adder                                          : 1
 9-bit adder                                           : 2
# Counters                                             : 14
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 24-bit up counter                                     : 2
 25-bit up counter                                     : 1
 27-bit up counter                                     : 2
 32-bit up counter                                     : 2
 6-bit up counter                                      : 2
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 1319
 Flip-Flops                                            : 1319
# Comparators                                          : 13
 16-bit comparator greatequal                          : 1
 23-bit comparator equal                               : 1
 23-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 32-bit comparator not equal                           : 1
 33-bit comparator equal                               : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator less                                 : 2
# Multiplexers                                         : 5
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 64-bit 4-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 10
 32-bit shifter arithmetic right                       : 2
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 2
 4-bit shifter logical left                            : 2
 4-bit shifter logical right                           : 2
# Xors                                                 : 20
 1-bit xor2                                            : 19
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <inst_addr_12> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_12> <inst_rd_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_13> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_13> <inst_rd_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_14> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_14> <inst_rd_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_15> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_15> <inst_rd_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_20> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_rt_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_16> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_rt_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_17> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_rt_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_18> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_rt_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_19> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_rt_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_0> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_1> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_2> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_3> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_4> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_5> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_imm_5> 
INFO:Xst:2261 - The FF/Latch <inst_addr_6> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_6> <inst_shamt_0> 
INFO:Xst:2261 - The FF/Latch <inst_addr_7> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_7> <inst_shamt_1> 
INFO:Xst:2261 - The FF/Latch <inst_addr_8> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_8> <inst_shamt_2> 
INFO:Xst:2261 - The FF/Latch <inst_addr_9> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_9> <inst_shamt_3> 
INFO:Xst:2261 - The FF/Latch <inst_addr_10> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_10> <inst_shamt_4> 
INFO:Xst:2261 - The FF/Latch <inst_addr_11> in Unit <MIPSCORE> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_imm_11> <inst_rd_0> 
INFO:Xst:2261 - The FF/Latch <inst_rrs_31> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <du/sign_a> 
INFO:Xst:2261 - The FF/Latch <inst_rrt_31> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <du/sign_b> 
WARNING:Xst:2677 - Node <vram/Mram_mem4> of sequential type is unconnected in block <minilcd_con>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpf/mode> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpf/out> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpe/mode> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpe/out> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpd/mode> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpd/out> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpc/mode> of sequential type is unconnected in block <MieruEMB>.
WARNING:Xst:2677 - Node <iocon/gpiocon/gpc/out> of sequential type is unconnected in block <MieruEMB>.
INFO:Xst:2261 - The FF/Latch <inst_attr_8> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_65> 
INFO:Xst:2261 - The FF/Latch <inst_attr_10> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_69> 
INFO:Xst:2261 - The FF/Latch <inst_attr_11> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_70> 
INFO:Xst:2261 - The FF/Latch <inst_attr_12> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_72> 
INFO:Xst:2261 - The FF/Latch <inst_attr_16> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_55> 
INFO:Xst:2261 - The FF/Latch <inst_attr_17> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_13> 
INFO:Xst:2261 - The FF/Latch <inst_attr_18> in Unit <MIPSCORE> is equivalent to the following FF/Latch, which will be removed : <inst_op_56> 
INFO:Xst:2261 - The FF/Latch <SRAM_A_0> in Unit <MieruEMB> is equivalent to the following 2 FFs/Latches, which will be removed : <iocon/gpiocon/gp_ain_0> <iocon/byte_select_0> 
INFO:Xst:2261 - The FF/Latch <SRAM_A_1> in Unit <MieruEMB> is equivalent to the following 2 FFs/Latches, which will be removed : <iocon/gpiocon/gp_ain_1> <iocon/byte_select_1> 
INFO:Xst:2261 - The FF/Latch <SRAM_A_2> in Unit <MieruEMB> is equivalent to the following FF/Latch, which will be removed : <iocon/gpiocon/gp_ain_2> 
INFO:Xst:2261 - The FF/Latch <SRAM_A_3> in Unit <MieruEMB> is equivalent to the following FF/Latch, which will be removed : <iocon/gpiocon/gp_ain_3> 
INFO:Xst:2261 - The FF/Latch <D_KEEP_0> in Unit <MieruEMB> is equivalent to the following FF/Latch, which will be removed : <iocon/gpiocon/gp_din> 
WARNING:Xst:2042 - Unit MieruEMB: 10 internal tristates are replaced by logic (pull-up yes): iocon/GPIO<10>, iocon/GPIO<11>, iocon/GPIO<2>, iocon/GPIO<3>, iocon/GPIO<4>, iocon/GPIO<5>, iocon/GPIO<6>, iocon/GPIO<7>, iocon/GPIO<8>, iocon/GPIO<9>.

Optimizing unit <MieruEMB> ...

Optimizing unit <PROGLOADER> ...

Optimizing unit <MIPSCP0> ...

Optimizing unit <DIVUNITCORE> ...

Optimizing unit <MULUNITCORE> ...

Optimizing unit <mmc_sender> ...

Optimizing unit <mmc_receiver> ...

Optimizing unit <minilcd_con> ...

Optimizing unit <mmccon> ...

Optimizing unit <MIPSCORE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MieruEMB, actual ratio is 52.
FlipFlop iocon/mmcc/MMC_CSX has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_OE_X has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop D_KEEP_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cnt_t_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_A_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_A_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_A_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SRAM_A_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1544
 Flip-Flops                                            : 1544

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MieruEMB.ngr
Top Level Output File Name         : MieruEMB
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 6436
#      GND                         : 1
#      INV                         : 327
#      LUT1                        : 351
#      LUT2                        : 316
#      LUT3                        : 1018
#      LUT4                        : 2248
#      MULT_AND                    : 19
#      MUXCY                       : 984
#      MUXF5                       : 305
#      VCC                         : 1
#      XORCY                       : 866
# FlipFlops/Latches                : 1544
#      FD                          : 26
#      FDC                         : 216
#      FDCE                        : 1152
#      FDE                         : 32
#      FDP                         : 3
#      FDPE                        : 55
#      FDR                         : 1
#      FDRE                        : 27
#      FDS                         : 32
# RAMS                             : 7
#      RAMB16_S18                  : 1
#      RAMB16_S1_S1                : 3
#      RAMB16_S36_S36              : 2
#      RAMB16_S9                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 56
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 10
#      OBUF                        : 40
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                     2352  out of   4656    50%  
 Number of Slice Flip Flops:           1499  out of   9312    16%  
 Number of 4 input LUTs:               4260  out of   9312    45%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of     66    84%  
    IOB Flip Flops:                      45
 Number of BRAMs:                         7  out of     20    35%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | clkgen/clkgen/dcm:CLKFX| 1551  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+----------------------------+-------+
Control Signal                             | Buffer(FF name)            | Load  |
-------------------------------------------+----------------------------+-------+
core/RST_X_inv(lcdcon/RST_X_inv1:O)        | NONE(core/cp0/CAUSE_0)     | 474   |
lcdcon/RST_X_inv1_1(lcdcon/RST_X_inv1_1:O) | NONE(core/inst_loaddata_26)| 474   |
RST_OX_inv(pload/RST_X_inv1_INV_0:O)       | NONE(D_KEEP_0)             | 470   |
clkgen/_and0000_inv(clkgen/_and0000_inv1:O)| NONE(clkgen/rstgen/cnt_0)  | 8     |
-------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.472ns (Maximum Frequency: 74.228MHz)
   Minimum input arrival time before clock: 7.972ns
   Maximum output required time after clock: 10.495ns
   Maximum combinational path delay: 6.320ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 13.472ns (frequency: 74.228MHz)
  Total number of paths / destination ports: 206616 / 3033
-------------------------------------------------------------------------
Delay:               15.397ns (Levels of Logic = 9)
  Source:            core/state_0 (FF)
  Destination:       iocon/mmcc/newblock_7 (FF)
  Source Clock:      CLK rising 0.9X
  Destination Clock: CLK rising 0.9X

  Data Path: core/state_0 to iocon/mmcc/newblock_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            33   0.591   1.438  core/state_0 (core/state_0)
     LUT2:I0->O           12   0.704   0.965  core/ADDR_or000011 (core/N142)
     LUT4:I3->O           22   0.704   1.168  core/ADDR<0>21 (core/N82)
     LUT4:I3->O            2   0.704   0.482  core/ADDR<22>1 (CORE_ADDR<22>)
     LUT3:I2->O            2   0.704   0.622  ADDR<22>1 (ADDR<22>)
     LUT4:I0->O            2   0.704   0.622  iocon/lcd_we_and0000212 (N16)
     LUT4:I0->O            4   0.704   0.622  iocon/lcd_we_and0000243 (N5)
     LUT3:I2->O            3   0.704   0.535  iocon/lcd_we_and000032 (iocon/targr_io_cmp_eq0000)
     LUT4:I3->O            6   0.704   0.704  iocon/cc_we48 (iocon/cc_we)
     LUT3:I2->O            8   0.704   0.757  iocon/mmcc/newblock_22_not00011 (iocon/mmcc/newblock_22_not0001)
     FDCE:CE                   0.555          iocon/mmcc/newblock_20
    ----------------------------------------
    Total                     15.397ns (7.482ns logic, 7.915ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 176 / 106
-------------------------------------------------------------------------
Offset:              7.972ns (Levels of Logic = 6)
  Source:            SRAM_D<1> (PAD)
  Destination:       pload/phase_FSM_FFd5 (FF)
  Destination Clock: CLK rising 0.9X

  Data Path: SRAM_D<1> to pload/phase_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.455  SRAM_D_1_IOBUF (N962)
     LUT3:I2->O            2   0.704   0.526  iocon/DATA_IN<1>_SW0 (N461)
     LUT3:I1->O            9   0.704   0.899  iocon/DATA_IN<1> (DATA_IN<1>)
     LUT4:I1->O            2   0.704   0.622  pload/phase_cmp_eq000111 (pload/phase_cmp_eq000111)
     LUT3:I0->O            1   0.704   0.424  pload/phase_FSM_FFd5-In_SW1 (N1614)
     LUT4:I3->O            1   0.704   0.000  pload/phase_FSM_FFd5-In (pload/phase_FSM_FFd5-In)
     FDCE:D                    0.308          pload/phase_FSM_FFd5
    ----------------------------------------
    Total                      7.972ns (5.046ns logic, 2.926ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 108 / 48
-------------------------------------------------------------------------
Offset:              10.495ns (Levels of Logic = 16)
  Source:            iocon/mmcc/BLOCK_0 (FF)
  Destination:       MMC_SCLK (PAD)
  Source Clock:      CLK rising 0.9X

  Data Path: iocon/mmcc/BLOCK_0 to MMC_SCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  iocon/mmcc/BLOCK_0 (iocon/mmcc/BLOCK_0)
     LUT4:I0->O            1   0.704   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_lut<0> (iocon/mmcc/Mcompar_state_cmp_ne0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<0> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<1> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<2> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<3> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<4> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<5> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<6> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<7> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<8> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<9> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<10> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<10>)
     MUXCY:CI->O          21   0.459   1.207  iocon/mmcc/Mcompar_state_cmp_ne0000_cy<11> (iocon/mmcc/Mcompar_state_cmp_ne0000_cy<11>)
     LUT2:I1->O            4   0.704   0.591  iocon/mmcc/READY1 (iocon/cc_rdy)
     LUT4:I3->O            2   0.704   0.447  iocon/mmcc/MMC_SCLK1 (MMC_SCLK_OBUF)
     OBUF:I->O                 3.272          MMC_SCLK_OBUF (MMC_SCLK)
    ----------------------------------------
    Total                     10.495ns (7.488ns logic, 3.007ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Delay:               6.320ns (Levels of Logic = 3)
  Source:            SW<0> (PAD)
  Destination:       ULED<1> (PAD)

  Data Path: SW<0> to ULED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.420  ULED_1_or00001 (ULED_1_OBUF)
     OBUF:I->O                 3.272          ULED_1_OBUF (ULED<1>)
    ----------------------------------------
    Total                      6.320ns (5.194ns logic, 1.126ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 39.91 secs
 
--> 

Total memory usage is 276244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   62 (   0 filtered)

