<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>GitHub SystemVerilog Monthly Trending</title>
    <description>Monthly Trending of SystemVerilog in GitHub</description>
    <pubDate>Sat, 27 Sep 2025 01:59:39 GMT</pubDate>
    <link>http://mshibanami.github.io/GitHubTrendingRSS</link>
    
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>&lt;p&gt;A minimal GPU design in Verilog to learn how GPUs work from the ground up&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>&lt;p&gt;OpenTitan: Open source silicon root of trust&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>chipsalliance/caliptra-rtl</title>
      <link>https://github.com/chipsalliance/caliptra-rtl</link>
      <description>&lt;p&gt;HW Design Collateral for Caliptra RoT IP&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>&lt;p&gt;AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>&lt;p&gt;VeeR EL2 Core&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/axi_mem_if</title>
      <link>https://github.com/pulp-platform/axi_mem_if</link>
      <description>&lt;p&gt;Simple single-port AXI memory interface&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>openhwgroup/cvfpu</title>
      <link>https://github.com/openhwgroup/cvfpu</link>
      <description>&lt;p&gt;Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>openhwgroup/cvw</title>
      <link>https://github.com/openhwgroup/cvw</link>
      <description>&lt;p&gt;CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>chipsalliance/caliptra-ss</title>
      <link>https://github.com/chipsalliance/caliptra-ss</link>
      <description>&lt;p&gt;HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
  </channel>
</rss>
