5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd static2.2.vcd -o static2.2.cdd -v static2.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" static2.2.v 1 22 1
2 1 8 120015 1 32 4 0 0 VAL0
2 2 8 b000e 1 0 20004 0 0 1 4 0
2 3 8 b0015 1 8 20044 1 2 1 2 1102
2 4 8 70007 0 1 400 0 0 a
2 5 8 70015 1 35 f006 3 4
2 6 9 120015 1 32 8 0 0 VAL1
2 7 9 b000e 1 0 20004 0 0 1 4 0
2 8 9 b0015 1 8 20084 6 7 1 2 102
2 9 9 70007 0 1 400 0 0 b
2 10 9 70015 1 35 f006 8 9
2 11 10 120015 1 32 4 0 0 VAL0
2 12 10 b000e 1 0 20008 0 0 1 4 1
2 13 10 b0015 1 8 20104 11 12 1 2 1002
2 14 10 70007 0 1 400 0 0 c
2 15 10 70015 1 35 f006 13 14
2 16 11 120015 1 32 8 0 0 VAL1
2 17 11 b000e 1 0 20008 0 0 1 4 1
2 18 11 b0015 1 8 20208 16 17 1 2 10002
2 19 11 70007 0 1 400 0 0 d
2 20 11 70015 1 35 f00a 18 19
1 VAL0 0 80000 1 0 31 0 1 1 0
1 VAL1 0 80000 1 0 31 0 1 1 1
1 a 6 30009 1 0 0 0 1 1 2
1 b 6 3000c 1 0 0 0 1 1 2
1 c 6 3000f 1 0 0 0 1 1 2
1 d 6 30012 1 0 0 0 1 1 2
4 5 5 5
4 10 10 10
4 15 15 15
4 20 20 20
3 1 main.$u0 "main.$u0" static2.2.v 0 20 1
