###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12266   # Number of WRITE/WRITEP commands
num_reads_done                 =       674941   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       566838   # Number of read row buffer hits
num_read_cmds                  =       674938   # Number of READ/READP commands
num_writes_done                =        12267   # Number of read requests issued
num_write_row_hits             =         5769   # Number of write row buffer hits
num_act_cmds                   =       114970   # Number of ACT commands
num_pre_cmds                   =       114945   # Number of PRE commands
num_ondemand_pres              =        92792   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9296637   # Cyles of rank active rank.0
rank_active_cycles.1           =      8932763   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       703363   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1067237   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       634738   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10342   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5183   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7965   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5034   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1015   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          900   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1375   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2593   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16274   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           38   # Write cmd latency (cycles)
write_latency[80-99]           =           61   # Write cmd latency (cycles)
write_latency[100-119]         =           68   # Write cmd latency (cycles)
write_latency[120-139]         =           93   # Write cmd latency (cycles)
write_latency[140-159]         =           97   # Write cmd latency (cycles)
write_latency[160-179]         =          126   # Write cmd latency (cycles)
write_latency[180-199]         =          120   # Write cmd latency (cycles)
write_latency[200-]            =        11660   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       272734   # Read request latency (cycles)
read_latency[40-59]            =        95341   # Read request latency (cycles)
read_latency[60-79]            =        71824   # Read request latency (cycles)
read_latency[80-99]            =        37311   # Read request latency (cycles)
read_latency[100-119]          =        28716   # Read request latency (cycles)
read_latency[120-139]          =        26528   # Read request latency (cycles)
read_latency[140-159]          =        19151   # Read request latency (cycles)
read_latency[160-179]          =        15378   # Read request latency (cycles)
read_latency[180-199]          =        12760   # Read request latency (cycles)
read_latency[200-]             =        95195   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.12319e+07   # Write energy
read_energy                    =  2.72135e+09   # Read energy
act_energy                     =  3.14558e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.37614e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.12274e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8011e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57404e+09   # Active standby energy rank.1
average_read_latency           =      112.938   # Average read request latency (cycles)
average_interarrival           =      14.5515   # Average request interarrival latency (cycles)
total_energy                   =  1.60268e+10   # Total energy (pJ)
average_power                  =      1602.68   # Average power (mW)
average_bandwidth              =      5.86417   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        12487   # Number of WRITE/WRITEP commands
num_reads_done                 =       740929   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       613954   # Number of read row buffer hits
num_read_cmds                  =       740926   # Number of READ/READP commands
num_writes_done                =        12493   # Number of read requests issued
num_write_row_hits             =         5658   # Number of write row buffer hits
num_act_cmds                   =       134221   # Number of ACT commands
num_pre_cmds                   =       134195   # Number of PRE commands
num_ondemand_pres              =       111357   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9095545   # Cyles of rank active rank.0
rank_active_cycles.1           =      9039517   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       904455   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       960483   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       701793   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9545   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5250   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8251   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4618   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          965   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          949   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1439   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2735   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1634   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16244   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           31   # Write cmd latency (cycles)
write_latency[100-119]         =           50   # Write cmd latency (cycles)
write_latency[120-139]         =           67   # Write cmd latency (cycles)
write_latency[140-159]         =           66   # Write cmd latency (cycles)
write_latency[160-179]         =           96   # Write cmd latency (cycles)
write_latency[180-199]         =          134   # Write cmd latency (cycles)
write_latency[200-]            =        12018   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       273586   # Read request latency (cycles)
read_latency[40-59]            =       106184   # Read request latency (cycles)
read_latency[60-79]            =        85044   # Read request latency (cycles)
read_latency[80-99]            =        45060   # Read request latency (cycles)
read_latency[100-119]          =        35194   # Read request latency (cycles)
read_latency[120-139]          =        31834   # Read request latency (cycles)
read_latency[140-159]          =        22388   # Read request latency (cycles)
read_latency[160-179]          =        18089   # Read request latency (cycles)
read_latency[180-199]          =        14753   # Read request latency (cycles)
read_latency[200-]             =       108794   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.23351e+07   # Write energy
read_energy                    =  2.98741e+09   # Read energy
act_energy                     =  3.67229e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.34138e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.61032e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67562e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64066e+09   # Active standby energy rank.1
average_read_latency           =      115.466   # Average read request latency (cycles)
average_interarrival           =      13.2726   # Average request interarrival latency (cycles)
total_energy                   =  1.63331e+10   # Total energy (pJ)
average_power                  =      1633.31   # Average power (mW)
average_bandwidth              =       6.4292   # Average bandwidth
