Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: uart_rx_code.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_rx_code.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_rx_code"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : uart_rx_code
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "uart_rx_code.v" in library work
Module <uart_rx_code> compiled
Module <clk_divider> compiled
Module <baudrate> compiled
Module <comparator> compiled
Module <mux> compiled
Module <datacounter> compiled
Module <ram> compiled
No errors in compilation
Analysis of file <"uart_rx_code.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart_rx_code> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S2 = "010"
	S3 = "011"
	S4 = "100"
	S5 = "101"
	S6 = "110"
	S7 = "111"

Analyzing hierarchy for module <ram> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work>.

Analyzing hierarchy for module <baudrate> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <comparator> in library <work>.

Analyzing hierarchy for module <datacounter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart_rx_code>.
	S0 = 3'b000
	S1 = 3'b001
	S2 = 3'b010
	S3 = 3'b011
	S4 = 3'b100
	S5 = 3'b101
	S6 = 3'b110
	S7 = 3'b111
Module <uart_rx_code> is correct for synthesis.
 
Analyzing module <ram> in library <work>.
Module <ram> is correct for synthesis.
 
Analyzing module <clk_divider> in library <work>.
Module <clk_divider> is correct for synthesis.
 
Analyzing module <baudrate> in library <work>.
Module <baudrate> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <comparator> in library <work>.
Module <comparator> is correct for synthesis.
 
Analyzing module <datacounter> in library <work>.
Module <datacounter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ram>.
    Related source file is "uart_rx_code.v".
WARNING:Xst:737 - Found 4-bit latch for signal <memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <ram> synthesized.


Synthesizing Unit <clk_divider>.
    Related source file is "uart_rx_code.v".
    Found 1-bit register for signal <divided_clk10>.
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count$addsub0000> created at line 165.
    Found 3-bit up counter for signal <count2>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <baudrate>.
    Related source file is "uart_rx_code.v".
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <baudrate> synthesized.


Synthesizing Unit <mux>.
    Related source file is "uart_rx_code.v".
Unit <mux> synthesized.


Synthesizing Unit <comparator>.
    Related source file is "uart_rx_code.v".
    Found 4-bit comparator equal for signal <eq$cmp_eq0000> created at line 194.
    Summary:
	inferred   1 Comparator(s).
Unit <comparator> synthesized.


Synthesizing Unit <datacounter>.
    Related source file is "uart_rx_code.v".
    Found 1-bit register for signal <of_dc>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <datacounter> synthesized.


Synthesizing Unit <uart_rx_code>.
    Related source file is "uart_rx_code.v".
WARNING:Xst:653 - Signal <value8> is used but never assigned. This sourceless signal will be automatically connected to value 1000.
WARNING:Xst:653 - Signal <value4> is used but never assigned. This sourceless signal will be automatically connected to value 0100.
WARNING:Xst:737 - Found 8-bit latch for signal <rxdata>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtridata_mux_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <Mtridata_ram_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <Mtridata_ram_data_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 62 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <present_state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 112 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 112 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <present_state> of Case statement line 112 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <present_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 7-bit latch for signal <next_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_mux_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_ram_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <Mtrien_ram_data_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit tristate buffer for signal <mux_sel>.
    Found 7-bit register for signal <present_state>.
    Found 3-bit tristate buffer for signal <ram_addr>.
    Found 4-bit tristate buffer for signal <ram_data_in>.
    Summary:
	inferred   8 Tristate(s).
Unit <uart_rx_code> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 4
 1-bit register                                        : 2
 10-bit register                                       : 1
 7-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 4
 3-bit latch                                           : 1
 4-bit latch                                           : 9
 7-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 1
 3-bit tristate buffer                                 : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Latches                                              : 16
 1-bit latch                                           : 4
 3-bit latch                                           : 1
 4-bit latch                                           : 9
 7-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit uart_rx_code: 8 internal tristates are replaced by logic (pull-up yes): mux_out<3>, ram_addr<0>, ram_addr<1>, ram_addr<2>, ram_data_in<0>, ram_data_in<1>, ram_data_in<2>, ram_data_in<3>.

Optimizing unit <uart_rx_code> ...

Optimizing unit <clk_divider> ...

Optimizing unit <ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_rx_code, actual ratio is 8.

Final Macro Processing ...

Processing Unit <uart_rx_code> :
	Found 2-bit shift register for signal <rxdata_4>.
Unit <uart_rx_code> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart_rx_code.ngr
Top Level Output File Name         : uart_rx_code
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 9
#      LUT2                        : 16
#      LUT3                        : 10
#      LUT4                        : 31
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 9
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 87
#      FD                          : 13
#      FDC                         : 11
#      FDCE                        : 4
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 1
#      LD                          : 17
#      LDCP_1                      : 1
#      LDE                         : 34
#      LDE_1                       : 4
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 2
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                       43  out of    704     6%  
 Number of Slice Flip Flops:             55  out of   1408     3%  
 Number of 4 input LUTs:                 74  out of   1408     5%  
    Number used as logic:                73
    Number used as Shift registers:       1
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    108    32%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+-----------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)       | Load  |
------------------------------------------------+-----------------------------+-------+
Mtrien_mux_sel_not0001(Mtrien_mux_sel_not0001:O)| NONE(*)(Mtrien_ram_data_in) | 3     |
N1                                              | NONE(Mtridata_mux_sel)      | 1     |
next_state_not0001(next_state_not00011:O)       | NONE(*)(next_state_0)       | 7     |
present_state_6                                 | NONE(Mtridata_ram_data_in_0)| 7     |
cd/count2_2                                     | NONE(dc/of_dc)              | 5     |
cd/divided_clk10                                | NONE(br/count_0)            | 7     |
present_state_5                                 | NONE(rxdata_0)              | 8     |
clk                                             | BUFGP                       | 18    |
r/memory_7_cmp_eq0000(r/memory_7_cmp_eq00001:O) | NONE(*)(r/memory_7_3)       | 4     |
r/memory_6_cmp_eq0000(r/memory_6_cmp_eq00001:O) | NONE(*)(r/memory_6_3)       | 4     |
r/memory_5_cmp_eq0000(r/memory_5_cmp_eq00001:O) | NONE(*)(r/memory_5_3)       | 4     |
r/memory_4_cmp_eq0000(r/memory_4_cmp_eq00001:O) | NONE(*)(r/memory_4_3)       | 4     |
r/memory_3_cmp_eq0000(r/memory_3_cmp_eq00001:O) | NONE(*)(r/memory_3_3)       | 4     |
r/memory_2_cmp_eq0000(r/memory_2_cmp_eq00001:O) | NONE(*)(r/memory_2_3)       | 4     |
r/memory_1_cmp_eq0000(r/memory_1_cmp_eq00001:O) | NONE(*)(r/memory_1_3)       | 4     |
r/memory_0_not0001(r/memory_0_not00011:O)       | NONE(*)(r/memory_0_3)       | 4     |
------------------------------------------------+-----------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
present_state_Acst_inv(present_state_Acst_inv1_INV_0:O)| NONE(present_state_0)  | 7     |
dc/resetdc_inv(dc/resetdc_inv1:O)                      | NONE(dc/count_0)       | 5     |
resetbg_inv(resetbg_inv1:O)                            | NONE(br/count_0)       | 4     |
Mtridata_mux_sel_or0000(Mtridata_mux_sel_or00001:O)    | NONE(Mtridata_mux_sel) | 1     |
present_state_2(present_state_2:Q)                     | NONE(Mtridata_mux_sel) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.783ns (Maximum Frequency: 172.921MHz)
   Minimum input arrival time before clock: 2.755ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd/count2_2'
  Clock period: 2.868ns (frequency: 348.675MHz)
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Delay:               2.868ns (Levels of Logic = 1)
  Source:            dc/count_2 (FF)
  Destination:       dc/count_0 (FF)
  Source Clock:      cd/count2_2 rising
  Destination Clock: cd/count2_2 rising

  Data Path: dc/count_2 to dc/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.730  dc/count_2 (dc/count_2)
     LUT4:I0->O            4   0.648   0.587  dc/count_not00011 (dc/count_not0001)
     FDCE:CE                   0.312          dc/count_0
    ----------------------------------------
    Total                      2.868ns (1.551ns logic, 1.317ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd/divided_clk10'
  Clock period: 2.619ns (frequency: 381.825MHz)
  Total number of paths / destination ports: 16 / 7
-------------------------------------------------------------------------
Delay:               2.619ns (Levels of Logic = 1)
  Source:            br/count_0 (FF)
  Destination:       br/count_0 (FF)
  Source Clock:      cd/divided_clk10 rising
  Destination Clock: cd/divided_clk10 rising

  Data Path: br/count_0 to br/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  br/count_0 (br/count_0)
     INV:I->O              1   0.648   0.420  br/Mcount_count_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.252          br/count_0
    ----------------------------------------
    Total                      2.619ns (1.491ns logic, 1.128ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'present_state_5'
  Clock period: 3.781ns (frequency: 264.480MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               3.781ns (Levels of Logic = 0)
  Source:            Mshreg_rxdata_4 (FF)
  Destination:       rxdata_4 (FF)
  Source Clock:      present_state_5 rising
  Destination Clock: present_state_5 rising

  Data Path: Mshreg_rxdata_4 to rxdata_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.000  Mshreg_rxdata_4 (Mshreg_rxdata_4)
     FDE:D                     0.252          rxdata_4
    ----------------------------------------
    Total                      3.781ns (3.781ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.783ns (frequency: 172.921MHz)
  Total number of paths / destination ports: 226 / 11
-------------------------------------------------------------------------
Delay:               5.783ns (Levels of Logic = 4)
  Source:            cd/count_6 (FF)
  Destination:       cd/count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cd/count_6 to cd/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.590  cd/count_6 (cd/count_6)
     LUT4_L:I0->LO         1   0.648   0.103  cd/divided_clk10_and0000_SW0 (N13)
     LUT4:I3->O            8   0.648   0.760  cd/divided_clk10_and0000 (cd/divided_clk10_and0000)
     LUT4_D:I3->O          9   0.648   0.900  cd/count_mux0000<1>11 (cd/N01)
     LUT2:I1->O            1   0.643   0.000  cd/count_mux0000<8>1 (cd/count_mux0000<8>)
     FD:D                      0.252          cd/count_1
    ----------------------------------------
    Total                      5.783ns (3.430ns logic, 2.353ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'next_state_not0001'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              2.755ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       next_state_0 (LATCH)
  Destination Clock: next_state_not0001 falling

  Data Path: reset to next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.730  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.648   0.000  next_state_mux0000<0>2 (next_state_mux0000<0>2)
     MUXF5:I0->O           1   0.276   0.000  next_state_mux0000<0>_f5 (next_state_mux0000<0>)
     LD:D                      0.252          next_state_0
    ----------------------------------------
    Total                      2.755ns (2.025ns logic, 0.730ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'present_state_5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.770ns (Levels of Logic = 1)
  Source:            rx (PAD)
  Destination:       rxdata_7 (LATCH)
  Destination Clock: present_state_5 falling

  Data Path: rx to rxdata_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.669  rx_IBUF (rx_IBUF)
     LDE:D                     0.252          rxdata_7
    ----------------------------------------
    Total                      1.770ns (1.101ns logic, 0.669ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_6_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_6_3 (LATCH)
  Destination:       blue<7> (PAD)
  Source Clock:      r/memory_6_cmp_eq0000 falling

  Data Path: r/memory_6_3 to blue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_6_3 (r/memory_6_3)
     OBUF:I->O                 4.520          blue_7_OBUF (blue<7>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_2_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_2_3 (LATCH)
  Destination:       blue<3> (PAD)
  Source Clock:      r/memory_2_cmp_eq0000 falling

  Data Path: r/memory_2_3 to blue<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_2_3 (r/memory_2_3)
     OBUF:I->O                 4.520          blue_3_OBUF (blue<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_5_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_5_3 (LATCH)
  Destination:       green<7> (PAD)
  Source Clock:      r/memory_5_cmp_eq0000 falling

  Data Path: r/memory_5_3 to green<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_5_3 (r/memory_5_3)
     OBUF:I->O                 4.520          green_7_OBUF (green<7>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_1_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_1_3 (LATCH)
  Destination:       green<3> (PAD)
  Source Clock:      r/memory_1_cmp_eq0000 falling

  Data Path: r/memory_1_3 to green<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_1_3 (r/memory_1_3)
     OBUF:I->O                 4.520          green_3_OBUF (green<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_7_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_7_3 (LATCH)
  Destination:       intensity<7> (PAD)
  Source Clock:      r/memory_7_cmp_eq0000 falling

  Data Path: r/memory_7_3 to intensity<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_7_3 (r/memory_7_3)
     OBUF:I->O                 4.520          intensity_7_OBUF (intensity<7>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_3_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_3_3 (LATCH)
  Destination:       intensity<3> (PAD)
  Source Clock:      r/memory_3_cmp_eq0000 falling

  Data Path: r/memory_3_3 to intensity<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_3_3 (r/memory_3_3)
     OBUF:I->O                 4.520          intensity_3_OBUF (intensity<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_4_cmp_eq0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_4_3 (LATCH)
  Destination:       red<7> (PAD)
  Source Clock:      r/memory_4_cmp_eq0000 falling

  Data Path: r/memory_4_3 to red<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.728   0.420  r/memory_4_3 (r/memory_4_3)
     OBUF:I->O                 4.520          red_7_OBUF (red<7>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'r/memory_0_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            r/memory_0_3 (LATCH)
  Destination:       red<3> (PAD)
  Source Clock:      r/memory_0_not0001 rising

  Data Path: r/memory_0_3 to red<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.728   0.420  r/memory_0_3 (r/memory_0_3)
     OBUF:I->O                 4.520          red_3_OBUF (red<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.32 secs
 
--> 

Total memory usage is 4513196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    9 (   0 filtered)

