{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616.v@175:185@HdlIdDef", "\n  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n  wire                              m_axis_ready_s;\n\n  // internal registers\n"], "Clone Blocks": [["hdl/library/axi_ad7616/axi_ad7616.v@171:181", "  wire                              up_rack_cntrl_s;\n  wire    [31:0]                    up_rdata_cntrl_s;\n\n  wire                              trigger_s;\n\n  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@174:184", "  wire                              trigger_s;\n\n  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n  wire                              m_axis_ready_s;\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@178:188", "  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n  wire                              m_axis_ready_s;\n\n  // internal registers\n\n  reg                               up_wack = 1'b0;\n  reg                               up_rack = 1'b0;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@176:186", "  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n  wire                              m_axis_ready_s;\n\n  // internal registers\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@173:183", "\n  wire                              trigger_s;\n\n  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n  wire                              m_axis_ready_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@172:182", "  wire    [31:0]                    up_rdata_cntrl_s;\n\n  wire                              trigger_s;\n\n  wire                              rd_req_s;\n  wire                              wr_req_s;\n  wire    [15:0]                    wr_data_s;\n  wire    [15:0]                    rd_data_s;\n  wire                              rd_dvalid_s;\n  wire    [ 4:0]                    burst_length_s;\n\n"]], "Diff Content": {"Delete": [[180, "  wire                              rd_dvalid_s;\n"]], "Add": [[180, "  wire                              rd_valid_s;\n"]]}}