{
    "search_metadata": {
        "id": "6256e27a7f8361a7dcb62473",
        "status": "Success",
        "json_endpoint": "https://serpapi.com/searches/a55873cbab5dd69f/6256e27a7f8361a7dcb62473.json",
        "created_at": "2022-04-13 14:47:22 UTC",
        "processed_at": "2022-04-13 14:47:22 UTC",
        "google_scholar_author_url": "https://scholar.google.com/citations?user=V7XGG2AAAAAJ&hl=en&cstart=0&pagesize=100",
        "raw_html_file": "https://serpapi.com/searches/a55873cbab5dd69f/6256e27a7f8361a7dcb62473.html",
        "total_time_taken": 0.93
    },
    "search_parameters": {
        "engine": "google_scholar_author",
        "author_id": "V7XGG2AAAAAJ",
        "hl": "en",
        "start": 0,
        "num": "100"
    },
    "author": {
        "name": "Sneh Saurabh",
        "affiliations": "IIIT, Delhi",
        "email": "Verified email at iiitd.ac.in",
        "website": "https://sites.google.com/site/snehsaurabhhome/",
        "interests": [
            {
                "title": "Nanoelectronics",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:nanoelectronics",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Ananoelectronics"
            },
            {
                "title": "Emerging Electronics Devices",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:emerging_electronics_devices",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Aemerging_electronics_devices"
            },
            {
                "title": "Energy Efficient Circuits and Devices",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:energy_efficient_circuits_and_devices",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Aenergy_efficient_circuits_and_devices"
            },
            {
                "title": "CAD for VLSI",
                "link": "https://scholar.google.com/citations?view_op=search_authors&hl=en&mauthors=label:cad_for_vlsi",
                "serpapi_link": "https://serpapi.com/search.json?engine=google_scholar_profiles&hl=en&mauthors=label%3Acad_for_vlsi"
            }
        ],
        "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=view_photo&user=V7XGG2AAAAAJ&citpid=1"
    },
    "articles": [
        {
            "title": "Novel attributes of a dual material gate nanoscale tunnel field-effect transistor",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:u5HHmVD_uO8C",
            "citation_id": "V7XGG2AAAAAJ:u5HHmVD_uO8C",
            "authors": "S Saurabh, MJ Kumar",
            "publication": "IEEE transactions on Electron Devices 58 (2), 404-410, 2010",
            "cited_by": {
                "value": 395,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8417172028310408999",
                "serpapi_link": "https://serpapi.com/search.json?cites=8417172028310408999&engine=google_scholar&hl=en",
                "cites_id": "8417172028310408999"
            },
            "year": "2010"
        },
        {
            "title": "Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: Theoretical investigation and analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:u-x6o8ySG0sC",
            "citation_id": "V7XGG2AAAAAJ:u-x6o8ySG0sC",
            "authors": "S Saurabh, MJ Kumar",
            "publication": "Japanese Journal of Applied Physics 48 (6R), 064503, 2009",
            "cited_by": {
                "value": 137,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8092699035757271055",
                "serpapi_link": "https://serpapi.com/search.json?cites=8092699035757271055&engine=google_scholar&hl=en",
                "cites_id": "8092699035757271055"
            },
            "year": "2009"
        },
        {
            "title": "Fundamentals of tunnel field-effect transistors",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:9yKSN-GCB0IC",
            "citation_id": "V7XGG2AAAAAJ:9yKSN-GCB0IC",
            "authors": "S Saurabh, MJ Kumar",
            "publication": "CRC press, 2016",
            "cited_by": {
                "value": 134,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7183481646131289251",
                "serpapi_link": "https://serpapi.com/search.json?cites=7183481646131289251&engine=google_scholar&hl=en",
                "cites_id": "7183481646131289251"
            },
            "year": "2016"
        },
        {
            "title": "Estimation and compensation of process-induced variations in nanoscale tunnel field-effect transistors for improved reliability",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:d1gkVwhDpl0C",
            "citation_id": "V7XGG2AAAAAJ:d1gkVwhDpl0C",
            "authors": "S Saurabh, MJ Kumar",
            "publication": "IEEE transactions on device and materials reliability 10 (3), 390-395, 2010",
            "cited_by": {
                "value": 70,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13017109950538634517",
                "serpapi_link": "https://serpapi.com/search.json?cites=13017109950538634517&engine=google_scholar&hl=en",
                "cites_id": "13017109950538634517"
            },
            "year": "2010"
        },
        {
            "title": "Suppression of ambipolar current in tunnel FETs using drain-pocket: Proposal and analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:zYLM7Y9cAGgC",
            "citation_id": "V7XGG2AAAAAJ:zYLM7Y9cAGgC",
            "authors": "S Garg, S Saurabh",
            "publication": "Superlattices and Microstructures 113, 261-270, 2018",
            "cited_by": {
                "value": 56,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1124316437673591139",
                "serpapi_link": "https://serpapi.com/search.json?cites=1124316437673591139&engine=google_scholar&hl=en",
                "cites_id": "1124316437673591139"
            },
            "year": "2018"
        },
        {
            "title": "Resistive random access memory: a review of device challenges",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:0EnyYjriUFMC",
            "citation_id": "V7XGG2AAAAAJ:0EnyYjriUFMC",
            "authors": "V Gupta, S Kapur, S Saurabh, A Grover",
            "publication": "IETE Technical Review 37 (4), 377-390, 2020",
            "cited_by": {
                "value": 38,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2837120439642329325",
                "serpapi_link": "https://serpapi.com/search.json?cites=2837120439642329325&engine=google_scholar&hl=en",
                "cites_id": "2837120439642329325"
            },
            "year": "2020"
        },
        {
            "title": "Improving the scalability of SOI-based tunnel FETs using ground plane in buried oxide",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:roLk4NBRz8UC",
            "citation_id": "V7XGG2AAAAAJ:roLk4NBRz8UC",
            "authors": "S Garg, S Saurabh",
            "publication": "IEEE Journal of the Electron Devices Society 7, 435-443, 2019",
            "cited_by": {
                "value": 15,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14121597187732833726",
                "serpapi_link": "https://serpapi.com/search.json?cites=14121597187732833726&engine=google_scholar&hl=en",
                "cites_id": "14121597187732833726"
            },
            "year": "2019"
        },
        {
            "title": "Realizing logic functions using single double-gate tunnel FETs: A simulation study",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:W7OEmFMy1HYC",
            "citation_id": "V7XGG2AAAAAJ:W7OEmFMy1HYC",
            "authors": "S Banerjee, S Garg, S Saurabh",
            "publication": "IEEE Electron Device Letters 39 (5), 773-776, 2018",
            "cited_by": {
                "value": 13,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9439550217324398868",
                "serpapi_link": "https://serpapi.com/search.json?cites=9439550217324398868&engine=google_scholar&hl=en",
                "cites_id": "9439550217324398868"
            },
            "year": "2018"
        },
        {
            "title": "Method and apparatus for comprehension of common path pessimism during timing model extraction",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:2osOgNQ5qMEC",
            "citation_id": "V7XGG2AAAAAJ:2osOgNQ5qMEC",
            "authors": "S Saurabh, N Kumar, I Keller",
            "publication": "US Patent 8,938,703, 2015",
            "cited_by": {
                "value": 10,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8939408342087724910",
                "serpapi_link": "https://serpapi.com/search.json?cites=8939408342087724910&engine=google_scholar&hl=en",
                "cites_id": "8939408342087724910"
            },
            "year": "2015"
        },
        {
            "title": "Implementing logic functions using independently-controlled gate in double-gate tunnel FETs: Investigation and analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:8k81kl-MbHgC",
            "citation_id": "V7XGG2AAAAAJ:8k81kl-MbHgC",
            "authors": "S Garg, S Saurabh",
            "publication": "IEEE Access 7, 117591-117599, 2019",
            "cited_by": {
                "value": 9,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4808412027649020024",
                "serpapi_link": "https://serpapi.com/search.json?cites=4808412027649020024&engine=google_scholar&hl=en",
                "cites_id": "4808412027649020024"
            },
            "year": "2019"
        },
        {
            "title": "Dopingless 1T DRAM: Proposal, design, and analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:5nxA0vEk-isC",
            "citation_id": "V7XGG2AAAAAJ:5nxA0vEk-isC",
            "authors": "A James, S Saurabh",
            "publication": "IEEE Access 7, 88960-88969, 2019",
            "cited_by": {
                "value": 9,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8137376062287525220",
                "serpapi_link": "https://serpapi.com/search.json?cites=8137376062287525220&engine=google_scholar&hl=en",
                "cites_id": "8137376062287525220"
            },
            "year": "2019"
        },
        {
            "title": "Method and apparatus for efficient generation of compact waveform-based timing models",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:qjMakFHDy7sC",
            "citation_id": "V7XGG2AAAAAJ:qjMakFHDy7sC",
            "authors": "S Saurabh, N Kumar",
            "publication": "US Patent 9,727,676, 2017",
            "cited_by": {
                "value": 6,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12216547010167334700",
                "serpapi_link": "https://serpapi.com/search.json?cites=12216547010167334700&engine=google_scholar&hl=en",
                "cites_id": "12216547010167334700"
            },
            "year": "2017"
        },
        {
            "title": "Exploiting within-channel tunneling in a nanoscale tunnel field-effect transistor",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:aqlVkmm33-oC",
            "citation_id": "V7XGG2AAAAAJ:aqlVkmm33-oC",
            "authors": "S Garg, S Saurabh",
            "publication": "IEEE Open Journal of Nanotechnology 1, 100-108, 2020",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12645677757714729263",
                "serpapi_link": "https://serpapi.com/search.json?cites=12645677757714729263&engine=google_scholar&hl=en",
                "cites_id": "12645677757714729263"
            },
            "year": "2020"
        },
        {
            "title": "Method and apparatus for concurrently extracting and validating timing models for different views in multi-mode multi-corner designs",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:Zph67rFs4hoC",
            "citation_id": "V7XGG2AAAAAJ:Zph67rFs4hoC",
            "authors": "S Saurabh, N Kumar",
            "publication": "US Patent 10,255,403, 2019",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2486912842895940184",
                "serpapi_link": "https://serpapi.com/search.json?cites=2486912842895940184&engine=google_scholar&hl=en",
                "cites_id": "2486912842895940184"
            },
            "year": "2019"
        },
        {
            "title": "A practical methodology to compress technology libraries using recursive polynomial representation",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:Y0pCki6q_DkC",
            "citation_id": "V7XGG2AAAAAJ:Y0pCki6q_DkC",
            "authors": "S Saurabh, P Mittal",
            "publication": "2018 31st International Conference on VLSI Design and 2018 17th \u2026, 2018",
            "cited_by": {
                "value": 5,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10655161257623244224",
                "serpapi_link": "https://serpapi.com/search.json?cites=10655161257623244224&engine=google_scholar&hl=en",
                "cites_id": "10655161257623244224"
            },
            "year": "2018"
        },
        {
            "title": "Realizing XOR and XNOR functions using tunnel field-effect transistors",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:qxL8FJ1GzNcC",
            "citation_id": "V7XGG2AAAAAJ:qxL8FJ1GzNcC",
            "authors": "S Garg, S Saurabh",
            "publication": "IEEE Journal of the Electron Devices Society 8, 1001-1009, 2020",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5471311469594442865",
                "serpapi_link": "https://serpapi.com/search.json?cites=5471311469594442865&engine=google_scholar&hl=en",
                "cites_id": "5471311469594442865"
            },
            "year": "2020"
        },
        {
            "title": "Modeling multiple-input switching in timing analysis using machine learning",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:4TOpqqG69KYC",
            "citation_id": "V7XGG2AAAAAJ:4TOpqqG69KYC",
            "authors": "OVSS Ram, S Saurabh",
            "publication": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15956392166832792506",
                "serpapi_link": "https://serpapi.com/search.json?cites=15956392166832792506&engine=google_scholar&hl=en",
                "cites_id": "15956392166832792506"
            },
            "year": "2020"
        },
        {
            "title": "Timing closure problem: Review of challenges at advanced process nodes and solutions",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:LkGwnXOMwfcC",
            "citation_id": "V7XGG2AAAAAJ:LkGwnXOMwfcC",
            "authors": "S Saurabh, H Shah, S Singh",
            "publication": "IETE Technical Review, 2018",
            "cited_by": {
                "value": 4,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7277051811044712646",
                "serpapi_link": "https://serpapi.com/search.json?cites=7277051811044712646&engine=google_scholar&hl=en",
                "cites_id": "7277051811044712646"
            },
            "year": "2018"
        },
        {
            "title": "Implementation of Boolean Functions Using Tunnel Field-Effect Transistors",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:4DMP91E08xMC",
            "citation_id": "V7XGG2AAAAAJ:4DMP91E08xMC",
            "authors": "S Garg, S Saurabh",
            "publication": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 6 \u2026, 2020",
            "cited_by": {
                "value": 2,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13634607639967897703",
                "serpapi_link": "https://serpapi.com/search.json?cites=13634607639967897703&engine=google_scholar&hl=en",
                "cites_id": "13634607639967897703"
            },
            "year": "2020"
        },
        {
            "title": "Suppression of ambipolar current in tunnel field-effect transistor using field-plate",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:M3ejUd6NZC8C",
            "citation_id": "V7XGG2AAAAAJ:M3ejUd6NZC8C",
            "authors": "S Poria, S Garg, S Saurabh",
            "publication": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-6, 2020",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11914436863450369185",
                "serpapi_link": "https://serpapi.com/search.json?cites=11914436863450369185&engine=google_scholar&hl=en",
                "cites_id": "11914436863450369185"
            },
            "year": "2020"
        },
        {
            "title": "Assessing the Impact of Temperature and Supply Voltage Variations in Near-threshold Circuits using an Analytical Model",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:YsMSGLbcyi4C",
            "citation_id": "V7XGG2AAAAAJ:YsMSGLbcyi4C",
            "authors": "S Saurabh, V Vikash",
            "publication": "Proceedings of the 2018 on Great Lakes Symposium on VLSI, 93-98, 2018",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11454666799590223595",
                "serpapi_link": "https://serpapi.com/search.json?cites=11454666799590223595&engine=google_scholar&hl=en",
                "cites_id": "11454666799590223595"
            },
            "year": "2018"
        },
        {
            "title": "Tunnel Field Effect Transistor (TFET) with Strained Silicon Thinfilm Body for Enhanced Drain Current and Pragmatic Threshold Voltage",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:IjCSPb-OGe4C",
            "citation_id": "V7XGG2AAAAAJ:IjCSPb-OGe4C",
            "authors": "MJ Kumar, S Saurabh",
            "cited_by": {
                "value": 1,
                "link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3774002825949700807",
                "serpapi_link": "https://serpapi.com/search.json?cites=3774002825949700807&engine=google_scholar&hl=en",
                "cites_id": "3774002825949700807"
            },
            "year": ""
        },
        {
            "title": "Novel attributes of a dual pocket tunnel field-effect transistor",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:7PzlFSSx8tAC",
            "citation_id": "V7XGG2AAAAAJ:7PzlFSSx8tAC",
            "authors": "A Gupta, S Saurabh",
            "publication": "Japanese Journal of Applied Physics 61 (3), 035001, 2022",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2022"
        },
        {
            "title": "Nanoscale tunnel field-effect transistors for digital circuit applications: design and analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:qUcmZB5y_30C",
            "citation_id": "V7XGG2AAAAAJ:qUcmZB5y_30C",
            "authors": "S Garg, S Saurabh",
            "publication": "IIIT-Delhi, 2022",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2022"
        },
        {
            "title": "Applications of Machine Learning in VLSI Design",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:IWHjjKOFINEC",
            "citation_id": "V7XGG2AAAAAJ:IWHjjKOFINEC",
            "authors": "S Saurabh, P Jain, M Agarwal, OVSS Ram",
            "publication": "VLSI and Hardware Implementations Using Modern Machine Learning Methods, 125-139, 2022",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2022"
        },
        {
            "title": "Drain Induced Barrier Widening and Reverse Short Channel Effects in Tunneling FETs: Investigation and Analysis",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:L8Ckcad2t8MC",
            "citation_id": "V7XGG2AAAAAJ:L8Ckcad2t8MC",
            "authors": "MK Ram, N Tiwari, DB Abdi, S Saurabh",
            "publication": "IEEE Access 9, 150366-150372, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Effect of Drain Induced Barrier Enhancement on Subthreshold Swing and OFF-State Current of Short Channel MOSFETs: A TCAD Study",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:dhFuZR0502QC",
            "citation_id": "V7XGG2AAAAAJ:dhFuZR0502QC",
            "authors": "MK Ram, N Tiwari, DB Abdi, S Saurabh",
            "publication": "IEEE Access 9, 141321-141328, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Reducing Breakdown Voltage in a Bipolar Impact Ionization MOSFET (BI-MOS) using Gate\u2013Source Underlap",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:ZeXyd9-uunAC",
            "citation_id": "V7XGG2AAAAAJ:ZeXyd9-uunAC",
            "authors": "A Balaji, S Saurabh",
            "publication": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration \u2026, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Implementing a Ternary Inverter Using Dual-Pocket Tunnel Field-Effect Transistors",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:9ZlFYXVOiuMC",
            "citation_id": "V7XGG2AAAAAJ:9ZlFYXVOiuMC",
            "authors": "A Gupta, S Saurabh",
            "publication": "IEEE Transactions on Electron Devices 68 (10), 5305-5310, 2021",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2021"
        },
        {
            "title": "Multilevel rram design using confinement of conducting Filament",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:3fE2CSJIrl8C",
            "citation_id": "V7XGG2AAAAAJ:3fE2CSJIrl8C",
            "authors": "S Kapur, V Gupta, S Saurabh, A Grover",
            "publication": "IIITD-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Application of Probabilistic Spin Logic (PSL) in Detecting Satisfiability of a Boolean Function",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:UebtZRa9Y70C",
            "citation_id": "V7XGG2AAAAAJ:UebtZRa9Y70C",
            "authors": "V Agarwal, S Saurabh",
            "publication": "20th International Symposium on Quality Electronic Design (ISQED), 70-75, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Realizing Boolean Functions Using Probabilistic Spin Logic (PSL)",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:ufrVoPGSRksC",
            "citation_id": "V7XGG2AAAAAJ:ufrVoPGSRksC",
            "authors": "V Agarwal, S Saurabh",
            "publication": "2019 32nd International Conference on VLSI Design and 2019 18th \u2026, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Improving the retention time of a dopingless 1T DRAM using gate engineering",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:YOwf2qJgpHMC",
            "citation_id": "V7XGG2AAAAAJ:YOwf2qJgpHMC",
            "authors": "N Agarwal, S Saurabh",
            "publication": "IIIT-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Investigation of timing of logic gates realized using probabilistic spin logic (PSL)",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:ULOm3_A8WrAC",
            "citation_id": "V7XGG2AAAAAJ:ULOm3_A8WrAC",
            "authors": "I Bhatia, S Saurabh",
            "publication": "IIIT-Delhi, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "Emerging devices beyond CMOS: fundamentals, promises and challenges",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:KlAtU1dfN6UC",
            "citation_id": "V7XGG2AAAAAJ:KlAtU1dfN6UC",
            "authors": "S Saurabh, SK Semwal, S Garg, A Gupta",
            "publication": "VLSI and Post-CMOS Electronics: Design, modelling and simulation 1, 161, 2019",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2019"
        },
        {
            "title": "16 Bit retransmission based chipless RFID tag",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:MXK_kJrjxJIC",
            "citation_id": "V7XGG2AAAAAJ:MXK_kJrjxJIC",
            "authors": "S Malhotra, MS Hashmi, S Biswas, S Saurabh",
            "publication": "IIITD-Delhi, 2018",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2018"
        },
        {
            "title": "Realizing and functionality using single tunnel field-effect transistor",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:_FxGoFyzp5QC",
            "citation_id": "V7XGG2AAAAAJ:_FxGoFyzp5QC",
            "authors": "S Banerjee, S Saurabh",
            "publication": "IIIT-Delhi, 2018",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2018"
        },
        {
            "title": "Design and simulation of dopingless 1T DRAM",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:WF5omc3nYNoC",
            "citation_id": "V7XGG2AAAAAJ:WF5omc3nYNoC",
            "authors": "A James, S Saurabh",
            "publication": "IIIT-D, 2018",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2018"
        },
        {
            "title": "Assessing the impact of temperature and voltage variations in near-threshold circuits using an analytical model",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:Tyk-4Ss8FVUC",
            "citation_id": "V7XGG2AAAAAJ:Tyk-4Ss8FVUC",
            "authors": "S Saurabh, V Vikash",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2017"
        },
        {
            "title": "Design and simulation of nanoscale tunneling field effect transistors for CMOS applications",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:Wp0gIr-vW9MC",
            "citation_id": "V7XGG2AAAAAJ:Wp0gIr-vW9MC",
            "authors": "S Saurabh",
            "publication": "IIT Delhi, 2011",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": "2011"
        },
        {
            "title": "An Efficient Timing Model of Flip-Flops Based on Artificial Neural Network",
            "link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=V7XGG2AAAAAJ&pagesize=100&citation_for_view=V7XGG2AAAAAJ:QIV2ME_5wuYC",
            "citation_id": "V7XGG2AAAAAJ:QIV2ME_5wuYC",
            "authors": "M Agarwal, S Saurabh",
            "publication": "2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD), 1-6, 0",
            "cited_by": {
                "value": null,
                "link": "https://scholar.google.com"
            },
            "year": ""
        }
    ],
    "cited_by": {
        "table": [
            {
                "citations": {
                    "all": 924,
                    "since_2017": 683
                }
            },
            {
                "h_index": {
                    "all": 9,
                    "since_2017": 9
                }
            },
            {
                "i10_index": {
                    "all": 9,
                    "since_2017": 9
                }
            }
        ],
        "graph": [
            {
                "year": 2010,
                "citations": 9
            },
            {
                "year": 2011,
                "citations": 11
            },
            {
                "year": 2012,
                "citations": 18
            },
            {
                "year": 2013,
                "citations": 22
            },
            {
                "year": 2014,
                "citations": 48
            },
            {
                "year": 2015,
                "citations": 50
            },
            {
                "year": 2016,
                "citations": 80
            },
            {
                "year": 2017,
                "citations": 71
            },
            {
                "year": 2018,
                "citations": 90
            },
            {
                "year": 2019,
                "citations": 91
            },
            {
                "year": 2020,
                "citations": 158
            },
            {
                "year": 2021,
                "citations": 206
            },
            {
                "year": 2022,
                "citations": 65
            }
        ]
    },
    "public_access": {
        "link": "https://scholar.google.com/citations?view_op=list_mandates&hl=en&user=V7XGG2AAAAAJ",
        "available": 6,
        "not_available": 4
    },
    "co_authors": [
        {
            "name": "Mamidala Jagadesh Kumar",
            "link": "https://scholar.google.com/citations?user=zgxxvhQAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=zgxxvhQAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "zgxxvhQAAAAJ",
            "affiliations": "Indian Institute of Technology Delhi",
            "email": "Verified email at ee.iitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=zgxxvhQAAAAJ&citpid=6"
        },
        {
            "name": "Shelly Garg",
            "link": "https://scholar.google.com/citations?user=Z7GIWWgAAAAJ&hl=en",
            "serpapi_link": "https://serpapi.com/search.json?author_id=Z7GIWWgAAAAJ&engine=google_scholar_author&hl=en&num=100&start=0",
            "author_id": "Z7GIWWgAAAAJ",
            "affiliations": "Research Scholar, IIIT-D",
            "email": "Verified email at iiitd.ac.in",
            "thumbnail": "https://scholar.googleusercontent.com/citations?view_op=small_photo&user=Z7GIWWgAAAAJ&citpid=2"
        }
    ]
}