#[doc = "Register `SW_DSI_SEL` reader"]
pub struct R(crate::R<SW_DSI_SEL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<SW_DSI_SEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<SW_DSI_SEL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<SW_DSI_SEL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `SW_DSI_SEL` writer"]
pub struct W(crate::W<SW_DSI_SEL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<SW_DSI_SEL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<SW_DSI_SEL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<SW_DSI_SEL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DSI_CSH_TANK` reader - Select waveform for dsi_csh_tank output signal 0: static open 1: static closed 2: phi1 3: phi2 4: phi1 & HSCMP 5: phi2 & HSCMP 6: HSCMP // ignores phi1/2 7: !sense // = phi1 but ignores OVERLAP_PHI1 8: phi1_delay // phi1 delayed with shield delay 9: phi2_delay // phi2 delayed with shield delay 10: !phi1 11: !phi2 12: !(phi1 & HSCMP) 13: !(phi2 & HSCMP) 14: !HSCMP // ignores phi1/2 15: sense // = phi2 but ignores OVERLAP_PHI2"]
pub struct DSI_CSH_TANK_R(crate::FieldReader<u8, u8>);
impl DSI_CSH_TANK_R {
    pub(crate) fn new(bits: u8) -> Self {
        DSI_CSH_TANK_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for DSI_CSH_TANK_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `DSI_CSH_TANK` writer - Select waveform for dsi_csh_tank output signal 0: static open 1: static closed 2: phi1 3: phi2 4: phi1 & HSCMP 5: phi2 & HSCMP 6: HSCMP // ignores phi1/2 7: !sense // = phi1 but ignores OVERLAP_PHI1 8: phi1_delay // phi1 delayed with shield delay 9: phi2_delay // phi2 delayed with shield delay 10: !phi1 11: !phi2 12: !(phi1 & HSCMP) 13: !(phi2 & HSCMP) 14: !HSCMP // ignores phi1/2 15: sense // = phi2 but ignores OVERLAP_PHI2"]
pub struct DSI_CSH_TANK_W<'a> {
    w: &'a mut W,
}
impl<'a> DSI_CSH_TANK_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x0f) | (value as u32 & 0x0f);
        self.w
    }
}
#[doc = "Field `DSI_CMOD` reader - Select waveform for dsi_cmod output signal"]
pub struct DSI_CMOD_R(crate::FieldReader<u8, u8>);
impl DSI_CMOD_R {
    pub(crate) fn new(bits: u8) -> Self {
        DSI_CMOD_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for DSI_CMOD_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `DSI_CMOD` writer - Select waveform for dsi_cmod output signal"]
pub struct DSI_CMOD_W<'a> {
    w: &'a mut W,
}
impl<'a> DSI_CMOD_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 4)) | ((value as u32 & 0x0f) << 4);
        self.w
    }
}
impl R {
    #[doc = "Bits 0:3 - Select waveform for dsi_csh_tank output signal 0: static open 1: static closed 2: phi1 3: phi2 4: phi1 & HSCMP 5: phi2 & HSCMP 6: HSCMP // ignores phi1/2 7: !sense // = phi1 but ignores OVERLAP_PHI1 8: phi1_delay // phi1 delayed with shield delay 9: phi2_delay // phi2 delayed with shield delay 10: !phi1 11: !phi2 12: !(phi1 & HSCMP) 13: !(phi2 & HSCMP) 14: !HSCMP // ignores phi1/2 15: sense // = phi2 but ignores OVERLAP_PHI2"]
    #[inline(always)]
    pub fn dsi_csh_tank(&self) -> DSI_CSH_TANK_R {
        DSI_CSH_TANK_R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - Select waveform for dsi_cmod output signal"]
    #[inline(always)]
    pub fn dsi_cmod(&self) -> DSI_CMOD_R {
        DSI_CMOD_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:3 - Select waveform for dsi_csh_tank output signal 0: static open 1: static closed 2: phi1 3: phi2 4: phi1 & HSCMP 5: phi2 & HSCMP 6: HSCMP // ignores phi1/2 7: !sense // = phi1 but ignores OVERLAP_PHI1 8: phi1_delay // phi1 delayed with shield delay 9: phi2_delay // phi2 delayed with shield delay 10: !phi1 11: !phi2 12: !(phi1 & HSCMP) 13: !(phi2 & HSCMP) 14: !HSCMP // ignores phi1/2 15: sense // = phi2 but ignores OVERLAP_PHI2"]
    #[inline(always)]
    pub fn dsi_csh_tank(&mut self) -> DSI_CSH_TANK_W {
        DSI_CSH_TANK_W { w: self }
    }
    #[doc = "Bits 4:7 - Select waveform for dsi_cmod output signal"]
    #[inline(always)]
    pub fn dsi_cmod(&mut self) -> DSI_CMOD_W {
        DSI_CMOD_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DSI output switch control Waveform selection\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sw_dsi_sel](index.html) module"]
pub struct SW_DSI_SEL_SPEC;
impl crate::RegisterSpec for SW_DSI_SEL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [sw_dsi_sel::R](R) reader structure"]
impl crate::Readable for SW_DSI_SEL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [sw_dsi_sel::W](W) writer structure"]
impl crate::Writable for SW_DSI_SEL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets SW_DSI_SEL to value 0"]
impl crate::Resettable for SW_DSI_SEL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
