Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 22 20:32:55 2022
| Host         : trevormax-precision5550 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Datapath_timing_summary_routed.rpt -pb Datapath_timing_summary_routed.pb -rpx Datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Datapath
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24732)
5. checking no_input_delay (1)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8254)
---------------------------
 There are 8254 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24732)
----------------------------------------------------
 There are 24732 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                24797          inf        0.000                      0                24797           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         24797 Endpoints
Min Delay         24797 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.534ns  (logic 1.302ns (4.129%)  route 30.232ns (95.871%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       20.008    27.673    data_memory/dataadr_OBUF[1]
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.150    27.823 r  data_memory/content[3][27]_i_87/O
                         net (fo=1, routed)           0.000    27.823    data_memory/content[3][27]_i_87_n_0
    SLICE_X58Y7          MUXF7 (Prop_muxf7_I1_O)      0.129    27.952 r  data_memory/content_reg[3][27]_i_33/O
                         net (fo=1, routed)           0.691    28.644    data_memory/content_reg[3][27]_i_33_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I1_O)        0.153    28.797 r  data_memory/content[3][27]_i_9/O
                         net (fo=1, routed)           1.033    29.829    data_memory/content[3][27]_i_9_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.053    29.882 r  data_memory/content[3][27]_i_3/O
                         net (fo=1, routed)           1.598    31.481    pc_register/content_reg[3][27]_3
    SLICE_X12Y25         LUT6 (Prop_lut6_I3_O)        0.053    31.534 r  pc_register/content[3][27]_i_1/O
                         net (fo=1, routed)           0.000    31.534    register_file/D[27]
    SLICE_X12Y25         FDCE                                         r  register_file/content_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.106ns  (logic 1.302ns (4.186%)  route 29.804ns (95.814%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       20.068    27.733    data_memory/dataadr_OBUF[1]
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.150    27.883 r  data_memory/content[3][25]_i_85/O
                         net (fo=1, routed)           0.000    27.883    data_memory/content[3][25]_i_85_n_0
    SLICE_X58Y9          MUXF7 (Prop_muxf7_I1_O)      0.129    28.012 r  data_memory/content_reg[3][25]_i_32/O
                         net (fo=1, routed)           0.451    28.463    data_memory/content_reg[3][25]_i_32_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I0_O)        0.153    28.616 r  data_memory/content[3][25]_i_9/O
                         net (fo=1, routed)           0.996    29.612    data_memory/content[3][25]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.053    29.665 r  data_memory/content[3][25]_i_3/O
                         net (fo=1, routed)           1.387    31.053    pc_register/content_reg[3][25]_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I3_O)        0.053    31.106 r  pc_register/content[3][25]_i_1/O
                         net (fo=1, routed)           0.000    31.106    register_file/D[25]
    SLICE_X30Y24         FDCE                                         r  register_file/content_reg[3][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.926ns  (logic 1.293ns (4.181%)  route 29.633ns (95.819%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.400    27.064    data_memory/dataadr_OBUF[1]
    SLICE_X56Y1          LUT6 (Prop_lut6_I2_O)        0.150    27.214 r  data_memory/content[3][20]_i_91/O
                         net (fo=1, routed)           0.000    27.214    data_memory/content[3][20]_i_91_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I1_O)      0.123    27.337 r  data_memory/content_reg[3][20]_i_35/O
                         net (fo=1, routed)           0.725    28.063    data_memory/content_reg[3][20]_i_35_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I5_O)        0.150    28.213 r  data_memory/content[3][20]_i_9/O
                         net (fo=1, routed)           0.833    29.046    data_memory/content[3][20]_i_9_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I1_O)        0.053    29.099 r  data_memory/content[3][20]_i_3/O
                         net (fo=1, routed)           1.775    30.873    pc_register/content_reg[3][20]_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.053    30.926 r  pc_register/content[3][20]_i_1/O
                         net (fo=1, routed)           0.000    30.926    register_file/D[20]
    SLICE_X13Y25         FDCE                                         r  register_file/content_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.890ns  (logic 1.302ns (4.215%)  route 29.588ns (95.785%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.375    27.040    data_memory/dataadr_OBUF[1]
    SLICE_X55Y3          LUT6 (Prop_lut6_I2_O)        0.150    27.190 r  data_memory/content[3][24]_i_85/O
                         net (fo=1, routed)           0.000    27.190    data_memory/content[3][24]_i_85_n_0
    SLICE_X55Y3          MUXF7 (Prop_muxf7_I1_O)      0.129    27.319 r  data_memory/content_reg[3][24]_i_32/O
                         net (fo=1, routed)           0.819    28.138    data_memory/content_reg[3][24]_i_32_n_0
    SLICE_X50Y5          LUT6 (Prop_lut6_I0_O)        0.153    28.291 r  data_memory/content[3][24]_i_9/O
                         net (fo=1, routed)           0.835    29.126    data_memory/content[3][24]_i_9_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I1_O)        0.053    29.179 r  data_memory/content[3][24]_i_3/O
                         net (fo=1, routed)           1.658    30.837    pc_register/content_reg[3][24]_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I3_O)        0.053    30.890 r  pc_register/content[3][24]_i_1/O
                         net (fo=1, routed)           0.000    30.890    register_file/D[24]
    SLICE_X14Y26         FDCE                                         r  register_file/content_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.686ns  (logic 1.302ns (4.243%)  route 29.384ns (95.757%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.607    27.272    data_memory/dataadr_OBUF[1]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.150    27.422 r  data_memory/content[3][5]_i_87/O
                         net (fo=1, routed)           0.000    27.422    data_memory/content[3][5]_i_87_n_0
    SLICE_X59Y4          MUXF7 (Prop_muxf7_I1_O)      0.129    27.551 r  data_memory/content_reg[3][5]_i_33/O
                         net (fo=1, routed)           0.690    28.241    data_memory/content_reg[3][5]_i_33_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I1_O)        0.153    28.394 r  data_memory/content[3][5]_i_9/O
                         net (fo=1, routed)           1.038    29.432    data_memory/content[3][5]_i_9_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I1_O)        0.053    29.485 r  data_memory/content[3][5]_i_3/O
                         net (fo=1, routed)           1.148    30.633    pc_register/content_reg[3][5]_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.053    30.686 r  pc_register/content[3][5]_i_1/O
                         net (fo=1, routed)           0.000    30.686    register_file/D[5]
    SLICE_X39Y24         FDCE                                         r  register_file/content_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.380ns  (logic 1.314ns (4.325%)  route 29.066ns (95.675%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.890    27.555    data_memory/dataadr_OBUF[1]
    SLICE_X58Y7          LUT6 (Prop_lut6_I2_O)        0.150    27.705 r  data_memory/content[3][4]_i_86/O
                         net (fo=1, routed)           0.000    27.705    data_memory/content[3][4]_i_86_n_0
    SLICE_X58Y7          MUXF7 (Prop_muxf7_I0_O)      0.143    27.848 r  data_memory/content_reg[3][4]_i_33/O
                         net (fo=1, routed)           0.321    28.169    data_memory/content_reg[3][4]_i_33_n_0
    SLICE_X56Y6          LUT6 (Prop_lut6_I1_O)        0.151    28.320 r  data_memory/content[3][4]_i_9/O
                         net (fo=1, routed)           0.879    29.199    data_memory/content[3][4]_i_9_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I1_O)        0.053    29.252 r  data_memory/content[3][4]_i_3/O
                         net (fo=1, routed)           1.074    30.327    pc_register/content_reg[3][4]_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.053    30.380 r  pc_register/content[3][4]_i_1/O
                         net (fo=1, routed)           0.000    30.380    register_file/D[4]
    SLICE_X39Y24         FDCE                                         r  register_file/content_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.355ns  (logic 1.302ns (4.289%)  route 29.053ns (95.711%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.711    27.376    data_memory/dataadr_OBUF[1]
    SLICE_X59Y5          LUT6 (Prop_lut6_I2_O)        0.150    27.526 r  data_memory/content[3][19]_i_87/O
                         net (fo=1, routed)           0.000    27.526    data_memory/content[3][19]_i_87_n_0
    SLICE_X59Y5          MUXF7 (Prop_muxf7_I1_O)      0.129    27.655 r  data_memory/content_reg[3][19]_i_33/O
                         net (fo=1, routed)           0.570    28.225    data_memory/content_reg[3][19]_i_33_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.153    28.378 r  data_memory/content[3][19]_i_9/O
                         net (fo=1, routed)           0.912    29.290    data_memory/content[3][19]_i_9_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.053    29.343 r  data_memory/content[3][19]_i_3/O
                         net (fo=1, routed)           0.959    30.302    pc_register/content_reg[3][19]_3
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.053    30.355 r  pc_register/content[3][19]_i_1/O
                         net (fo=1, routed)           0.000    30.355    register_file/D[19]
    SLICE_X31Y24         FDCE                                         r  register_file/content_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.280ns  (logic 1.302ns (4.300%)  route 28.978ns (95.700%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.626    27.290    data_memory/dataadr_OBUF[1]
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.150    27.440 r  data_memory/content[3][17]_i_91/O
                         net (fo=1, routed)           0.000    27.440    data_memory/content[3][17]_i_91_n_0
    SLICE_X55Y6          MUXF7 (Prop_muxf7_I1_O)      0.129    27.569 r  data_memory/content_reg[3][17]_i_35/O
                         net (fo=1, routed)           0.565    28.135    data_memory/content_reg[3][17]_i_35_n_0
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.153    28.288 r  data_memory/content[3][17]_i_9/O
                         net (fo=1, routed)           0.878    29.166    data_memory/content[3][17]_i_9_n_0
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.053    29.219 r  data_memory/content[3][17]_i_3/O
                         net (fo=1, routed)           1.008    30.227    pc_register/content_reg[3][17]_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I3_O)        0.053    30.280 r  pc_register/content[3][17]_i_1/O
                         net (fo=1, routed)           0.000    30.280    register_file/D[17]
    SLICE_X31Y24         FDCE                                         r  register_file/content_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.962ns  (logic 1.314ns (4.386%)  route 28.648ns (95.614%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.494    27.159    data_memory/dataadr_OBUF[1]
    SLICE_X59Y4          LUT6 (Prop_lut6_I2_O)        0.150    27.309 r  data_memory/content[3][7]_i_86/O
                         net (fo=1, routed)           0.000    27.309    data_memory/content[3][7]_i_86_n_0
    SLICE_X59Y4          MUXF7 (Prop_muxf7_I0_O)      0.143    27.452 r  data_memory/content_reg[3][7]_i_33/O
                         net (fo=1, routed)           0.450    27.902    data_memory/content_reg[3][7]_i_33_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I1_O)        0.151    28.053 r  data_memory/content[3][7]_i_9/O
                         net (fo=1, routed)           0.837    28.890    data_memory/content[3][7]_i_9_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I1_O)        0.053    28.943 r  data_memory/content[3][7]_i_3/O
                         net (fo=1, routed)           0.966    29.909    pc_register/content_reg[3][7]_3
    SLICE_X39Y24         LUT6 (Prop_lut6_I3_O)        0.053    29.962 r  pc_register/content[3][7]_i_1/O
                         net (fo=1, routed)           0.000    29.962    register_file/D[7]
    SLICE_X39Y24         FDCE                                         r  register_file/content_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            register_file/content_reg[3][13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.946ns  (logic 1.293ns (4.318%)  route 28.653ns (95.682%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT5=2 LUT6=8 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[31]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.272     0.272 f  pc_register/out_reg[31]/Q
                         net (fo=3, routed)           0.944     1.216    pc_register/pc_out[29]
    SLICE_X6Y24          LUT6 (Prop_lut6_I2_O)        0.053     1.269 r  pc_register/writedata_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.474     1.742    pc_register/writedata_OBUF[16]_inst_i_5_n_0
    SLICE_X6Y25          LUT5 (Prop_lut5_I0_O)        0.053     1.795 r  pc_register/writedata_OBUF[16]_inst_i_2/O
                         net (fo=74, routed)          1.621     3.416    pc_register/writedata_OBUF[16]_inst_i_2_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  pc_register/i__carry_i_10/O
                         net (fo=57, routed)          1.238     4.708    pc_register/instruction_memory_instr[24]
    SLICE_X6Y24          LUT5 (Prop_lut5_I2_O)        0.053     4.761 f  pc_register/i__carry__6_i_2__0/O
                         net (fo=8, routed)           1.136     5.897    pc_register/content_reg[3][30][23]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.053     5.950 f  pc_register/dataadr_OBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.559     6.509    pc_register/dataadr_OBUF[31]_inst_i_13_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I2_O)        0.053     6.562 r  pc_register/dataadr_OBUF[31]_inst_i_8/O
                         net (fo=32, routed)          0.929     7.491    pc_register/dataadr_OBUF[31]_inst_i_8_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.053     7.544 r  pc_register/dataadr_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.544    pc_register/dataadr_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y15          MUXF7 (Prop_muxf7_I0_O)      0.121     7.665 r  pc_register/dataadr_OBUF[3]_inst_i_1/O
                         net (fo=2169, routed)       19.129    26.794    data_memory/dataadr_OBUF[1]
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.150    26.944 r  data_memory/content[3][13]_i_85/O
                         net (fo=1, routed)           0.000    26.944    data_memory/content[3][13]_i_85_n_0
    SLICE_X48Y6          MUXF7 (Prop_muxf7_I1_O)      0.123    27.067 r  data_memory/content_reg[3][13]_i_32/O
                         net (fo=1, routed)           0.729    27.796    data_memory/content_reg[3][13]_i_32_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I0_O)        0.150    27.946 r  data_memory/content[3][13]_i_9/O
                         net (fo=1, routed)           0.836    28.782    data_memory/content[3][13]_i_9_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.053    28.835 r  data_memory/content[3][13]_i_3/O
                         net (fo=1, routed)           1.058    29.893    pc_register/content_reg[3][13]_0
    SLICE_X20Y23         LUT6 (Prop_lut6_I3_O)        0.053    29.946 r  pc_register/content[3][13]_i_1/O
                         net (fo=1, routed)           0.000    29.946    register_file/D[13]
    SLICE_X20Y23         FDCE                                         r  register_file/content_reg[3][13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_register/out_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.184ns (56.566%)  route 0.141ns (43.434%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  pc_register/out_reg[20]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[20]/Q
                         net (fo=3, routed)           0.141     0.248    pc_register/pc_out[18]
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.028     0.276 r  pc_register/out[17]_i_2/O
                         net (fo=1, routed)           0.000     0.276    pc_register/out[17]_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.325 r  pc_register/out_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.325    pc_register/out_reg[17]_i_1_n_4
    SLICE_X9Y23          FDCE                                         r  pc_register/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.184ns (56.566%)  route 0.141ns (43.434%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  pc_register/out_reg[28]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[28]/Q
                         net (fo=3, routed)           0.141     0.248    pc_register/pc_out[26]
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.028     0.276 r  pc_register/out[25]_i_2/O
                         net (fo=1, routed)           0.000     0.276    pc_register/out[25]_i_2_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.325 r  pc_register/out_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.325    pc_register/out_reg[25]_i_1_n_4
    SLICE_X9Y25          FDCE                                         r  pc_register/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.184ns (56.480%)  route 0.142ns (43.520%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  pc_register/out_reg[12]/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[12]/Q
                         net (fo=3, routed)           0.142     0.249    pc_register/pc_out[10]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.028     0.277 r  pc_register/out[9]_i_2/O
                         net (fo=1, routed)           0.000     0.277    pc_register/out[9]_i_2_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.326 r  pc_register/out_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.326    pc_register/out_reg[9]_i_1_n_4
    SLICE_X9Y21          FDCE                                         r  pc_register/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.190ns (57.526%)  route 0.140ns (42.474%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE                         0.000     0.000 r  pc_register/out_reg[29]/C
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[29]/Q
                         net (fo=3, routed)           0.140     0.247    pc_register/pc_out[27]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.028     0.275 r  pc_register/out[29]_i_4/O
                         net (fo=1, routed)           0.000     0.275    pc_register/out[29]_i_4_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.330 r  pc_register/out_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.330    pc_register/out_reg[29]_i_1_n_7
    SLICE_X9Y26          FDCE                                         r  pc_register/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.190ns (57.504%)  route 0.140ns (42.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE                         0.000     0.000 r  pc_register/out_reg[13]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[13]/Q
                         net (fo=3, routed)           0.140     0.247    pc_register/pc_out[11]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.028     0.275 r  pc_register/out[13]_i_5/O
                         net (fo=1, routed)           0.000     0.275    pc_register/out[13]_i_5_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.330 r  pc_register/out_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.330    pc_register/out_reg[13]_i_1_n_7
    SLICE_X9Y22          FDCE                                         r  pc_register/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.190ns (57.504%)  route 0.140ns (42.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE                         0.000     0.000 r  pc_register/out_reg[17]/C
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[17]/Q
                         net (fo=3, routed)           0.140     0.247    pc_register/pc_out[15]
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.028     0.275 r  pc_register/out[17]_i_5/O
                         net (fo=1, routed)           0.000     0.275    pc_register/out[17]_i_5_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.330 r  pc_register/out_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.330    pc_register/out_reg[17]_i_1_n_7
    SLICE_X9Y23          FDCE                                         r  pc_register/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.190ns (57.504%)  route 0.140ns (42.496%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE                         0.000     0.000 r  pc_register/out_reg[21]/C
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[21]/Q
                         net (fo=3, routed)           0.140     0.247    pc_register/pc_out[19]
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.028     0.275 r  pc_register/out[21]_i_5/O
                         net (fo=1, routed)           0.000     0.275    pc_register/out[21]_i_5_n_0
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.330 r  pc_register/out_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.330    pc_register/out_reg[21]_i_1_n_7
    SLICE_X9Y24          FDCE                                         r  pc_register/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.190ns (57.441%)  route 0.141ns (42.559%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE                         0.000     0.000 r  pc_register/out_reg[25]/C
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[25]/Q
                         net (fo=3, routed)           0.141     0.248    pc_register/pc_out[23]
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.028     0.276 r  pc_register/out[25]_i_5/O
                         net (fo=1, routed)           0.000     0.276    pc_register/out[25]_i_5_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.331 r  pc_register/out_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.331    pc_register/out_reg[25]_i_1_n_7
    SLICE_X9Y25          FDCE                                         r  pc_register/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.184ns (54.695%)  route 0.152ns (45.305%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE                         0.000     0.000 r  pc_register/out_reg[16]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[16]/Q
                         net (fo=3, routed)           0.152     0.259    pc_register/pc_out[14]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.028     0.287 r  pc_register/out[13]_i_2/O
                         net (fo=1, routed)           0.000     0.287    pc_register/out[13]_i_2_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.336 r  pc_register/out_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.336    pc_register/out_reg[13]_i_1_n_4
    SLICE_X9Y22          FDCE                                         r  pc_register/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_register/out_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pc_register/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.190ns (55.571%)  route 0.152ns (44.429%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE                         0.000     0.000 r  pc_register/out_reg[9]/C
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.107     0.107 r  pc_register/out_reg[9]/Q
                         net (fo=3, routed)           0.152     0.259    pc_register/pc_out[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.028     0.287 r  pc_register/out[9]_i_5/O
                         net (fo=1, routed)           0.000     0.287    pc_register/out[9]_i_5_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     0.342 r  pc_register/out_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.342    pc_register/out_reg[9]_i_1_n_7
    SLICE_X9Y21          FDCE                                         r  pc_register/out_reg[9]/D
  -------------------------------------------------------------------    -------------------





