# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 11.0.3 -fPIC -Os)

.model top
.inputs resetn_in serial_mosi serial_sck serial_cs serial_tft_mux tft_cs tft_dc
.outputs serial_cts display_mosi display_sck display_cs display_dc display_reset
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[10] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[3] I2=$abc$98542$new_n4771_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[11] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[0] I2=$abc$98542$new_n4773_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[12] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4776_ I3=$abc$98542$new_n4775_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[13] O=$abc$98542$new_n4775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] O=$abc$98542$new_n4776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[3] I2=$abc$98542$new_n4781_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[15] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[0] I2=$abc$98542$abc$94840$new_n5963__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=serial2axis.sfifoInst.o_fill[0] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$false O=$abc$98542$abc$94840$new_n5963__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111001101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3637__new_ I1=$abc$98542$abc$94840$new_n4360__new_ I2=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[1] I3=$abc$98542$abc$94840$new_n5966__new_ O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101110010111010
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[0] I1=serial2axis.sfifoInst.o_fill[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n5966__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[2] I2=$abc$98542$abc$94840$new_n5970__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[2] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[2] O=$abc$98542$abc$94840$new_n5970__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[3] I2=$abc$98542$abc$94840$new_n5973__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[3] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[3] O=$abc$98542$abc$94840$new_n5973__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[4] I2=$abc$98542$abc$94840$new_n5976__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[4] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[4] O=$abc$98542$abc$94840$new_n5976__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[5] I2=$abc$98542$abc$94840$new_n5979__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[5] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[5] O=$abc$98542$abc$94840$new_n5979__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[6] I2=$abc$98542$abc$94840$new_n5982__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[6] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[6] O=$abc$98542$abc$94840$new_n5982__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[7] I2=$abc$98542$abc$94840$new_n5985__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[7] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[7] O=$abc$98542$abc$94840$new_n5985__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[8] I2=$abc$98542$abc$94840$new_n5988__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[8] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[8] O=$abc$98542$abc$94840$new_n5988__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[9] I2=$abc$98542$abc$94840$new_n5991__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[9] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[9] O=$abc$98542$abc$94840$new_n5991__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[10] I2=$abc$98542$abc$94840$new_n5994__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[10] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[10] O=$abc$98542$abc$94840$new_n5994__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[11] I2=$abc$98542$abc$94840$new_n5997__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[11] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[11] O=$abc$98542$abc$94840$new_n5997__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[12] I2=$abc$98542$abc$94840$new_n6000__new_ I3=$false O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4360__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46131[12] I2=$abc$98542$abc$94840$new_n3637__new_ I3=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[12] O=$abc$98542$abc$94840$new_n6000__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6007__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$53991[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9] O=$abc$98542$abc$94840$new_n6007__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I2=$abc$98542$abc$94840$new_n6007__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=$abc$98542$new_n4813_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$53991[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$new_n4536_ I1=$abc$98542$abc$94840$new_n5603__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9] O=$abc$98542$new_n4813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I2=$abc$98542$abc$94840$new_n6007__new_inv_ I3=$abc$94840$auto$maccmap.cc:112:fulladd$53991[1] O=$abc$94840$auto$maccmap.cc:245:synth$53994[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6021__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58438[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6017__new_ I3=$false O=$abc$98542$abc$94840$new_n6021__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6017__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$98542$abc$94840$new_n6021__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[0] I1=$abc$98542$abc$94840$new_n6017__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58438[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58441[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58452[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6027__new_ I1=$abc$98542$abc$94840$new_n6033__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58456[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6027__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] O=$abc$98542$abc$94840$new_n6033__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6027__new_ I1=$abc$98542$abc$94840$new_n6033__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58452[0] I1=$abc$98542$abc$94840$new_n6027__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58456[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58452[0] I1=$abc$98542$abc$94840$new_n6027__new_ I2=$abc$98542$abc$94840$new_n6033__new_ I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58459[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6042__new_ I1=$abc$98542$abc$94840$new_n6048__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58530[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6042__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] O=$abc$98542$abc$94840$new_n6048__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6042__new_ I1=$abc$98542$abc$94840$new_n6048__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0] I1=$abc$98542$abc$94840$new_n6042__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58530[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0] I1=$abc$98542$abc$94840$new_n6042__new_ I2=$abc$98542$abc$94840$new_n6048__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58533[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58589[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6056__new_ I1=$abc$98542$abc$94840$new_n6062__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58593[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6056__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] O=$abc$98542$abc$94840$new_n6062__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6056__new_ I1=$abc$98542$abc$94840$new_n6062__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58589[0] I1=$abc$98542$abc$94840$new_n6056__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58593[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58589[0] I1=$abc$98542$abc$94840$new_n6056__new_ I2=$abc$98542$abc$94840$new_n6062__new_ I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58596[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] I2=$abc$98542$abc$94840$new_n6070__new_inv_ I3=$abc$98542$abc$94840$new_n6069__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58611[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$abc$94840$new_n5737__new_inv_ I2=$abc$98542$new_n4607_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] O=$abc$98542$abc$94840$new_n6069__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4618_ I1=$abc$98542$new_n4619_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] O=$abc$98542$abc$94840$new_n6070__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] I2=$abc$98542$abc$94840$new_n6069__new_inv_ I3=$abc$98542$abc$94840$new_n6070__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=$abc$98542$abc$94840$new_n6072__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58611[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$new_n4618_ I1=$abc$98542$new_n4619_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] O=$abc$98542$abc$94840$new_n6072__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58614[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6089__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58629[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$abc$98542$abc$94840$new_n6085__new_ I3=$false O=$abc$98542$abc$94840$new_n6089__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6085__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$abc$98542$abc$94840$new_n6089__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[0] I1=$abc$98542$abc$94840$new_n6085__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58629[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58632[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6100__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58753[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13] O=$abc$98542$abc$94840$new_n6100__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I2=$abc$98542$abc$94840$new_n6100__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=$abc$98542$new_n4863_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58753[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$new_n4549_ I1=$abc$98542$abc$94840$new_n5620__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13] O=$abc$98542$new_n4863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I2=$abc$98542$abc$94840$new_n6100__new_inv_ I3=$abc$94840$auto$maccmap.cc:112:fulladd$58753[1] O=$abc$94840$auto$maccmap.cc:245:synth$58756[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6113__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58781[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] O=$abc$98542$abc$94840$new_n6113__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I2=$abc$98542$abc$94840$new_n6113__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58781[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58784[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6126__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58799[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5] O=$abc$98542$abc$94840$new_n6126__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I2=$abc$98542$abc$94840$new_n6126__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=$abc$98542$new_n4876_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58799[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$new_n4517_ I1=$abc$98542$abc$94840$new_n5580__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5] O=$abc$98542$new_n4876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I2=$abc$98542$abc$94840$new_n6126__new_inv_ I3=$abc$94840$auto$maccmap.cc:112:fulladd$58799[1] O=$abc$94840$auto$maccmap.cc:245:synth$58802[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6140__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62007[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6136__new_ I3=$false O=$abc$98542$abc$94840$new_n6140__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6136__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$98542$abc$94840$new_n6140__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[0] I1=$abc$98542$abc$94840$new_n6136__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62007[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$62010[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6155__new_inv_ I1=$abc$98542$abc$94840$new_n6161__new_ I2=$abc$98542$abc$94840$new_n6146__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$51442[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$98542$abc$94840$new_n6148__new_ I3=$abc$98542$abc$94840$new_n6153__new_inv_ O=$abc$98542$abc$94840$new_n6155__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6148__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$98542$abc$94840$new_n6149__new_ I3=$abc$98542$abc$94840$new_n6157__new_ O=$abc$98542$abc$94840$new_n6161__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6149__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6157__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6146__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$51439[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$98542$abc$94840$new_n6153__new_inv_ I2=$abc$98542$abc$94840$new_n6167__new_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$51443[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6148__new_ I3=$false O=$abc$98542$abc$94840$new_n6153__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6148__new_ I3=$false O=$abc$98542$abc$94840$new_n6167__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6155__new_inv_ I1=$abc$98542$abc$94840$new_n6161__new_ I2=$abc$94840$auto$maccmap.cc:112:fulladd$51443[2] I3=$abc$98542$abc$94840$new_n6146__new_ O=$abc$94840$auto$maccmap.cc:245:synth$51446[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6171__new_ I1=$abc$98542$abc$94840$new_n6176__new_inv_ I2=$abc$98542$abc$94840$new_n6177__new_ I3=$abc$98542$abc$94840$new_n6181__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58511[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6171__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$98542$abc$94840$new_n6172__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I3=$false O=$abc$98542$abc$94840$new_n6176__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6172__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6177__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$abc$98542$abc$94840$new_n6174__new_ I3=$false O=$abc$98542$abc$94840$new_n6181__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6174__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58508[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$98542$abc$94840$new_n6172__new_ I2=$abc$98542$abc$94840$new_n6191__new_ I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] O=$abc$94840$auto$maccmap.cc:112:fulladd$58512[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I3=$abc$98542$abc$94840$new_n6172__new_ O=$abc$98542$abc$94840$new_n6191__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101011110100000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58511[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58512[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58515[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6195__new_inv_ I1=$abc$98542$abc$94840$new_n6208__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58653[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6195__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n4914_ I1=$abc$98542$abc$94840$new_n6198__new_inv_ I2=$abc$98542$abc$94840$new_n6200__new_inv_ I3=$abc$98542$abc$94840$new_n6201__new_inv_ O=$abc$98542$abc$94840$new_n6208__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$abc$94840$new_n5717__new_inv_ I2=$abc$98542$new_n4607_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] O=$abc$98542$abc$94840$new_n6198__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$abc$94840$new_n5708__new_ I2=$abc$98542$new_n4600_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] O=$abc$98542$new_n4914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5691__new_inv_ I1=$abc$98542$abc$94840$new_n5692__new_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] O=$abc$98542$abc$94840$new_n6200__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4612_ I1=$abc$98542$abc$94840$new_n5725__new_inv_ I2=$abc$98542$new_n4613_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] O=$abc$98542$abc$94840$new_n6201__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5691__new_inv_ I1=$abc$98542$abc$94840$new_n5692__new_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] O=$abc$94840$auto$maccmap.cc:111:fulladd$58650[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58650[0] I1=$abc$98542$abc$94840$new_n6196__new_inv_ I2=$abc$98542$abc$94840$new_n6215__new_inv_ I3=$abc$98542$abc$94840$new_n6197__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58654[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001011000000
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$abc$94840$new_n5717__new_inv_ I2=$abc$98542$new_n4607_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] O=$abc$98542$abc$94840$new_n6196__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$abc$94840$new_n5708__new_ I2=$abc$98542$new_n4600_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] O=$abc$98542$abc$94840$new_n6197__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5691__new_inv_ I1=$abc$98542$abc$94840$new_n5692__new_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] O=$abc$98542$abc$94840$new_n6215__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6195__new_inv_ I1=$abc$98542$abc$94840$new_n6208__new_ I2=$abc$94840$auto$maccmap.cc:112:fulladd$58654[2] I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58657[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6220__new_inv_ I1=$abc$98542$abc$94840$new_n6224__new_ I2=$abc$98542$abc$94840$new_n6225__new_inv_ I3=$abc$98542$abc$94840$new_n6228__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58678[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6220__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] O=$abc$98542$abc$94840$new_n6224__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6225__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] O=$abc$98542$abc$94840$new_n6228__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58675[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6236__new_ I1=$abc$98542$abc$94840$new_n6222__new_inv_ I2=$abc$98542$abc$94840$new_n6221__new_inv_ I3=$abc$98542$abc$94840$new_n6239__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58679[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111000001010
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6221__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6222__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] O=$abc$98542$abc$94840$new_n6236__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6239__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58678[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58679[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:245:synth$58682[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6264__new_ I1=$abc$98542$abc$94840$new_n6253__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6259__new_ I1=$abc$98542$abc$94840$new_n6262__new_inv_ I2=$abc$98542$abc$94840$new_n6260__new_ I3=$false O=$abc$98542$abc$94840$new_n6264__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=rasteriCEr.rop.x[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I2=$abc$98542$abc$94840$new_n6257__new_ I3=$false O=$abc$98542$abc$94840$new_n6259__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=rasteriCEr.rop.x[7] I1=rasteriCEr.rop.y[1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I3=$false O=$abc$98542$abc$94840$new_n6257__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=rasteriCEr.rop.y[2] I2=rasteriCEr.rop.x[6] I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] O=$abc$98542$abc$94840$new_n6262__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001110
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=rasteriCEr.rop.y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6260__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=rasteriCEr.rop.x[5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I3=$abc$98542$abc$94840$new_n6248__new_ O=$abc$98542$abc$94840$new_n6253__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010000000000
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=rasteriCEr.rop.y[2] I2=rasteriCEr.rop.x[6] I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] O=$abc$98542$abc$94840$new_n6248__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6264__new_ I1=$abc$98542$abc$94840$new_n6253__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6270__new_ I1=$abc$98542$abc$94840$new_n6269__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=rasteriCEr.rop.x[5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I3=$abc$98542$abc$94840$new_n6248__new_ O=$abc$98542$abc$94840$new_n6270__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101111010100
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=rasteriCEr.rop.x[5] I2=rasteriCEr.rop.x[4] I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] O=$abc$98542$abc$94840$new_n6269__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:112:fulladd$62099[6] I1=$abc$98542$abc$94840$new_n6253__new_ I2=$abc$98542$abc$94840$new_n6264__new_ I3=$false O=rasteriCEr.rop.fbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011110
.gate SB_LUT4 I0=$abc$98542$new_n4949_ I1=$abc$98542$new_n4488_ I2=$abc$94840$auto$alumacc.cc:491:replace_alu$46242[12] I3=$false O=$abc$94840$auto$rtlil.cc:1832:Not$46250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[9] I1=serial2axis.sfifoInst.o_fill[11] I2=serial2axis.sfifoInst.o_fill[12] I3=serial2axis.sfifoInst.o_fill[10] O=$abc$98542$new_n4949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.commandParser.depthBufferApply I2=rasteriCEr.depthBuffer.stateTileControl[0] I3=rasteriCEr.commandParser.depthBufferCmdCommit O=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46716
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.commandParser.colorBufferApply I2=rasteriCEr.colorBuffer.stateTileControl[0] I3=rasteriCEr.commandParser.colorBufferCmdCommit O=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46584
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4417__new_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tlast I2=$false I3=$false O=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46874
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleWriteColor I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\colorWriteEnable[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\colorWriteEnable[0:0] I1=rasteriCEr.commandParser.configReg[2][0] I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\depthWriteEnable[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n4956_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultWriteColor I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\stepBlendWriteColor[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][5] I1=$abc$98542$abc$94840$new_n6294__new_inv_ I2=$abc$98542$abc$94840$new_n6296__new_inv_ I3=$abc$98542$new_n4961_ O=$abc$98542$new_n4956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$94840$auto$alumacc.cc:491:replace_alu$46306[3] I1=rasteriCEr.commandParser.configReg[2][6] I2=rasteriCEr.commandParser.configReg[2][4] I3=$abc$98542$abc$94840$new_n6290__new_inv_ O=$abc$98542$abc$94840$new_n6294__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6286__new_ I1=$abc$98542$abc$94840$new_n6289__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6290__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][9] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[3] I3=rasteriCEr.commandParser.configReg[2][10] O=$abc$98542$abc$94840$new_n6286__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[0] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[1] I3=rasteriCEr.commandParser.configReg[2][8] O=$abc$98542$abc$94840$new_n6289__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6290__new_inv_ I1=$abc$94840$auto$alumacc.cc:491:replace_alu$46306[3] I2=rasteriCEr.commandParser.configReg[2][4] I3=$abc$98542$abc$94840$new_n6298__new_inv_ O=$abc$98542$new_n4961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][5] I1=rasteriCEr.commandParser.configReg[2][6] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6298__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][5] I1=$abc$94840$auto$alumacc.cc:491:replace_alu$46306[3] I2=rasteriCEr.commandParser.configReg[2][6] I3=rasteriCEr.commandParser.configReg[2][4] O=$abc$98542$abc$94840$new_n6296__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4425__new_inv_ I1=$abc$98542$new_n4965_ I2=resetn I3=rasteriCEr.rop.rasterizerState[2] O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[1] I1=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I2=rasteriCEr.rop.paramIndex[0] I3=$false O=$abc$98542$new_n4965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4425__new_inv_ I1=$abc$98542$abc$94840$new_n4435__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6307__new_inv_ I1=$abc$98542$abc$94840$new_n6306__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[2] I1=rasteriCEr.rop.paramIndex[3] I2=rasteriCEr.rop.paramIndex[4] I3=$abc$98542$abc$94840$new_n4411__new_inv_ O=$abc$98542$abc$94840$new_n6306__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[2] I1=$abc$98542$new_n4965_ I2=resetn I3=$abc$98542$abc$94840$new_n4411__new_inv_ O=$abc$98542$abc$94840$new_n6307__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4435__new_ I1=$abc$98542$abc$94840$new_n6306__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=$abc$98542$abc$94840$new_n6306__new_ I2=$abc$98542$abc$94840$new_n4426__new_inv_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4419__new_ I1=$abc$98542$abc$94840$new_n6306__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3765__new_ I1=$abc$98542$abc$94840$new_n3796__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[2] I1=rasteriCEr.commandParser.streamCounter[0] I2=$abc$98542$abc$94840$new_n3796__new_ I3=rasteriCEr.commandParser.streamCounter[1] O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[1] I1=rasteriCEr.commandParser.streamCounter[2] I2=rasteriCEr.commandParser.streamCounter[0] I3=$abc$98542$abc$94840$new_n3796__new_ O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[2] I1=rasteriCEr.commandParser.streamCounter[1] I2=$abc$98542$abc$94840$new_n3796__new_ I3=rasteriCEr.commandParser.streamCounter[0] O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[1] I1=rasteriCEr.commandParser.streamCounter[0] I2=rasteriCEr.commandParser.streamCounter[2] I3=$abc$98542$abc$94840$new_n3796__new_ O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[3] I1=$abc$98542$abc$94840$new_n4420__new_ I2=rasteriCEr.rop.paramIndex[4] I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6307__new_inv_ I1=$abc$98542$abc$94840$new_n4433__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4433__new_ I1=$abc$98542$abc$94840$new_n4426__new_inv_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4419__new_ I1=$abc$98542$abc$94840$new_n4433__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6307__new_inv_ I1=$abc$98542$abc$94840$new_n4429__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4429__new_ I1=$abc$98542$abc$94840$new_n4435__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6307__new_inv_ I1=$abc$98542$abc$94840$new_n6328__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[4] I2=rasteriCEr.rop.paramIndex[2] I3=rasteriCEr.rop.paramIndex[3] O=$abc$98542$abc$94840$new_n6328__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4435__new_ I1=$abc$98542$abc$94840$new_n6328__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6328__new_ I1=$abc$98542$abc$94840$new_n4426__new_inv_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4419__new_ I1=$abc$98542$abc$94840$new_n6328__new_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$51442[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$abc$98542$new_n3334_ I2=rasteriCEr.commandParser.state[4] I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43374.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I1=serial2axis.m_axis_tvalid I2=rasteriCEr.rop.s_axis_tready I3=rasteriCEr.commandParser.state[2] O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43432.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tlast I1=$abc$98542$new_n3392_ I2=rasteriCEr.commandParser.state[2] I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43421.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial2axis.m_axis_tvalid I1=rasteriCEr.commandParser.m_texture_axis_tvalid I2=rasteriCEr.commandParser.wlsp I3=rasteriCEr.commandParser.state[4] O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43393.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58675[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58650[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58508[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3688__new_ I1=$abc$98542$abc$94840$new_n6347__new_ I2=$abc$98542$new_n4998_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45323.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$98542$new_n3299_ I1=$abc$98542$abc$94840$new_n3675__new_ I2=$abc$98542$abc$94840$new_n3687__new_ I3=rasteriCEr.rop.edgeWalkTryOtherside O=$abc$98542$new_n4998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3686__new_ I1=rasteriCEr.rop.edgeWalkingState[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3687__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingDirection I1=$abc$98542$abc$94840$new_n3674__new_inv_ I2=rasteriCEr.rop.edgeWalkTryOtherside I3=$abc$98542$abc$94840$new_n3706__new_inv_ O=$abc$98542$abc$94840$new_n6347__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111100001100
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[0] I1=$false I2=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I3=rasteriCEr.rop.rasterizerState[2] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I1=rasteriCEr.rop.paramIndex[0] I2=rasteriCEr.rop.paramIndex[1] I3=rasteriCEr.rop.rasterizerState[2] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[2] I1=$abc$94840$auto$wreduce.cc:455:run$46111[2] I2=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I3=rasteriCEr.rop.rasterizerState[2] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[3] I1=$abc$94840$auto$wreduce.cc:455:run$46111[3] I2=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I3=rasteriCEr.rop.rasterizerState[2] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_axis_tready I1=rasteriCEr.rop.m_axis_tvalid I2=$abc$98542$new_n5008_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45521.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$98542$new_n5009_ I1=$abc$98542$abc$94840$new_n3714__new_inv_ I2=$abc$98542$new_n3297_ I3=$abc$98542$abc$94840$new_n3686__new_ O=$abc$98542$new_n5008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[4] I1=rasteriCEr.rop.edgeWalkingState[2] I2=rasteriCEr.rop.edgeWalkingState[0] I3=rasteriCEr.rop.m_axis_tvalid O=$abc$98542$new_n5009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$98542$abc$94840$new_n6153__new_inv_ I3=$abc$98542$abc$94840$new_n6167__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$51442[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$abc$98542$abc$94840$new_n6368__new_ I3=$abc$98542$abc$94840$new_n6371__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$51442[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6149__new_ I1=$abc$98542$abc$94840$new_n6157__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] O=$abc$98542$abc$94840$new_n6368__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$98542$abc$94840$new_n6371__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6157__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$abc$98542$abc$94840$new_n6377__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$51442[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111101000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6377__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6155__new_inv_ I1=$abc$98542$abc$94840$new_n6161__new_ I2=$abc$98542$abc$94840$new_n6146__new_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$51443[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6368__new_ I1=$abc$98542$abc$94840$new_n6371__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] O=$abc$94840$auto$maccmap.cc:112:fulladd$51443[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010001000100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6377__new_ I1=$abc$98542$abc$94840$new_n6157__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] O=$abc$94840$auto$maccmap.cc:112:fulladd$51443[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$94840$auto$maccmap.cc:111:fulladd$51439[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6390__new_inv_ I1=$abc$98542$abc$94840$new_n6395__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$53991[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6005__new_inv_ I1=$abc$98542$abc$94840$new_n6385__new_ I2=$abc$98542$abc$94840$new_n6387__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6390__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4539_ I2=$abc$98542$abc$94840$new_n5585__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10] O=$abc$98542$abc$94840$new_n6005__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4536_ I1=$abc$98542$abc$94840$new_n5603__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] O=$abc$98542$abc$94840$new_n6385__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4542_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9] O=$abc$98542$abc$94840$new_n6387__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] I2=$abc$98542$abc$94840$new_n6391__new_inv_ I3=$abc$98542$abc$94840$new_n6392__new_inv_ O=$abc$98542$abc$94840$new_n6395__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6391__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4542_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10] O=$abc$98542$abc$94840$new_n6392__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6390__new_inv_ I1=$abc$98542$abc$94840$new_n6395__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6398__new_inv_ I1=$abc$98542$abc$94840$new_n6402__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$53991[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6391__new_inv_ I1=$abc$98542$abc$94840$new_n6392__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] O=$abc$98542$abc$94840$new_n6398__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10] O=$abc$98542$abc$94840$new_n6402__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6398__new_inv_ I1=$abc$98542$abc$94840$new_n6402__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6392__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I2=$abc$98542$new_n4813_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6412__new_ I1=$abc$98542$abc$94840$new_n6408__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$53990[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n4813_ I1=$abc$98542$abc$94840$new_n6005__new_inv_ I2=$abc$98542$abc$94840$new_n6385__new_ I3=$abc$98542$abc$94840$new_n6387__new_inv_ O=$abc$98542$abc$94840$new_n6412__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6408__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6005__new_inv_ I1=$abc$98542$new_n4813_ I2=$abc$98542$abc$94840$new_n6408__new_inv_ I3=$abc$98542$abc$94840$new_n6412__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$53991[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6421__new_inv_ I1=$abc$98542$abc$94840$new_n6428__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58438[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6019__new_ I1=$abc$98542$abc$94840$new_n6418__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] O=$abc$98542$abc$94840$new_n6421__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6019__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6418__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$abc$98542$abc$94840$new_n6416__new_ I3=$abc$98542$abc$94840$new_n6423__new_ O=$abc$98542$abc$94840$new_n6428__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6416__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6423__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6421__new_inv_ I1=$abc$98542$abc$94840$new_n6428__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6431__new_inv_ I1=$abc$98542$abc$94840$new_n6435__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58438[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6416__new_ I1=$abc$98542$abc$94840$new_n6423__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$98542$abc$94840$new_n6431__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] O=$abc$98542$abc$94840$new_n6435__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6431__new_inv_ I1=$abc$98542$abc$94840$new_n6435__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6423__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$abc$98542$abc$94840$new_n6018__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6018__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$98542$abc$94840$new_n6020__new_inv_ I3=$abc$98542$abc$94840$new_n6443__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58437[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6019__new_ I1=$abc$98542$abc$94840$new_n6018__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6020__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6019__new_ I3=$abc$98542$abc$94840$new_n6418__new_ O=$abc$98542$abc$94840$new_n6443__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6020__new_inv_ I1=$abc$98542$abc$94840$new_n6443__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] O=$abc$94840$auto$maccmap.cc:112:fulladd$58438[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6031__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$98542$abc$94840$new_n6448__new_ I2=$abc$98542$abc$94840$new_n6031__new_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58456[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6448__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$98542$new_n5066_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6450__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$false O=$abc$98542$new_n5066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6450__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6031__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6032__new_ I1=$abc$98542$abc$94840$new_n6464__new_ I2=$abc$98542$abc$94840$new_n6460__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58452[0] I1=$abc$98542$abc$94840$new_n6031__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6032__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6450__new_inv_ I3=$abc$98542$abc$94840$new_n6462__new_ O=$abc$98542$abc$94840$new_n6464__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6462__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6460__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6470__new_ I1=$abc$98542$abc$94840$new_n6031__new_ I2=$abc$98542$abc$94840$new_n6448__new_ I3=$abc$98542$abc$94840$new_n6469__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58455[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6450__new_inv_ I1=$abc$98542$abc$94840$new_n6462__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] O=$abc$98542$abc$94840$new_n6470__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6469__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6032__new_ I1=$abc$98542$abc$94840$new_n6464__new_ I2=$abc$98542$abc$94840$new_n6460__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58456[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6470__new_ I1=$abc$98542$abc$94840$new_n6469__new_ I2=$abc$98542$abc$94840$new_n6031__new_ I3=$abc$98542$abc$94840$new_n6448__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58456[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100110111010100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$abc$98542$abc$94840$new_n6191__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58511[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$abc$98542$abc$94840$new_n6480__new_ I3=$abc$98542$abc$94840$new_n6483__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58511[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6177__new_ I1=$abc$98542$abc$94840$new_n6174__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] O=$abc$98542$abc$94840$new_n6480__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$98542$abc$94840$new_n6483__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$98542$abc$94840$new_n6481__new_ I2=$abc$98542$abc$94840$new_n6488__new_ I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] O=$abc$94840$auto$maccmap.cc:111:fulladd$58511[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001000111100
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58508[6] I1=$abc$98542$abc$94840$new_n6172__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6481__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6488__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6171__new_ I1=$abc$98542$abc$94840$new_n6176__new_inv_ I2=$abc$98542$abc$94840$new_n6177__new_ I3=$abc$98542$abc$94840$new_n6181__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58512[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6480__new_ I1=$abc$98542$abc$94840$new_n6483__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] O=$abc$94840$auto$maccmap.cc:112:fulladd$58512[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010001000100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$98542$abc$94840$new_n6481__new_ I2=$abc$98542$abc$94840$new_n6488__new_ I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] O=$abc$94840$auto$maccmap.cc:112:fulladd$58512[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110011000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$94840$auto$maccmap.cc:111:fulladd$58508[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6046__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6499__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I1=$abc$98542$abc$94840$new_n6497__new_ I2=$abc$98542$new_n5095_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58530[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$false I3=$false O=$abc$98542$new_n5095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6497__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n5095_ I1=$abc$98542$abc$94840$new_n6497__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6046__new_ I1=$abc$98542$abc$94840$new_n6499__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$abc$98542$abc$94840$new_n6047__new_inv_ I3=$abc$98542$abc$94840$new_n6514__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0] I1=$abc$98542$abc$94840$new_n6046__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6047__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6497__new_ I1=$abc$98542$abc$94840$new_n6512__new_inv_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6514__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] O=$abc$98542$abc$94840$new_n6512__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$abc$98542$abc$94840$new_n6519__new_ I3=$abc$98542$abc$94840$new_n6520__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58529[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6497__new_ I1=$abc$98542$abc$94840$new_n6512__new_inv_ I2=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0] I3=$abc$98542$abc$94840$new_n6499__new_ O=$abc$98542$abc$94840$new_n6519__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$abc$98542$abc$94840$new_n6046__new_ I3=$false O=$abc$98542$abc$94840$new_n6520__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6047__new_inv_ I1=$abc$98542$abc$94840$new_n6514__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] O=$abc$94840$auto$maccmap.cc:112:fulladd$58530[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6519__new_ I1=$abc$98542$abc$94840$new_n6520__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] O=$abc$94840$auto$maccmap.cc:112:fulladd$58530[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010001000100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6236__new_ I1=$abc$98542$abc$94840$new_n6222__new_inv_ I2=$abc$98542$abc$94840$new_n6221__new_inv_ I3=$abc$98542$abc$94840$new_n6239__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58678[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I2=$abc$98542$abc$94840$new_n6534__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58678[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6223__new_ I1=$abc$98542$abc$94840$new_n6225__new_inv_ I2=$abc$98542$abc$94840$new_n6532__new_ I3=$abc$98542$abc$94840$new_n6228__new_inv_ O=$abc$98542$abc$94840$new_n6534__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110001011010
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6223__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] O=$abc$98542$abc$94840$new_n6532__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I1=$abc$98542$abc$94840$new_n6531__new_inv_ I2=$abc$98542$abc$94840$new_n6536__new_inv_ I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] O=$abc$94840$auto$maccmap.cc:111:fulladd$58678[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001000111100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6222__new_inv_ I1=$abc$94840$auto$maccmap.cc:111:fulladd$58675[6] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6531__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6536__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6220__new_inv_ I1=$abc$98542$abc$94840$new_n6224__new_ I2=$abc$98542$abc$94840$new_n6225__new_inv_ I3=$abc$98542$abc$94840$new_n6228__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58679[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I2=$abc$98542$abc$94840$new_n6532__new_ I3=$abc$98542$abc$94840$new_n6534__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58679[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I1=$abc$98542$abc$94840$new_n6531__new_inv_ I2=$abc$98542$abc$94840$new_n6536__new_inv_ I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] O=$abc$94840$auto$maccmap.cc:112:fulladd$58679[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110011000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] O=$abc$94840$auto$maccmap.cc:111:fulladd$58675[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58574[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58575[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58727[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58728[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6059__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6580__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=$abc$98542$abc$94840$new_n6577__new_inv_ I2=$abc$98542$abc$94840$new_n6576__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58593[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6576__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$abc$94840$new_n5748__new_ I2=$abc$98542$new_n4600_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] O=$abc$98542$abc$94840$new_n6577__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6576__new_inv_ I1=$abc$98542$abc$94840$new_n6577__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101001000100010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6059__new_inv_ I1=$abc$98542$abc$94840$new_n6580__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6060__new_ I1=$abc$98542$abc$94840$new_n6588__new_inv_ I2=$abc$98542$abc$94840$new_n6592__new_ I3=$abc$98542$abc$94840$new_n6577__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] O=$abc$98542$abc$94840$new_n6060__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6588__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] I2=$abc$98542$abc$94840$new_n6590__new_ I3=$false O=$abc$98542$abc$94840$new_n6592__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5745__new_ I1=$abc$98542$abc$94840$new_n5690__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] I3=$false O=$abc$98542$abc$94840$new_n6590__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] I2=$abc$98542$abc$94840$new_n6600__new_ I3=$abc$98542$abc$94840$new_n6599__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58592[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] O=$abc$98542$abc$94840$new_n6600__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6577__new_inv_ I1=$abc$98542$abc$94840$new_n6590__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] O=$abc$98542$abc$94840$new_n6599__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6060__new_ I1=$abc$98542$abc$94840$new_n6588__new_inv_ I2=$abc$98542$abc$94840$new_n6592__new_ I3=$abc$98542$abc$94840$new_n6577__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58593[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6600__new_ I1=$abc$98542$abc$94840$new_n6599__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] O=$abc$94840$auto$maccmap.cc:112:fulladd$58593[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000100010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58734[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58735[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] I2=$abc$98542$abc$94840$new_n6626__new_inv_ I3=$abc$98542$abc$94840$new_n6629__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58611[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6073__new_inv_ I1=$abc$98542$abc$94840$new_n6621__new_ I2=$abc$98542$abc$94840$new_n6623__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6626__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$abc$94840$new_n5732__new_ I2=$abc$98542$new_n4600_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] O=$abc$98542$abc$94840$new_n6073__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4618_ I1=$abc$98542$new_n4619_ I2=$abc$98542$abc$94840$new_n5690__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] O=$abc$98542$abc$94840$new_n6621__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$abc$94840$new_n5737__new_inv_ I2=$abc$98542$new_n4607_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] O=$abc$98542$abc$94840$new_n6623__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6622__new_inv_ I1=$abc$98542$abc$94840$new_n6628__new_inv_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6629__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$abc$94840$new_n5732__new_ I2=$abc$98542$new_n4600_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] O=$abc$98542$abc$94840$new_n6622__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$abc$94840$new_n5737__new_inv_ I2=$abc$98542$new_n4607_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] O=$abc$98542$abc$94840$new_n6628__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] I2=$abc$98542$abc$94840$new_n6626__new_inv_ I3=$abc$98542$abc$94840$new_n6629__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6634__new_inv_ I1=$abc$98542$abc$94840$new_n6638__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58611[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6622__new_inv_ I1=$abc$98542$abc$94840$new_n6628__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] O=$abc$98542$abc$94840$new_n6634__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] O=$abc$98542$abc$94840$new_n6638__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6634__new_inv_ I1=$abc$98542$abc$94840$new_n6638__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6628__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] I2=$abc$98542$abc$94840$new_n6072__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] I2=$abc$98542$abc$94840$new_n6647__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58610[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6072__new_inv_ I1=$abc$98542$abc$94840$new_n6073__new_inv_ I2=$abc$98542$abc$94840$new_n6621__new_ I3=$abc$98542$abc$94840$new_n6623__new_inv_ O=$abc$98542$abc$94840$new_n6647__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I2=$abc$98542$abc$94840$new_n6644__new_ I3=$abc$98542$abc$94840$new_n6647__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58611[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6073__new_inv_ I1=$abc$98542$abc$94840$new_n6621__new_ I2=$abc$98542$abc$94840$new_n6623__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6644__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6655__new_inv_ I1=$abc$98542$abc$94840$new_n6660__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58753[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6098__new_inv_ I1=$abc$98542$abc$94840$new_n6650__new_ I2=$abc$98542$abc$94840$new_n6652__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6655__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4551_ I2=$abc$98542$abc$94840$new_n5585__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14] O=$abc$98542$abc$94840$new_n6098__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4549_ I1=$abc$98542$abc$94840$new_n5620__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] O=$abc$98542$abc$94840$new_n6650__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4554_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13] O=$abc$98542$abc$94840$new_n6652__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] I2=$abc$98542$abc$94840$new_n6656__new_inv_ I3=$abc$98542$abc$94840$new_n6657__new_inv_ O=$abc$98542$abc$94840$new_n6660__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6656__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4554_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14] O=$abc$98542$abc$94840$new_n6657__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6655__new_inv_ I1=$abc$98542$abc$94840$new_n6660__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6663__new_inv_ I1=$abc$98542$abc$94840$new_n6667__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58753[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6656__new_inv_ I1=$abc$98542$abc$94840$new_n6657__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] O=$abc$98542$abc$94840$new_n6663__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14] O=$abc$98542$abc$94840$new_n6667__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6663__new_inv_ I1=$abc$98542$abc$94840$new_n6667__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6657__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I2=$abc$98542$new_n4863_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6677__new_ I1=$abc$98542$abc$94840$new_n6673__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58752[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n4863_ I1=$abc$98542$abc$94840$new_n6098__new_inv_ I2=$abc$98542$abc$94840$new_n6650__new_ I3=$abc$98542$abc$94840$new_n6652__new_inv_ O=$abc$98542$abc$94840$new_n6677__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6673__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6098__new_inv_ I1=$abc$98542$new_n4863_ I2=$abc$98542$abc$94840$new_n6673__new_inv_ I3=$abc$98542$abc$94840$new_n6677__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58753[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58759[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58760[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6701__new_inv_ I1=$abc$98542$abc$94840$new_n6707__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58629[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6087__new_ I1=$abc$98542$abc$94840$new_n6697__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] O=$abc$98542$abc$94840$new_n6701__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6087__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6697__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$abc$98542$abc$94840$new_n6695__new_ I3=$abc$98542$abc$94840$new_n6703__new_ O=$abc$98542$abc$94840$new_n6707__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6695__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6703__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6709__new_inv_ I1=$abc$98542$abc$94840$new_n6713__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58629[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6695__new_ I1=$abc$98542$abc$94840$new_n6703__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$98542$abc$94840$new_n6709__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] O=$abc$98542$abc$94840$new_n6713__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6701__new_inv_ I1=$abc$98542$abc$94840$new_n6707__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6709__new_inv_ I1=$abc$98542$abc$94840$new_n6713__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6703__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] I2=$abc$98542$abc$94840$new_n6086__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6086__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I2=$abc$98542$abc$94840$new_n6088__new_inv_ I3=$abc$98542$abc$94840$new_n6722__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58628[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6087__new_ I1=$abc$98542$abc$94840$new_n6086__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6088__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] I2=$abc$98542$abc$94840$new_n6087__new_ I3=$abc$98542$abc$94840$new_n6697__new_ O=$abc$98542$abc$94840$new_n6722__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6088__new_inv_ I1=$abc$98542$abc$94840$new_n6722__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] O=$abc$94840$auto$maccmap.cc:112:fulladd$58629[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110100010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58636[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58635[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6748__new_ I1=$abc$98542$abc$94840$new_n6755__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58781[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6111__new_inv_ I1=$abc$98542$abc$94840$new_n6742__new_ I2=$abc$98542$abc$94840$new_n6745__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6748__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6111__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6742__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6745__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I2=$abc$98542$abc$94840$new_n6743__new_inv_ I3=$abc$98542$abc$94840$new_n6750__new_inv_ O=$abc$98542$abc$94840$new_n6755__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6743__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6750__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$abc$98542$abc$94840$new_n6757__new_ I3=$abc$98542$abc$94840$new_n6751__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58781[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6743__new_inv_ I1=$abc$98542$abc$94840$new_n6750__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] O=$abc$98542$abc$94840$new_n6757__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6751__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6748__new_ I1=$abc$98542$abc$94840$new_n6755__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$abc$98542$abc$94840$new_n6757__new_ I3=$abc$98542$abc$94840$new_n6751__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6750__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I2=$abc$98542$new_n5295_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I2=$false I3=$false O=$abc$98542$new_n5295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6772__new_ I1=$abc$98542$abc$94840$new_n6768__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58780[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n5295_ I1=$abc$98542$abc$94840$new_n6111__new_inv_ I2=$abc$98542$abc$94840$new_n6742__new_ I3=$abc$98542$abc$94840$new_n6745__new_inv_ O=$abc$98542$abc$94840$new_n6772__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6768__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6111__new_inv_ I1=$abc$98542$new_n5295_ I2=$abc$98542$abc$94840$new_n6768__new_inv_ I3=$abc$98542$abc$94840$new_n6772__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58781[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6195__new_inv_ I1=$abc$98542$abc$94840$new_n6203__new_ I2=$abc$98542$abc$94840$new_n6200__new_inv_ I3=$abc$98542$abc$94840$new_n6208__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58654[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010101000111100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6198__new_inv_ I1=$abc$98542$abc$94840$new_n6201__new_inv_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6203__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6776__new_inv_ I1=$abc$98542$abc$94840$new_n6779__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] O=$abc$94840$auto$maccmap.cc:112:fulladd$58654[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010001000100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6198__new_inv_ I1=$abc$98542$abc$94840$new_n6200__new_inv_ I2=$abc$98542$abc$94840$new_n6201__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6776__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] O=$abc$98542$abc$94840$new_n6779__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] I1=$abc$98542$abc$94840$new_n6787__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I3=$abc$98542$abc$94840$new_n6784__new_inv_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58654[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I2=$abc$98542$abc$94840$new_n6197__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] O=$abc$98542$abc$94840$new_n6784__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=$abc$98542$abc$94840$new_n6197__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] O=$abc$98542$abc$94840$new_n6787__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$58650[0] I1=$abc$98542$abc$94840$new_n6197__new_inv_ I2=$abc$98542$abc$94840$new_n6196__new_inv_ I3=$abc$98542$abc$94840$new_n6215__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58653[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] I2=$abc$98542$abc$94840$new_n6776__new_inv_ I3=$abc$98542$abc$94840$new_n6779__new_ O=$abc$94840$auto$maccmap.cc:111:fulladd$58653[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010000111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] I2=$abc$98542$abc$94840$new_n6787__new_inv_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58653[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] I2=$abc$98542$new_n4914_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58650[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6799__new_inv_ I1=$abc$98542$abc$94840$new_n6804__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58799[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6124__new_inv_ I1=$abc$98542$abc$94840$new_n6794__new_ I2=$abc$98542$abc$94840$new_n6796__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n6799__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5585__new_ I2=$abc$98542$new_n4522_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6] O=$abc$98542$abc$94840$new_n6124__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$new_n4517_ I1=$abc$98542$abc$94840$new_n5580__new_ I2=$abc$98542$new_n4514_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] O=$abc$98542$abc$94840$new_n6794__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5591__new_ I2=$abc$98542$new_n4527_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5] O=$abc$98542$abc$94840$new_n6796__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] I2=$abc$98542$abc$94840$new_n6800__new_inv_ I3=$abc$98542$abc$94840$new_n6801__new_inv_ O=$abc$98542$abc$94840$new_n6804__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6800__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5591__new_ I2=$abc$98542$new_n4527_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6] O=$abc$98542$abc$94840$new_n6801__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6799__new_inv_ I1=$abc$98542$abc$94840$new_n6804__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6807__new_inv_ I1=$abc$98542$abc$94840$new_n6811__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58799[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6800__new_inv_ I1=$abc$98542$abc$94840$new_n6801__new_inv_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] O=$abc$98542$abc$94840$new_n6807__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6] O=$abc$98542$abc$94840$new_n6811__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6807__new_inv_ I1=$abc$98542$abc$94840$new_n6811__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6801__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6124__new_inv_ I1=$abc$98542$new_n4876_ I2=$abc$98542$abc$94840$new_n6817__new_inv_ I3=$abc$98542$abc$94840$new_n6819__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$58799[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6817__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I2=$abc$98542$new_n4876_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6819__new_ I1=$abc$98542$abc$94840$new_n6817__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58798[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n4876_ I1=$abc$98542$abc$94840$new_n6124__new_inv_ I2=$abc$98542$abc$94840$new_n6794__new_ I3=$abc$98542$abc$94840$new_n6796__new_inv_ O=$abc$98542$abc$94840$new_n6819__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100101110110100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58806[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58805[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[4] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[5] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[6] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[7] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[1] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[2] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[3] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$58660[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[0] I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$58661[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6860__new_inv_ I1=$abc$98542$abc$94840$new_n6867__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62007[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6138__new_ I1=$abc$98542$abc$94840$new_n6857__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] O=$abc$98542$abc$94840$new_n6860__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6138__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6857__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$abc$98542$abc$94840$new_n6855__new_ I3=$abc$98542$abc$94840$new_n6862__new_ O=$abc$98542$abc$94840$new_n6867__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011101111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6855__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6862__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6860__new_inv_ I1=$abc$98542$abc$94840$new_n6867__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6870__new_inv_ I1=$abc$98542$abc$94840$new_n6874__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62007[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6855__new_ I1=$abc$98542$abc$94840$new_n6862__new_ I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] O=$abc$98542$abc$94840$new_n6870__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I3=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] O=$abc$98542$abc$94840$new_n6874__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6870__new_inv_ I1=$abc$98542$abc$94840$new_n6874__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6862__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6139__new_inv_ I1=$abc$98542$abc$94840$new_n6881__new_inv_ I2=$abc$98542$abc$94840$new_n6858__new_ I3=$abc$98542$abc$94840$new_n6857__new_ O=$abc$94840$auto$maccmap.cc:112:fulladd$62007[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6138__new_ I1=$abc$98542$abc$94840$new_n6137__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n6139__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6137__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] I2=$abc$98542$abc$94840$new_n6138__new_ I3=$false O=$abc$98542$abc$94840$new_n6858__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n6881__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] I2=$abc$98542$abc$94840$new_n6137__new_ I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6139__new_inv_ I1=$abc$98542$abc$94840$new_n6858__new_ I2=$abc$98542$abc$94840$new_n6857__new_ I3=$abc$98542$abc$94840$new_n6881__new_inv_ O=$abc$94840$auto$maccmap.cc:111:fulladd$62006[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6263__new_ I1=$abc$98542$abc$94840$new_n6901__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6262__new_inv_ I1=$abc$98542$abc$94840$new_n6259__new_ I2=$abc$98542$abc$94840$new_n6260__new_ I3=$false O=$abc$98542$abc$94840$new_n6263__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=rasteriCEr.rop.y[3] I2=$abc$98542$abc$94840$new_n6887__new_ I3=$abc$98542$abc$94840$new_n6897__new_ O=$abc$98542$abc$94840$new_n6901__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6257__new_ I1=$abc$98542$abc$94840$new_n6260__new_ I2=rasteriCEr.rop.x[6] I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] O=$abc$98542$abc$94840$new_n6887__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6888__new_inv_ I1=$abc$98542$abc$94840$new_n6891__new_ I2=rasteriCEr.rop.y[3] I3=rasteriCEr.rop.y[4] O=$abc$98542$abc$94840$new_n6897__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=rasteriCEr.rop.x[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I2=rasteriCEr.rop.y[1] I3=$false O=$abc$98542$abc$94840$new_n6888__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110001
.gate SB_LUT4 I0=rasteriCEr.rop.x[8] I1=rasteriCEr.rop.y[1] I2=rasteriCEr.rop.y[2] I3=$false O=$abc$98542$abc$94840$new_n6891__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6903__new_ I1=$abc$98542$abc$94840$new_n6913__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6887__new_ I1=rasteriCEr.rop.y[2] I2=rasteriCEr.rop.y[3] I3=$abc$98542$abc$94840$new_n6897__new_ O=$abc$98542$abc$94840$new_n6903__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010100011111110
.gate SB_LUT4 I0=rasteriCEr.rop.y[3] I1=rasteriCEr.rop.y[4] I2=$abc$98542$abc$94840$new_n6904__new_ I3=$abc$98542$abc$94840$new_n6910__new_inv_ O=$abc$98542$abc$94840$new_n6913__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000100011110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6888__new_inv_ I1=$abc$98542$abc$94840$new_n6891__new_ I2=rasteriCEr.rop.y[3] I3=rasteriCEr.rop.y[4] O=$abc$98542$abc$94840$new_n6904__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001000101011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6260__new_ I1=$abc$98542$abc$94840$new_n6905__new_inv_ I2=rasteriCEr.rop.y[4] I3=rasteriCEr.rop.y[5] O=$abc$98542$abc$94840$new_n6910__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=rasteriCEr.rop.x[8] I1=rasteriCEr.rop.y[1] I2=rasteriCEr.rop.y[2] I3=$false O=$abc$98542$abc$94840$new_n6905__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6915__new_inv_ I1=$abc$98542$abc$94840$new_n6924__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6904__new_ I1=rasteriCEr.rop.y[3] I2=rasteriCEr.rop.y[4] I3=$abc$98542$abc$94840$new_n6910__new_inv_ O=$abc$98542$abc$94840$new_n6915__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010100011111110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6916__new_ I1=$abc$98542$abc$94840$new_n6920__new_inv_ I2=rasteriCEr.rop.y[6] I3=$false O=$abc$98542$abc$94840$new_n6924__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6905__new_inv_ I1=rasteriCEr.rop.y[5] I2=$abc$98542$abc$94840$new_n6260__new_ I3=rasteriCEr.rop.y[4] O=$abc$98542$abc$94840$new_n6916__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111011101000
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=rasteriCEr.rop.y[3] I2=rasteriCEr.rop.y[4] I3=rasteriCEr.rop.y[5] O=$abc$98542$abc$94840$new_n6920__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010101111010100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6923__new_ I1=$abc$98542$abc$94840$new_n6937__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:112:fulladd$62099[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6916__new_ I1=$abc$98542$abc$94840$new_n6920__new_inv_ I2=rasteriCEr.rop.y[6] I3=$false O=$abc$98542$abc$94840$new_n6923__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6926__new_ I1=$abc$98542$abc$94840$new_n6933__new_inv_ I2=rasteriCEr.rop.y[6] I3=rasteriCEr.rop.y[7] O=$abc$98542$abc$94840$new_n6937__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=rasteriCEr.rop.y[6] I1=$abc$98542$abc$94840$new_n6920__new_inv_ I2=$abc$98542$new_n5408_ I3=$false O=$abc$98542$abc$94840$new_n6926__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=rasteriCEr.rop.y[3] I2=rasteriCEr.rop.y[4] I3=rasteriCEr.rop.y[5] O=$abc$98542$new_n5408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000011
.gate SB_LUT4 I0=rasteriCEr.rop.y[3] I1=rasteriCEr.rop.y[4] I2=rasteriCEr.rop.y[5] I3=rasteriCEr.rop.y[6] O=$abc$98542$abc$94840$new_n6933__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101010000101011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6926__new_ I1=$abc$98542$abc$94840$new_n6933__new_inv_ I2=rasteriCEr.rop.y[6] I3=rasteriCEr.rop.y[7] O=$abc$98542$abc$94840$new_n6936__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100010100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6939__new_ I1=$abc$98542$abc$94840$new_n6943__new_ I2=$abc$94840$auto$maccmap.cc:111:fulladd$62083[12] I3=$false O=$abc$98542$abc$94840$new_n6946__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6933__new_inv_ I1=rasteriCEr.rop.y[6] I2=rasteriCEr.rop.y[7] I3=$abc$98542$abc$94840$new_n6932__new_inv_ O=$abc$98542$abc$94840$new_n6939__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=rasteriCEr.rop.y[3] I1=rasteriCEr.rop.y[6] I2=rasteriCEr.rop.y[4] I3=rasteriCEr.rop.y[5] O=$abc$98542$abc$94840$new_n6932__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100011100
.gate SB_LUT4 I0=rasteriCEr.rop.y[4] I1=rasteriCEr.rop.y[5] I2=rasteriCEr.rop.y[7] I3=rasteriCEr.rop.y[6] O=$abc$98542$abc$94840$new_n6943__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010011010010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6270__new_ I1=$abc$98542$abc$94840$new_n6269__new_ I2=$false I3=$false O=rasteriCEr.rop.fbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6263__new_ I1=$abc$98542$abc$94840$new_n6901__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6903__new_ I1=$abc$98542$abc$94840$new_n6913__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6915__new_inv_ I1=$abc$98542$abc$94840$new_n6924__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6923__new_ I1=$abc$98542$abc$94840$new_n6937__new_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6936__new_ I1=$abc$98542$abc$94840$new_n6946__new_inv_ I2=$false I3=$false O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.rop.y[6] I1=rasteriCEr.rop.y[5] I2=rasteriCEr.rop.y[7] I3=$false O=$abc$98542$abc$94840$new_n6955__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=rasteriCEr.rop.y[4] I1=rasteriCEr.rop.y[6] I2=rasteriCEr.rop.y[5] I3=rasteriCEr.rop.y[7] O=$abc$98542$abc$94840$new_n6942__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000001101
.gate SB_LUT4 I0=rasteriCEr.rop.x[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I2=rasteriCEr.rop.y[1] I3=rasteriCEr.rop.x[5] O=rasteriCEr.rop.fbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010001001011
.gate SB_LUT4 I0=rasteriCEr.rop.x[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] I2=$false I3=$false O=rasteriCEr.rop.fbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.enablePipeline I1=$false I2=$false I3=$false O=$abc$94840$auto$rtlil.cc:1969:NotGate$94827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=resetn I1=$false I2=$false I3=$false O=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.depthBufferApply I1=$false I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.depthBuffer.$procmux$43852_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.colorBufferApply I1=$false I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.colorBuffer.$procmux$43852_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_cs I1=$false I2=$false I3=$false O=serial2axis.spiSlave.i_SPI_CS_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.y[9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.spiSlave.r_RX_Bit_Count[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:309:simplemap_lut$73408[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial2axis.sfifoInst.wr_addr[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:309:simplemap_lut$73503[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][30] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][30] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][30] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][30] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][0] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][1] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][2] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][3] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][4] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][5] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][6] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][7] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][8] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][9] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][10] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][11] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][12] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][13] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][14] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][15] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][16] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][17] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][18] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][19] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][20] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][21] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][22] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][23] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][24] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][25] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][26] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][27] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][28] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][29] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][30] I1=$false I2=$false I3=$false O=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$94840$auto$simplemap.cc:250:simplemap_eqne$81610[3] I1=$false I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$procmux$43564_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$94840$auto$rtlil.cc:1874:Eq$47780 I1=$false I2=$false I3=$false O=$abc$94840$auto$rtlil.cc:1874:Eq$47793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3777__new_ I1=$abc$98542$abc$94840$new_n3857__new_ I2=serial2axis.m_axis_tvalid I3=rasteriCEr.commandParser.state[3] O=$abc$98542$new_n5748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$98542$new_n3387_ I1=$abc$98542$new_n5748_ I2=resetn I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3857__new_ I1=serial2axis.m_axis_tdata[2] I2=serial2axis.m_axis_tdata[0] I3=$abc$98542$abc$94840$new_n3859__new_ O=$abc$98542$abc$94840$new_n4072__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=rasteriCEr.commandParser.streamCounter[0] I2=$abc$98542$abc$94840$new_n4072__new_inv_ I3=$abc$98542$abc$94840$new_n3776__new_inv_ O=$abc$98542$abc$94840$new_n4074__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[0] I2=$abc$98542$abc$94840$new_n4074__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53035_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[4] I1=rasteriCEr.commandParser.state[2] I2=rasteriCEr.commandParser.streamCounter[1] I3=rasteriCEr.commandParser.streamCounter[0] O=$abc$98542$new_n5753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=$abc$98542$abc$94840$new_n3794__new_ I2=$abc$98542$new_n5753_ I3=rasteriCEr.commandParser.streamCounter[1] O=$abc$98542$new_n5754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010000011001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3857__new_ I1=serial2axis.m_axis_tdata[3] I2=serial2axis.m_axis_tdata[1] I3=$abc$98542$abc$94840$new_n3859__new_ O=$abc$98542$new_n5755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$98542$new_n5755_ I1=$abc$98542$abc$94840$new_n3776__new_inv_ I2=$abc$98542$new_n5754_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53036_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4230__new_inv_ I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=lcd.streamAddr[0] I3=lcd.streamAddr[1] O=$abc$98542$new_n5757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111000000
.gate SB_LUT4 I0=lcd.streamAddr[1] I1=$abc$98542$abc$94840$new_n4230__new_inv_ I2=$abc$98542$new_n5757_ I3=$abc$98542$abc$94840$new_n3891__new_ O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52082_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=lcd.serializerCacheWorking[4] I1=lcd.serializerCacheWorking[0] I2=lcd.serCount[1] I3=lcd.serCount[2] O=$abc$98542$new_n5759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=lcd.serializerCacheWorking[6] I1=lcd.serializerCacheWorking[2] I2=lcd.serCount[1] I3=$abc$98542$new_n5759_ O=$abc$98542$new_n5760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[2][2] I1=$abc$98542$abc$94840$new_n4484__new_ I2=$abc$94840$auto$alumacc.cc:491:replace_alu$46317[15] I3=rasteriCEr.commandParser.configReg[2][1] O=$abc$98542$new_n5761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111101110110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1] I2=rasteriCEr.colorBuffer.counter[1] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n5763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4167__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.colorBuffer.ramTile.write O=$abc$98542$new_n5764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4173__new_ I1=$abc$98542$new_n5763_ I2=rasteriCEr.colorBuffer.commandRunning I3=$abc$98542$new_n5764_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0] I2=rasteriCEr.depthBuffer.commandRunning I3=rasteriCEr.depthBuffer.ramTile.write O=$abc$98542$new_n5766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counterNext[0] I1=rasteriCEr.depthBuffer.counter[0] I2=rasteriCEr.depthBuffer.stateTileControl[2] I3=$abc$98542$new_n5766_ O=$abc$98542$new_n5767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$98542$new_n5766_ I1=$abc$98542$new_n5767_ I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] I2=$abc$98542$abc$94840$new_n5764__new_ I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n5769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[0] I1=$abc$98542$new_n5769_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] I2=$abc$98542$abc$94840$new_n5764__new_ I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n5771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[1] I1=$abc$98542$new_n5771_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] I2=$abc$98542$abc$94840$new_n5764__new_ I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n5773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[0] I1=$abc$98542$new_n5773_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[8] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] I2=$abc$98542$abc$94840$new_n5764__new_ I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n5775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[0] I1=$abc$98542$new_n5775_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[14] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] I2=$abc$98542$abc$94840$new_n5764__new_ I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n5777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[2] I1=$abc$98542$new_n5777_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111100
.gate SB_LUT4 I0=$abc$94840$auto$maccmap.cc:111:fulladd$62083[12] I1=$abc$98542$abc$94840$new_n6943__new_ I2=$abc$98542$abc$94840$new_n6942__new_ I3=$abc$98542$abc$94840$new_n6939__new_ O=$abc$98542$new_n5779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110111001011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4488__new_inv_ I1=$abc$98542$new_n5761_ I2=rasteriCEr.commandParser.configReg[2][3] I3=rasteriCEr.commandParser.configReg[2][0] O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\stepTexEnvResultWriteColor[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010111111111
.gate SB_LUT4 I0=$abc$98542$new_n3265_ I1=$abc$94840$auto$alumacc.cc:491:replace_alu$46361[12] I2=$abc$98542$abc$94840$new_n3637__new_ I3=resetn O=$abc$94840$auto$ice40_ffinit.cc:140:execute$94592
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3628__new_ I1=$abc$98542$new_n3268_ I2=$false I3=$false O=$abc$98542$new_n3265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[6] I1=serial2axis.sfifoInst.o_fill[7] I2=serial2axis.sfifoInst.o_fill[8] I3=$abc$98542$abc$94840$new_n3627__new_ O=$abc$98542$abc$94840$new_n3628__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[2] I1=serial2axis.sfifoInst.o_fill[3] I2=serial2axis.sfifoInst.o_fill[4] I3=serial2axis.sfifoInst.o_fill[5] O=$abc$98542$abc$94840$new_n3627__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[1] I1=serial2axis.sfifoInst.o_fill[12] I2=$abc$98542$new_n3269_ I3=serial2axis.sfifoInst.o_fill[0] O=$abc$98542$new_n3268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[9] I1=serial2axis.sfifoInst.o_fill[10] I2=serial2axis.sfifoInst.o_fill[11] I3=$false O=$abc$98542$new_n3269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=serial2axis.sfifoInst.r_full I1=serial2axis.spiSlave.o_RX_DV I2=$abc$98542$abc$94840$new_n3635__new_ I3=$false O=$abc$98542$abc$94840$new_n3637__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=serial2axis.fifoReadEnable I2=$false I3=$false O=$abc$98542$abc$94840$new_n3635__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3273_ I1=rasteriCEr.depthBuffer.stateTileControl[2] I2=rasteriCEr.depthBuffer.stateTileControl[3] I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3640__new_ I1=$abc$98542$abc$94840$new_n3643__new_ I2=$abc$98542$abc$94840$new_n3650__new_ I3=$abc$98542$abc$94840$new_n3647__new_ O=$abc$98542$new_n3273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[0] I1=rasteriCEr.depthBuffer.counter[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3640__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[10] I1=rasteriCEr.depthBuffer.counter[2] I2=rasteriCEr.depthBuffer.counter[3] I3=rasteriCEr.depthBuffer.counter[4] O=$abc$98542$abc$94840$new_n3643__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[5] I1=rasteriCEr.depthBuffer.counter[6] I2=rasteriCEr.depthBuffer.counter[7] I3=rasteriCEr.depthBuffer.counter[8] O=$abc$98542$abc$94840$new_n3650__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[9] I1=rasteriCEr.depthBuffer.counter[11] I2=rasteriCEr.depthBuffer.counter[12] I3=rasteriCEr.depthBuffer.counter[13] O=$abc$98542$abc$94840$new_n3647__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.fragmentPipeline.s_axis_tready I2=rasteriCEr.rop.rasterizerState[3] I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3719__new_ I2=$abc$98542$new_n3280_ I3=$abc$98542$new_n3298_ O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$new_n3297_ I1=$abc$98542$abc$94840$new_n3714__new_inv_ I2=$abc$98542$abc$94840$new_n3713__new_ I3=$false O=$abc$98542$new_n3280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=rasteriCEr.rop.edgeWalkingState[0] I2=$abc$98542$abc$94840$new_n3675__new_ I3=$false O=$abc$98542$abc$94840$new_n3714__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$98542$new_n3285_ I1=$abc$98542$new_n3288_ I2=$abc$94840$auto$alumacc.cc:491:replace_alu$46269[8] I3=$abc$98542$abc$94840$new_n3657__new_inv_ O=$abc$98542$abc$94840$new_n3675__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$94840$auto$alumacc.cc:491:replace_alu$46282[8] I1=$abc$98542$abc$94840$new_n3656__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3657__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[5][31] I1=rasteriCEr.rop.paramMem[3][31] I2=rasteriCEr.rop.paramMem[4][31] I3=$false O=$abc$98542$abc$94840$new_n3656__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][0] I1=rasteriCEr.rop.fbIndex[0] I2=$abc$98542$abc$94840$new_n3668__new_ I3=$abc$98542$new_n3287_ O=$abc$98542$new_n3285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.x[8] I1=rasteriCEr.rop.paramMem[1][8] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3668__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.rop.x[7] I1=rasteriCEr.rop.paramMem[1][7] I2=rasteriCEr.rop.paramMem[1][4] I3=rasteriCEr.rop.x[4] O=$abc$98542$new_n3287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][1] I1=rasteriCEr.rop.x[1] I2=$abc$98542$new_n3289_ I3=$abc$98542$new_n3290_ O=$abc$98542$new_n3288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][5] I1=rasteriCEr.rop.x[5] I2=rasteriCEr.rop.x[6] I3=rasteriCEr.rop.paramMem[1][6] O=$abc$98542$new_n3289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[1][2] I1=rasteriCEr.rop.x[2] I2=rasteriCEr.rop.x[3] I3=rasteriCEr.rop.paramMem[1][3] O=$abc$98542$new_n3290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3685__new_ I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 I2=$false I3=$false O=$abc$98542$abc$94840$new_n3713__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6955__new_inv_ I1=$abc$98542$new_n3293_ I2=$abc$98542$new_n3295_ I3=$abc$98542$abc$94840$new_n3676__new_inv_ O=$abc$98542$abc$94840$new_n3685__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.rop.y[0] I1=rasteriCEr.rop.y[1] I2=rasteriCEr.rop.y[8] I3=rasteriCEr.rop.y[9] O=$abc$98542$new_n3293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=rasteriCEr.rop.y[3] I2=rasteriCEr.rop.y[4] I3=rasteriCEr.rop.y[5] O=$abc$98542$new_n3295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$94840$auto$alumacc.cc:491:replace_alu$46264[9] I1=$abc$94840$auto$alumacc.cc:491:replace_alu$46253[9] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3676__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3656__new_ I1=rasteriCEr.rop.edgeWalkingState[4] I2=$false I3=$false O=$abc$98542$new_n3297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3299_ I1=$abc$98542$abc$94840$new_n3688__new_ I2=resetn I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3674__new_inv_ I1=$abc$98542$abc$94840$new_n3706__new_inv_ I2=rasteriCEr.rop.edgeWalkingDirection I3=rasteriCEr.rop.edgeWalkTryOtherside O=$abc$98542$new_n3299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001000000000
.gate SB_LUT4 I0=$abc$98542$new_n3285_ I1=$abc$98542$new_n3288_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3674__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3302_ I1=$abc$98542$new_n3305_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3706__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][6] I1=rasteriCEr.rop.x[6] I2=$abc$98542$abc$94840$new_n3691__new_ I3=$abc$98542$new_n3304_ O=$abc$98542$new_n3302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][4] I1=rasteriCEr.rop.x[4] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3691__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.rop.x[5] I1=rasteriCEr.rop.paramMem[2][5] I2=rasteriCEr.rop.x[7] I3=rasteriCEr.rop.paramMem[2][7] O=$abc$98542$new_n3304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3703__new_inv_ I1=$abc$98542$new_n3306_ I2=$abc$98542$new_n3308_ I3=$abc$98542$new_n3309_ O=$abc$98542$new_n3305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][1] I1=rasteriCEr.rop.x[1] I2=rasteriCEr.rop.paramMem[2][3] I3=rasteriCEr.rop.x[3] O=$abc$98542$new_n3306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][2] I1=rasteriCEr.rop.x[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3703__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[2][5] I1=rasteriCEr.rop.x[5] I2=rasteriCEr.rop.paramMem[2][0] I3=rasteriCEr.rop.fbIndex[0] O=$abc$98542$new_n3308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rasteriCEr.rop.fbIndex[0] I1=rasteriCEr.rop.paramMem[2][0] I2=rasteriCEr.rop.x[8] I3=rasteriCEr.rop.paramMem[2][8] O=$abc$98542$new_n3309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=$abc$98542$abc$94840$new_n3686__new_ I2=rasteriCEr.rop.edgeWalkingState[0] I3=$false O=$abc$98542$abc$94840$new_n3688__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3685__new_ I1=rasteriCEr.fragmentPipeline.s_axis_tready I2=$false I3=$false O=$abc$98542$abc$94840$new_n3686__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3713__new_ I1=$abc$98542$abc$94840$new_n3718__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3719__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[3] I1=rasteriCEr.rop.rasterizerState[1] I2=resetn I3=$false O=$abc$98542$abc$94840$new_n3718__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$new_n3315_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$new_n3273_ I1=rasteriCEr.depthBuffer.stateTileControl[1] I2=$abc$98542$abc$94840$new_n3728__new_ I3=rasteriCEr.commandParser.depthBufferCmdMemset O=$abc$98542$new_n3315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[2] I1=$abc$98542$new_n3273_ I2=$abc$98542$abc$94840$new_n3727__new_ I3=$false O=$abc$98542$abc$94840$new_n3728__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.commandParser.depthBufferCmdCommit I1=rasteriCEr.depthBuffer.stateTileControl[0] I2=rasteriCEr.commandParser.depthBufferApply I3=$false O=$abc$98542$abc$94840$new_n3727__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3731__new_ I1=$abc$98542$abc$94840$new_n3734__new_ I2=$abc$98542$abc$94840$new_n3741__new_ I3=$abc$98542$abc$94840$new_n3738__new_ O=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[1] I1=rasteriCEr.colorBuffer.counter[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3731__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[10] I1=rasteriCEr.colorBuffer.counter[2] I2=rasteriCEr.colorBuffer.counter[3] I3=rasteriCEr.colorBuffer.counter[4] O=$abc$98542$abc$94840$new_n3734__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[5] I1=rasteriCEr.colorBuffer.counter[6] I2=rasteriCEr.colorBuffer.counter[7] I3=rasteriCEr.colorBuffer.counter[8] O=$abc$98542$abc$94840$new_n3741__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[9] I1=rasteriCEr.colorBuffer.counter[11] I2=rasteriCEr.colorBuffer.counter[12] I3=rasteriCEr.colorBuffer.counter[13] O=$abc$98542$abc$94840$new_n3738__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3728__new_ I1=rasteriCEr.commandParser.depthBufferCmdMemset I2=$abc$98542$abc$94840$new_n3746__new_ I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[1] I1=$abc$98542$new_n3273_ I2=$abc$98542$abc$94840$new_n3745__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n3746__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[0] I1=rasteriCEr.commandParser.depthBufferApply I2=resetn I3=$false O=$abc$98542$abc$94840$new_n3745__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[2] I1=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I2=rasteriCEr.colorBuffer.stateTileControl[3] I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.commandParser.state[4] I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3780__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3779__new_ I1=$abc$98542$abc$94840$new_n3776__new_inv_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3780__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[13] I1=serial2axis.m_axis_tdata[12] I2=$abc$98542$abc$94840$new_n3777__new_ I3=$false O=$abc$98542$abc$94840$new_n3779__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[14] I1=serial2axis.m_axis_tdata[15] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3777__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial2axis.m_axis_tvalid I1=rasteriCEr.commandParser.state[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3776__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3334_ I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 I2=$abc$98542$abc$94840$new_n3774__new_ I3=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355 O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$98542$new_n3345_ I1=rasteriCEr.commandParser.wlsp I2=$false I3=$false O=$abc$98542$new_n3334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[1] I1=rasteriCEr.commandParser.streamCounter[2] I2=rasteriCEr.commandParser.streamCounter[0] I3=$false O=$abc$98542$abc$94840$new_n3765__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3772__new_ I1=$abc$98542$abc$94840$new_n3773__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3774__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[1] I1=serial2axis.m_axis_tdata[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3772__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[3] I1=serial2axis.m_axis_tdata[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3773__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3776__new_inv_ I1=$abc$98542$abc$94840$new_n3790__new_inv_ I2=$abc$98542$new_n3353_ I3=$abc$98542$new_n3344_ O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=$abc$98542$new_n3345_ I2=$abc$98542$abc$94840$new_n3796__new_ I3=resetn O=$abc$98542$new_n3344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3768__new_ I1=$abc$98542$abc$94840$new_n3762__new_ I2=$abc$98542$abc$94840$new_n3759__new_ I3=$false O=$abc$98542$new_n3345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[11] I1=rasteriCEr.commandParser.streamCounter[12] I2=rasteriCEr.commandParser.streamCounter[13] I3=$abc$98542$abc$94840$new_n3765__new_ O=$abc$98542$abc$94840$new_n3768__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[3] I1=rasteriCEr.commandParser.streamCounter[4] I2=rasteriCEr.commandParser.streamCounter[5] I3=rasteriCEr.commandParser.streamCounter[6] O=$abc$98542$abc$94840$new_n3762__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[7] I1=rasteriCEr.commandParser.streamCounter[8] I2=rasteriCEr.commandParser.streamCounter[9] I3=rasteriCEr.commandParser.streamCounter[10] O=$abc$98542$abc$94840$new_n3759__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.commandParser.wlsp I1=rasteriCEr.commandParser.state[4] I2=$abc$98542$abc$94840$new_n3792__new_ I3=serial2axis.m_axis_tvalid O=$abc$98542$abc$94840$new_n3794__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[2] I1=rasteriCEr.rop.s_axis_tready I2=$false I3=$false O=$abc$98542$abc$94840$new_n3792__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=resetn I1=serial2axis.m_axis_tvalid I2=rasteriCEr.commandParser.state[1] I3=$false O=$abc$98542$abc$94840$new_n3796__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3774__new_ I1=$abc$98542$abc$94840$new_n3777__new_ I2=serial2axis.m_axis_tdata[13] I3=serial2axis.m_axis_tdata[12] O=$abc$98542$abc$94840$new_n3790__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011111110011
.gate SB_LUT4 I0=$abc$98542$new_n3354_ I1=rasteriCEr.commandParser.state[0] I2=$false I3=$false O=$abc$98542$new_n3353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3798__new_ I1=$abc$98542$new_n3356_ I2=$abc$98542$abc$94840$new_n3808__new_ I3=$abc$98542$new_n3358_ O=$abc$98542$new_n3354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.applied I1=rasteriCEr.depthBuffer.applied I2=$false I3=$false O=$abc$98542$abc$94840$new_n3798__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tlast I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryValid I3=rasteriCEr.rop.s_axis_tready O=$abc$98542$new_n3356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultValid I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvValid I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid I3=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid O=$abc$98542$abc$94840$new_n3808__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendValid I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultValid I3=rasteriCEr.commandParser.apply O=$abc$98542$new_n3358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=resetn I2=serial2axis.state[2] I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial2axis.state[5] I1=serial2axis.state[2] I2=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=resetn I1=serial2axis.state[1] I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.s_cmd_axis_tready I1=serial2axis.state[4] I2=serial2axis.state[1] I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=resetn I2=serial2axis.state[0] I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial2axis.state[3] I1=serial2axis.state[0] I2=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=resetn I2=serial2axis.state[3] I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial2axis.state[2] I1=serial2axis.state[3] I2=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial2axis.state[4] I1=rasteriCEr.commandParser.s_cmd_axis_tready I2=$abc$98542$abc$94840$new_n3830__new_ I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial2axis.state[0] I1=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I2=resetn I3=$false O=$abc$98542$abc$94840$new_n3830__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[3] I1=rasteriCEr.rop.rasterizerState[1] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$98542$new_n3371_ I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 I2=$false I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=$abc$98542$abc$94840$new_n3685__new_ I2=rasteriCEr.fragmentPipeline.s_axis_tready I3=$false O=$abc$98542$new_n3371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3835__new_inv_ I1=rasteriCEr.rop.rasterizerState[2] I2=rasteriCEr.rop.rasterizerState[0] I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tlast I1=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I2=$false I3=$false O=$abc$98542$abc$94840$new_n3835__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3685__new_ I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 I2=resetn I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=resetn I2=$abc$98542$abc$94840$new_n3713__new_ I3=rasteriCEr.rop.edgeWalkingState[4] O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$98542$new_n3380_ I1=$abc$98542$new_n3400_ I2=$abc$98542$abc$94840$new_n3713__new_ I3=$abc$98542$new_n3379_ O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=$abc$98542$new_n3302_ I1=$abc$98542$new_n3305_ I2=$abc$98542$new_n3285_ I3=$abc$98542$new_n3288_ O=$abc$98542$abc$94840$new_n3843__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3718__new_ I1=rasteriCEr.rop.edgeWalkingState[3] I2=$false I3=$false O=$abc$98542$new_n3379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3656__new_ I1=rasteriCEr.rop.edgeWalkingState[1] I2=$false I3=$false O=$abc$98542$new_n3380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[0] I1=rasteriCEr.commandParser.colorBufferApply I2=$abc$98542$new_n3382_ I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3849__new_inv_ I1=rasteriCEr.colorBuffer.stateTileControl[1] I2=rasteriCEr.commandParser.colorBufferCmdMemset I3=$abc$98542$new_n3383_ O=$abc$98542$new_n3382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111100001010
.gate SB_LUT4 I0=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I1=$abc$98542$abc$94840$new_n3850__new_inv_ I2=$false I3=$false O=$abc$98542$new_n3383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[2] I1=rasteriCEr.colorBuffer.stateTileControl[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3850__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rasteriCEr.commandParser.colorBufferCmdCommit I1=rasteriCEr.colorBuffer.stateTileControl[0] I2=rasteriCEr.commandParser.colorBufferApply I3=$false O=$abc$98542$abc$94840$new_n3849__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$new_n3354_ I1=rasteriCEr.commandParser.state[0] I2=$false I3=$false O=$abc$98542$new_n3387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[15] I1=serial2axis.m_axis_tdata[12] I2=serial2axis.m_axis_tdata[13] I3=serial2axis.m_axis_tdata[14] O=$abc$98542$abc$94840$new_n3857__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$new_n3392_ I1=rasteriCEr.commandParser.state[2] I2=$abc$98542$abc$94840$new_n3867__new_ I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$98542$new_n3345_ I1=serial2axis.m_axis_tvalid I2=rasteriCEr.rop.s_axis_tready I3=$false O=$abc$98542$new_n3392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3776__new_inv_ I1=$abc$98542$abc$94840$new_n3857__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3867__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I1=rasteriCEr.colorBuffer.stateTileControl[1] I2=$abc$98542$abc$94840$new_n3874__new_ I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3873__new_ I1=rasteriCEr.commandParser.colorBufferCmdMemset I2=$false I3=$false O=$abc$98542$abc$94840$new_n3874__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[2] I1=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I2=$abc$98542$abc$94840$new_n3849__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n3873__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$98542$new_n3398_ I1=rasteriCEr.rop.edgeWalkingState[0] I2=$abc$98542$abc$94840$new_n3883__new_inv_ I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=$abc$98542$new_n3299_ I2=$abc$98542$abc$94840$new_n3718__new_ I3=$abc$98542$abc$94840$new_n3713__new_ O=$abc$98542$new_n3398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3656__new_ I1=rasteriCEr.rop.edgeWalkingState[4] I2=$abc$98542$new_n3400_ I3=$abc$98542$abc$94840$new_n3713__new_ O=$abc$98542$abc$94840$new_n3883__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3657__new_inv_ I1=$abc$98542$abc$94840$new_n3843__new_inv_ I2=rasteriCEr.rop.edgeWalkingState[3] I3=$abc$98542$new_n3401_ O=$abc$98542$new_n3400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3656__new_ I1=rasteriCEr.rop.edgeWalkingState[1] I2=$false I3=$false O=$abc$98542$new_n3401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3719__new_ I1=rasteriCEr.rop.edgeWalkingState[1] I2=$abc$98542$new_n3403_ I3=$false O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=$abc$98542$abc$94840$new_n3713__new_ I2=rasteriCEr.rop.edgeWalkingState[2] I3=$false O=$abc$98542$new_n3403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3776__new_inv_ I1=$abc$98542$abc$94840$new_n3859__new_ I2=$abc$98542$new_n3406_ I3=resetn O=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[12] I1=$abc$98542$abc$94840$new_n3777__new_ I2=serial2axis.m_axis_tdata[13] I3=$false O=$abc$98542$abc$94840$new_n3859__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial2axis.m_axis_tvalid I1=rasteriCEr.commandParser.state[1] I2=$false I3=$false O=$abc$98542$new_n3406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=display_mux_reg I1=$abc$98542$new_n3408_ I2=$false I3=$false O=$abc$94840$techmap\lcd.$0\s_axis_tready[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3900__new_ I1=$abc$98542$abc$94840$new_n3897__new_ I2=$abc$98542$abc$94840$new_n3907__new_ I3=$abc$98542$abc$94840$new_n3904__new_ O=$abc$98542$new_n3408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd.pixelCount[0] I1=lcd.pixelCount[1] I2=lcd.pixelCount[2] I3=lcd.pixelCount[3] O=$abc$98542$abc$94840$new_n3900__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd.pixelCount[6] I1=lcd.pixelCount[7] I2=lcd.pixelCount[4] I3=lcd.pixelCount[5] O=$abc$98542$abc$94840$new_n3897__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd.pixelCount[8] I1=lcd.pixelCount[9] I2=lcd.pixelCount[14] I3=lcd.pixelCount[15] O=$abc$98542$abc$94840$new_n3907__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd.pixelCount[10] I1=lcd.pixelCount[11] I2=lcd.pixelCount[12] I3=lcd.pixelCount[13] O=$abc$98542$abc$94840$new_n3904__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$94840$techmap\lcd.$0\s_axis_tready[0:0] I1=$abc$98542$abc$94840$new_n3894__new_ I2=$abc$98542$abc$94840$new_n3893__new_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45672.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51843_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.m_axis_tlast I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$false O=$abc$98542$abc$94840$new_n3893__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=lcd.stateAxis[1] I1=lcd.stateAxis[2] I2=lcd.stateAxis[3] I3=lcd.stateAxis[0] O=$abc$98542$abc$94840$new_n3891__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=lcd.stateAxis[1] I1=lcd.stateAxis[2] I2=lcd.stateAxis[3] I3=lcd.stateAxis[0] O=$abc$98542$abc$94840$new_n3894__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3925__new_inv_ I1=$abc$98542$abc$94840$new_n3922__new_inv_ I2=$false I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45630.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=lcd.serializerCacheEmpty I1=$abc$98542$abc$94840$new_n3924__new_inv_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3925__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3923__new_ I1=lcd.stateSerializer[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3924__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd.stateSerializer[1] I1=$abc$98542$abc$94840$new_n3919__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3923__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd.stateSerializer[2] I1=lcd.stateSerializer[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n3919__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$98542$new_n3424_ I1=$abc$98542$abc$94840$new_n3921__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n3922__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd.stateSerializer[0] I1=lcd.stateSerializer[1] I2=$abc$98542$abc$94840$new_n3919__new_ I3=$false O=$abc$98542$abc$94840$new_n3921__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd.serCount[5] I1=lcd.serCount[2] I2=lcd.serCount[3] I3=$abc$98542$new_n3425_ O=$abc$98542$new_n3424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=lcd.serCount[0] I1=lcd.serCount[6] I2=lcd.serCount[1] I3=lcd.serCount[4] O=$abc$98542$new_n3425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3928__new_inv_ I1=$abc$98542$new_n3427_ I2=$false I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45630.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51795_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$new_n3424_ I1=$abc$98542$abc$94840$new_n3921__new_ I2=$abc$98542$abc$94840$new_n3924__new_inv_ I3=lcd.serializerCacheEmpty O=$abc$98542$new_n3427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=display_mux_reg I1=lcd.stateSerializer[0] I2=$abc$98542$abc$94840$new_n3923__new_ I3=$false O=$abc$98542$abc$94840$new_n3928__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[0] I1=$abc$98542$new_n3434_ I2=rasteriCEr.commandParser.s_cmd_axis_tready I3=$abc$98542$new_n3430_ O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$54229_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$98542$new_n3431_ I1=$abc$98542$new_n3387_ I2=$abc$98542$new_n3432_ I3=$false O=$abc$98542$new_n3430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[4] I1=rasteriCEr.commandParser.wlsp I2=$abc$98542$abc$94840$new_n3792__new_ I3=$abc$98542$new_n3345_ O=$abc$98542$new_n3431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4068__new_ I1=rasteriCEr.commandParser.s_cmd_axis_tready I2=$abc$98542$abc$94840$new_n3792__new_ I3=serial2axis.m_axis_tvalid O=$abc$98542$new_n3432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.wlsp I1=rasteriCEr.commandParser.state[4] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4068__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[1] I1=$abc$98542$abc$94840$new_n3790__new_inv_ I2=rasteriCEr.commandParser.state[3] I3=serial2axis.m_axis_tvalid O=$abc$98542$new_n3434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100000101
.gate SB_LUT4 I0=$abc$98542$new_n3438_ I1=$abc$98542$new_n3436_ I2=rasteriCEr.rop.rasterizerState[3] I3=rasteriCEr.rop.rasterizerState[1] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45291.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$98542$new_n3437_ I1=$abc$98542$new_n3400_ I2=$abc$98542$abc$94840$new_n3686__new_ I3=rasteriCEr.rop.edgeWalkingDirection O=$abc$98542$new_n3436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3657__new_inv_ I1=rasteriCEr.rop.edgeWalkTryOtherside I2=$abc$98542$abc$94840$new_n3674__new_inv_ I3=$false O=$abc$98542$new_n3437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingDirection I1=$abc$98542$new_n3400_ I2=$abc$98542$new_n3440_ I3=$abc$98542$abc$94840$new_n3949__new_inv_ O=$abc$98542$new_n3438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=rasteriCEr.rop.edgeWalkTryOtherside I2=$abc$98542$abc$94840$new_n3706__new_inv_ I3=rasteriCEr.rop.edgeWalkingState[0] O=$abc$98542$abc$94840$new_n3949__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3843__new_inv_ I1=$abc$98542$abc$94840$new_n3657__new_inv_ I2=$abc$98542$new_n3441_ I3=$false O=$abc$98542$new_n3440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$new_n3380_ I1=$abc$98542$abc$94840$new_n3685__new_ I2=$abc$98542$new_n3442_ I3=rasteriCEr.fragmentPipeline.s_axis_tready O=$abc$98542$new_n3441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[1] I1=rasteriCEr.rop.edgeWalkingState[0] I2=rasteriCEr.rop.edgeWalkingState[3] I3=rasteriCEr.rop.edgeWalkingDirection O=$abc$98542$new_n3442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][16] I2=$abc$98542$new_n3444_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57641_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[0] I1=$false I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=$abc$98542$abc$94840$new_n3959__new_ I2=rasteriCEr.rop.edgeWalkingState[2] I3=$false O=$abc$98542$abc$94840$new_n3960__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[1] I1=rasteriCEr.fragmentPipeline.s_axis_tready I2=$false I3=$false O=$abc$98542$abc$94840$new_n3959__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][17] I2=$abc$98542$new_n3448_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57642_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3960__new_ I1=rasteriCEr.rop.y[0] I2=rasteriCEr.rop.y[1] I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][18] I2=$abc$98542$new_n3450_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57643_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[2] I1=$abc$94840$auto$wreduce.cc:455:run$46112[2] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][19] I2=$abc$98542$new_n3452_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57644_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[3] I1=$abc$94840$auto$wreduce.cc:455:run$46112[3] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][20] I2=$abc$98542$new_n3454_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57645_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[4] I1=$abc$94840$auto$wreduce.cc:455:run$46112[4] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][21] I2=$abc$98542$new_n3456_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57646_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[5] I1=$abc$94840$auto$wreduce.cc:455:run$46112[5] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][22] I2=$abc$98542$new_n3458_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57647_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[6] I1=$abc$94840$auto$wreduce.cc:455:run$46112[6] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][23] I2=$abc$98542$new_n3460_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57648_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[7] I1=$abc$94840$auto$wreduce.cc:455:run$46112[7] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][24] I2=$abc$98542$new_n3462_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57649_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=rasteriCEr.rop.y[8] I1=$abc$94840$auto$wreduce.cc:455:run$46112[8] I2=$abc$98542$abc$94840$new_n3960__new_ I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][25] I2=$abc$98542$new_n3464_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57650_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$new_n3468_ I1=$abc$98542$abc$94840$new_n4002__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3471_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57582_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.fbIndex[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4002__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=$abc$98542$abc$94840$new_n3959__new_ I3=$false O=$abc$98542$abc$94840$new_n4001__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=rasteriCEr.rop.fbIndex[0] I2=$abc$98542$new_n3470_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$false O=$abc$98542$abc$94840$new_n4003__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=rasteriCEr.rop.fbIndex[0] O=$abc$98542$new_n3470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][0] I2=$false I3=$false O=$abc$98542$new_n3471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][1] I2=$abc$98542$new_n3473_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57583_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4009__new_inv_ I1=$abc$98542$abc$94840$new_n4001__new_ I2=rasteriCEr.rop.x[1] I3=rasteriCEr.rop.rasterizerState[3] O=$abc$98542$new_n3473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingDirection I1=rasteriCEr.rop.fbIndex[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4009__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$98542$new_n3477_ I1=$abc$98542$abc$94840$new_n4015__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3479_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57584_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4015__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[2] I2=$abc$98542$new_n3478_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[2] O=$abc$98542$new_n3478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][2] I2=$false I3=$false O=$abc$98542$new_n3479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3482_ I1=$abc$98542$abc$94840$new_n4019__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3484_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57585_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4019__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[3] I2=$abc$98542$new_n3483_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3482_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[3] O=$abc$98542$new_n3483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][3] I2=$false I3=$false O=$abc$98542$new_n3484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3487_ I1=$abc$98542$abc$94840$new_n4024__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3489_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57586_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[4] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4024__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[4] I2=$abc$98542$new_n3488_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[4] O=$abc$98542$new_n3488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][4] I2=$false I3=$false O=$abc$98542$new_n3489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3492_ I1=$abc$98542$abc$94840$new_n4029__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3494_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57587_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[5] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4029__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[5] I2=$abc$98542$new_n3493_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[5] O=$abc$98542$new_n3493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][5] I2=$false I3=$false O=$abc$98542$new_n3494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3497_ I1=$abc$98542$abc$94840$new_n4034__new_inv_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3499_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57588_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[6] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4034__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[6] I2=$abc$98542$new_n3498_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[6] O=$abc$98542$new_n3498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][6] I2=$false I3=$false O=$abc$98542$new_n3499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3502_ I1=$abc$98542$new_n3501_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3504_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57589_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[7] I2=$false I3=$false O=$abc$98542$new_n3501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[7] I2=$abc$98542$new_n3503_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[7] O=$abc$98542$new_n3503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][7] I2=$false I3=$false O=$abc$98542$new_n3504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3507_ I1=$abc$98542$new_n3506_ I2=rasteriCEr.rop.rasterizerState[3] I3=$abc$98542$new_n3509_ O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57590_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4001__new_ I1=rasteriCEr.rop.x[8] I2=$false I3=$false O=$abc$98542$new_n3506_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4003__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[8] I2=$abc$98542$new_n3508_ I3=$abc$98542$abc$94840$new_n3959__new_ O=$abc$98542$new_n3507_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$94840$auto$wreduce.cc:455:run$46113[8] O=$abc$98542$new_n3508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[1] I1=rasteriCEr.rop.paramMem[1][8] I2=$false I3=$false O=$abc$98542$new_n3509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3835__new_inv_ I1=rasteriCEr.rop.rasterizerState[2] I2=rasteriCEr.rop.s_axis_tready I3=rasteriCEr.rop.rasterizerState[0] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45536.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.fbControlState[1] I1=rasteriCEr.commandParser.fbControlState[0] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:250:simplemap_eqne$81610[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.commandParser.fbControlState[0] I1=rasteriCEr.commandParser.apply I2=rasteriCEr.commandParser.fbControlState[1] I3=$abc$98542$abc$94840$new_n3798__new_ O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43260.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$54634_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$98542$new_n3515_ I1=serial2axis.m_axis_tvalid I2=rasteriCEr.commandParser.state[3] I3=$abc$98542$abc$94840$new_n4069__new_ O=$abc$98542$abc$94840$new_n4070__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4063__new_inv_ I1=$abc$98542$abc$94840$new_n3779__new_ I2=$abc$98542$abc$94840$new_n3857__new_ I3=$abc$98542$abc$94840$new_n3859__new_ O=$abc$98542$new_n3515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[1] I1=serial2axis.m_axis_tdata[0] I2=serial2axis.m_axis_tdata[3] I3=serial2axis.m_axis_tdata[2] O=$abc$98542$abc$94840$new_n4063__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011101001
.gate SB_LUT4 I0=serial2axis.m_axis_tvalid I1=rasteriCEr.rop.s_axis_tready I2=rasteriCEr.commandParser.state[2] I3=$abc$98542$abc$94840$new_n4068__new_ O=$abc$98542$abc$94840$new_n4069__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[2] I1=$abc$98542$abc$94840$new_n4070__new_inv_ I2=$abc$98542$new_n3527_ I3=$abc$98542$new_n3528_ O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3859__new_ I1=$abc$98542$abc$94840$new_n3776__new_inv_ I2=serial2axis.m_axis_tdata[2] I3=$false O=$abc$98542$new_n3527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[4] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[2] O=$abc$98542$new_n3528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[3] I1=$abc$98542$abc$94840$new_n4070__new_inv_ I2=$abc$98542$new_n3530_ I3=$abc$98542$new_n3531_ O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53038_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3859__new_ I1=$abc$98542$abc$94840$new_n3776__new_inv_ I2=serial2axis.m_axis_tdata[3] I3=$false O=$abc$98542$new_n3530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[5] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[3] O=$abc$98542$new_n3531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[4] I2=$abc$98542$new_n3533_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53039_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[6] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[4] O=$abc$98542$new_n3533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[5] I2=$abc$98542$new_n3535_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53040_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[7] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[5] O=$abc$98542$new_n3535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[6] I2=$abc$98542$new_n3537_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53041_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[8] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[6] O=$abc$98542$new_n3537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[7] I2=$abc$98542$new_n3539_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53042_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[9] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[7] O=$abc$98542$new_n3539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4070__new_inv_ I1=rasteriCEr.commandParser.streamCounter[8] I2=$abc$98542$new_n3541_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53043_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[10] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[8] O=$abc$98542$new_n3541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.streamCounter[9] I1=$abc$98542$abc$94840$new_n4070__new_inv_ I2=$abc$98542$new_n3543_ I3=$abc$98542$abc$94840$new_n4113__new_ O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53044_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[1] I1=$abc$98542$abc$94840$new_n3773__new_ I2=$abc$98542$abc$94840$new_n3780__new_ I3=serial2axis.m_axis_tdata[0] O=$abc$98542$new_n3543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3867__new_ I1=serial2axis.m_axis_tdata[11] I2=$abc$98542$abc$94840$new_n3794__new_ I3=$abc$94840$auto$wreduce.cc:455:run$46105[9] O=$abc$98542$abc$94840$new_n4113__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46105[10] I2=$abc$98542$abc$94840$new_n4070__new_inv_ I3=rasteriCEr.commandParser.streamCounter[10] O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53045_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$98542$new_n3548_ I1=$abc$98542$new_n3547_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53046_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46105[11] I2=$abc$98542$abc$94840$new_n4070__new_inv_ I3=rasteriCEr.commandParser.streamCounter[11] O=$abc$98542$new_n3547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[0] I1=$abc$98542$abc$94840$new_n3773__new_ I2=serial2axis.m_axis_tdata[1] I3=$abc$98542$abc$94840$new_n3780__new_ O=$abc$98542$new_n3548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46105[12] I2=$abc$98542$abc$94840$new_n4070__new_inv_ I3=rasteriCEr.commandParser.streamCounter[12] O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53047_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$98542$new_n3552_ I1=$abc$98542$new_n3551_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53048_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[3] I1=$abc$98542$abc$94840$new_n3772__new_ I2=$abc$98542$abc$94840$new_n3780__new_ I3=serial2axis.m_axis_tdata[2] O=$abc$98542$new_n3552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.s_cmd_axis_tready I1=serial2axis.state[4] I2=serial2axis.m_axis_tvalid I3=serial2axis.state[1] O=$abc$94840$techmap$techmap\serial2axis.$procmux$43771.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.s_cmd_axis_tready I1=$abc$98542$abc$94840$new_n4130__new_ I2=serial2axis.fifoReadEnable I3=serial2axis.state[4] O=$abc$94840$techmap$techmap\serial2axis.$procmux$43732.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=serial2axis.state[5] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4130__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.commandParser.depthBufferCmdMemset I1=$abc$98542$abc$94840$new_n4134__new_inv_ I2=$abc$98542$abc$94840$new_n3728__new_ I3=rasteriCEr.depthBuffer.fbWr O=$abc$94840$techmap$techmap\rasteriCEr.depthBuffer.$procmux$43779.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53059_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100001010
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[0] I1=rasteriCEr.commandParser.depthBufferApply I2=$abc$98542$new_n3558_ I3=$false O=$abc$98542$abc$94840$new_n4134__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[1] I1=rasteriCEr.depthBuffer.stateTileControl[2] I2=$abc$98542$new_n3273_ I3=$false O=$abc$98542$new_n3558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[0] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69806
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3273_ I1=rasteriCEr.commandParser.depthBufferCmdMemset I2=rasteriCEr.depthBuffer.stateTileControl[2] I3=rasteriCEr.depthBuffer.stateTileControl[1] O=$abc$98542$abc$94840$new_n4138__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[2] I1=rasteriCEr.depthBuffer.stateTileControl[1] I2=rasteriCEr.depthBuffer.counter[0] I3=rasteriCEr.depthBuffer.counter[1] O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69810
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[2] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69814
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[3] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69818
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[4] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[5] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69826
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[6] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69830
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[7] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69834
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[8] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69838
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[9] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69842
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[10] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69846
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[11] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69850
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[12] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4138__new_ I1=rasteriCEr.depthBuffer.counterNext[13] I2=$false I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69858
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3575_ I1=rasteriCEr.commandParser.colorBufferCmdMemset I2=$abc$98542$abc$94840$new_n3873__new_ I3=rasteriCEr.colorBuffer.fbWr O=$abc$94840$techmap$techmap\rasteriCEr.colorBuffer.$procmux$43779.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53059_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101111100001100
.gate SB_LUT4 I0=rasteriCEr.commandParser.colorBufferApply I1=rasteriCEr.colorBuffer.stateTileControl[0] I2=$abc$98542$abc$94840$new_n3850__new_inv_ I3=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 O=$abc$98542$new_n3575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$98542$new_n3408_ I1=lcd.stateBufferReq[1] I2=lcd.serializerCacheEmpty I3=$abc$98542$new_n3577_ O=$abc$94840$techmap$techmap\lcd.$procmux$45685.$and$/usr/local/bin/../share/yosys/techmap.v:434$51794_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=lcd.stateBufferReq[2] I1=lcd.stateBufferReq[3] I2=lcd.stateBufferReq[0] I3=$false O=$abc$98542$new_n3577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4159__new_ I1=lcd.stateBufferReq[0] I2=$abc$94840$techmap$techmap\lcd.$procmux$45685.$and$/usr/local/bin/../share/yosys/techmap.v:434$51794_Y[0] I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45685.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51796_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=lcd.stateBufferReq[2] I1=lcd.stateBufferReq[3] I2=lcd.stateBufferReq[1] I3=$false O=$abc$98542$abc$94840$new_n4159__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[0] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4170__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I1=rasteriCEr.commandParser.colorBufferCmdMemset I2=$false I3=$false O=$abc$98542$new_n3581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[0] I1=rasteriCEr.colorBuffer.counter[0] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4170__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4173__new_ I1=rasteriCEr.colorBuffer.stateTileControl[1] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4175__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70128
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[1] I1=rasteriCEr.colorBuffer.counter[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4173__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[0] I1=lcd.s_axis_tready I2=rasteriCEr.colorBuffer.counter[1] I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4175__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[2] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4179__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70132
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[2] I1=rasteriCEr.colorBuffer.counter[2] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4179__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[3] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4183__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70136
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[3] I1=rasteriCEr.colorBuffer.counter[3] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4183__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[4] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4187__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70140
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[4] I1=rasteriCEr.colorBuffer.counter[4] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4187__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[5] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4191__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[5] I1=rasteriCEr.colorBuffer.counter[5] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4191__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[6] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4195__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70148
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[6] I1=rasteriCEr.colorBuffer.counter[6] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4195__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$98542$new_n3597_ I1=rasteriCEr.colorBuffer.counterNext[7] I2=$abc$98542$new_n3599_ I3=$false O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70152
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4167__new_ I1=$abc$98542$new_n3581_ I2=rasteriCEr.colorBuffer.stateTileControl[1] I3=$false O=$abc$98542$new_n3597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[2] I1=lcd.s_axis_tready I2=$false I3=$false O=$abc$98542$abc$94840$new_n4167__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3581_ I1=lcd.s_axis_tready I2=rasteriCEr.colorBuffer.stateTileControl[2] I3=rasteriCEr.colorBuffer.counter[7] O=$abc$98542$new_n3599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[8] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4203__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[8] I1=rasteriCEr.colorBuffer.counter[8] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4203__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[9] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4207__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70160
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[9] I1=rasteriCEr.colorBuffer.counter[9] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4207__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[10] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4211__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70164
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[10] I1=rasteriCEr.colorBuffer.counter[10] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4211__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[11] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4215__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70168
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[11] I1=rasteriCEr.colorBuffer.counter[11] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4215__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[12] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4219__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70172
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[12] I1=rasteriCEr.colorBuffer.counter[12] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4219__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[1] I1=rasteriCEr.colorBuffer.counterNext[13] I2=$abc$98542$new_n3581_ I3=$abc$98542$abc$94840$new_n4223__new_ O=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70176
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100010001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[13] I1=rasteriCEr.colorBuffer.counter[13] I2=lcd.s_axis_tready I3=rasteriCEr.colorBuffer.stateTileControl[2] O=$abc$98542$abc$94840$new_n4223__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=lcd.serializerCacheEmpty I1=$abc$98542$abc$94840$new_n3922__new_inv_ I2=lcd.enableSck I3=$abc$98542$abc$94840$new_n3924__new_inv_ O=$abc$94840$techmap$techmap\lcd.$procmux$45576.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4230__new_inv_ I1=lcd.streamAddr[4] I2=$abc$98542$abc$94840$new_n4229__new_inv_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52085_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$94840$techmap\lcd.$0\s_axis_tready[0:0] I1=$abc$98542$abc$94840$new_n3894__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n4230__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[4] I1=lcd.streamAddr[4] I2=rasteriCEr.colorBuffer.m_axis_tvalid I3=$abc$98542$abc$94840$new_n3891__new_ O=$abc$98542$abc$94840$new_n4229__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4230__new_inv_ I1=lcd.streamAddr[5] I2=$abc$98542$abc$94840$new_n4233__new_inv_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52086_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[5] I1=lcd.streamAddr[5] I2=rasteriCEr.colorBuffer.m_axis_tvalid I3=$abc$98542$abc$94840$new_n3891__new_ O=$abc$98542$abc$94840$new_n4233__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3891__new_ I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$false I3=$false O=$abc$98542$abc$94840$new_n4238__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[6] I2=$abc$98542$new_n3623_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52087_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[6] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[7] I2=$abc$98542$new_n3625_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52088_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[7] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[11] I2=$abc$98542$new_n3627_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52092_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[11] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[3] I2=$abc$98542$new_n3629_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52084_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[3] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[12] I2=$abc$98542$new_n3631_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52093_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[12] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[2] I2=$abc$98542$new_n3633_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52083_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[2] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[13] I2=$abc$98542$new_n3635_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52094_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[13] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[8] I2=$abc$98542$new_n3637_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52089_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[8] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[0] I2=$abc$98542$new_n3639_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52081_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=lcd.streamAddr[0] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[10] I2=$abc$98542$new_n3641_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52091_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[10] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4238__new_ I1=lcd.streamAddr[9] I2=$abc$98542$new_n3643_ I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52090_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$94840$auto$wreduce.cc:455:run$46099[9] I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=$abc$98542$abc$94840$new_n3891__new_ I3=$abc$98542$abc$94840$new_n4230__new_inv_ O=$abc$98542$new_n3643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.m_axis_tvalid I1=rasteriCEr.colorBuffer.stateTileControl[2] I2=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I3=rasteriCEr.colorBuffer.stateTileControl[3] O=$abc$94840$techmap$techmap\rasteriCEr.colorBuffer.$procmux$43872.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4309__new_inv_ I1=$abc$98542$abc$94840$new_n4312__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\lcd.$procmux$45702.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$new_n3653_ I1=$abc$98542$abc$94840$new_n4307__new_inv_ I2=lcd.serCount[0] I3=$abc$98542$abc$94840$new_n3921__new_ O=$abc$98542$abc$94840$new_n4309__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=lcd.serCount[2] I1=$abc$98542$new_n3651_ I2=$abc$98542$new_n3652_ I3=$abc$98542$new_n3648_ O=$abc$98542$abc$94840$new_n4307__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$abc$98542$new_n3650_ I1=$abc$98542$new_n3649_ I2=lcd.serCount[1] I3=lcd.serCount[2] O=$abc$98542$new_n3648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lcd.serializerCacheWorking[9] I1=lcd.serializerCacheWorking[1] I2=lcd.serCount[3] I3=$false O=$abc$98542$new_n3649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lcd.serializerCacheWorking[11] I1=lcd.serializerCacheWorking[3] I2=lcd.serCount[3] I3=$false O=$abc$98542$new_n3650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=lcd.serializerCacheWorking[13] I1=lcd.serializerCacheWorking[5] I2=lcd.serCount[3] I3=lcd.serCount[1] O=$abc$98542$new_n3651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lcd.serializerCacheWorking[15] I1=lcd.serializerCacheWorking[7] I2=lcd.serCount[1] I3=lcd.serCount[3] O=$abc$98542$new_n3652_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$new_n3657_ I1=$abc$98542$new_n3658_ I2=$abc$98542$new_n5760_ I3=lcd.serCount[3] O=$abc$98542$new_n3653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111111101110
.gate SB_LUT4 I0=lcd.serializerCacheWorking[12] I1=lcd.serializerCacheWorking[8] I2=lcd.serCount[2] I3=lcd.serCount[1] O=$abc$98542$new_n3657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=lcd.serializerCacheWorking[14] I1=lcd.serializerCacheWorking[10] I2=lcd.serCount[1] I3=lcd.serCount[2] O=$abc$98542$new_n3658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=lcd.serializerCache[15] I1=lcd.mosi I2=lcd.serializerCacheEmpty I3=$abc$98542$abc$94840$new_n3924__new_inv_ O=$abc$98542$abc$94840$new_n4312__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=lcd.serCount[0] I1=$abc$98542$abc$94840$new_n3921__new_ I2=$abc$98542$abc$94840$new_n3925__new_inv_ I3=$abc$98542$new_n3661_ O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51958_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=lcd.stateSerializer[0] I1=display_mux_reg I2=$abc$98542$abc$94840$new_n3923__new_ I3=lcd.serCount[0] O=$abc$98542$new_n3661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4319__new_inv_ I1=lcd.serCount[0] I2=$abc$98542$abc$94840$new_n3921__new_ I3=lcd.serCount[1] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51959_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010111000000
.gate SB_LUT4 I0=display_mux_reg I1=lcd.serializerCacheEmpty I2=lcd.stateSerializer[0] I3=$abc$98542$abc$94840$new_n3923__new_ O=$abc$98542$abc$94840$new_n4319__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3921__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46101[2] I2=$abc$98542$abc$94840$new_n4319__new_inv_ I3=lcd.serCount[2] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51960_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3921__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46101[5] I2=$abc$98542$abc$94840$new_n4319__new_inv_ I3=lcd.serCount[5] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51963_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3921__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46101[4] I2=$abc$98542$abc$94840$new_n4319__new_inv_ I3=lcd.serCount[4] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51962_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3921__new_ I1=$abc$94840$auto$wreduce.cc:455:run$46101[3] I2=$abc$98542$abc$94840$new_n4319__new_inv_ I3=lcd.serCount[3] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51961_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3893__new_ I1=$abc$94840$techmap\lcd.$0\s_axis_tready[0:0] I2=$abc$98542$abc$94840$new_n3894__new_ I3=lcd.memWr O=$abc$94840$techmap$techmap\lcd.$procmux$45566.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=serial2axis.state[5] I1=serial2axis.state[4] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$75237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=serial2axis.state[1] I1=serial2axis.state[4] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$75854
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4338__new_ I1=$abc$98542$abc$94840$new_n4339__new_ I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3891__new_ I1=rasteriCEr.colorBuffer.m_axis_tvalid I2=rasteriCEr.colorBuffer.m_axis_tlast I3=$false O=$abc$98542$abc$94840$new_n4338__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lcd.stateBufferReq[0] I1=$abc$98542$abc$94840$new_n4159__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n4339__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd.pixelCount[0] I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 I2=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=lcd.stateAxis[3] I1=lcd.stateAxis[1] I2=lcd.stateAxis[2] I3=resetn O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76666
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111111111
.gate SB_LUT4 I0=lcd.stateAxis[1] I1=lcd.stateAxis[2] I2=lcd.stateAxis[3] I3=resetn O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3924__new_inv_ I1=$abc$98542$abc$94840$new_n3921__new_ I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3923__new_ I1=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76679 I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960 I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3925__new_inv_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$new_n3577_ I1=$abc$98542$abc$94840$new_n4159__new_ I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3894__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77914
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial2axis.sfifoInst.r_full I1=serial2axis.spiSlave.o_RX_DV I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=serial2axis.sfifoInst.wr_addr[0] I1=resetn I2=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78005
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78216
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3637__new_ I1=$abc$98542$abc$94840$new_n4360__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n4361__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=serial2axis.sfifoInst.r_full I2=serial2axis.spiSlave.o_RX_DV I3=$false O=$abc$98542$abc$94840$new_n4360__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[0] I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78500
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78500 I1=$abc$98542$abc$94840$new_n3850__new_inv_ I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78225 I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$new_n3695_ I1=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 I2=rasteriCEr.colorBuffer.stateTileControl[2] I3=resetn O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$98542$new_n3696_ I1=$abc$98542$new_n3698_ I2=$abc$98542$abc$94840$new_n4173__new_ I3=$false O=$abc$98542$new_n3695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$new_n3697_ I1=rasteriCEr.colorBuffer.counterNext[0] I2=rasteriCEr.colorBuffer.counterNext[2] I3=$false O=$abc$98542$new_n3696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[3] I1=rasteriCEr.colorBuffer.counterNext[4] I2=rasteriCEr.colorBuffer.counterNext[5] I3=rasteriCEr.colorBuffer.counterNext[6] O=$abc$98542$new_n3697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$new_n3699_ I1=rasteriCEr.colorBuffer.counterNext[11] I2=rasteriCEr.colorBuffer.counterNext[12] I3=rasteriCEr.colorBuffer.counterNext[13] O=$abc$98542$new_n3698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counterNext[10] I1=rasteriCEr.colorBuffer.counterNext[8] I2=rasteriCEr.colorBuffer.counterNext[9] I3=rasteriCEr.colorBuffer.counterNext[7] O=$abc$98542$new_n3699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.stateTileControl[2] I1=rasteriCEr.colorBuffer.stateTileControl[3] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.stateTileControl[0] I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78829
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78829 I1=rasteriCEr.depthBuffer.stateTileControl[2] I2=rasteriCEr.depthBuffer.stateTileControl[1] I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78554 I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tvalid I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[0] I1=rasteriCEr.commandParser.m_texture_axis_tlast I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=resetn O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4068__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.commandParser.fbControlState[1] I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$79634
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[3] I1=rasteriCEr.commandParser.state[2] I2=rasteriCEr.commandParser.state[4] I3=resetn O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[0] I1=rasteriCEr.commandParser.state[4] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$80222
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3792__new_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[0] I1=rasteriCEr.commandParser.state[2] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$98542$new_n3713_ I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3777__new_ I1=$abc$98542$abc$94840$new_n3776__new_inv_ I2=serial2axis.m_axis_tdata[12] I3=serial2axis.m_axis_tdata[13] O=$abc$98542$new_n3713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$new_n3713_ I1=$abc$94840$auto$simplemap.cc:250:simplemap_eqne$81610[3] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81853
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81853 I1=resetn I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[0] I1=resetn I2=$abc$98542$new_n3717_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81859
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.commandParser.state[2] I1=rasteriCEr.commandParser.state[4] I2=rasteriCEr.commandParser.state[3] I3=rasteriCEr.commandParser.state[1] O=$abc$98542$new_n3717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[2] I1=rasteriCEr.rop.rasterizerState[0] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81912
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=rasteriCEr.rop.rasterizerState[0] I1=rasteriCEr.rop.rasterizerState[2] I2=resetn I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=resetn I1=rasteriCEr.rop.rasterizerState[0] I2=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$84951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I1=resetn I2=serial2axis.state[5] I3=$false O=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[3] I1=rasteriCEr.rop.paramIndex[4] I2=$abc$98542$abc$94840$new_n4420__new_ I3=$abc$98542$abc$94840$new_n4411__new_inv_ O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4419__new_ I1=rasteriCEr.rop.paramIndex[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4420__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[1] I2=rasteriCEr.rop.paramIndex[0] I3=$abc$98542$abc$94840$new_n4417__new_ O=$abc$98542$abc$94840$new_n4419__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[1] I1=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 I2=$false I3=$false O=$abc$98542$abc$94840$new_n4411__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=resetn I1=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I2=rasteriCEr.rop.rasterizerState[2] I3=$false O=$abc$98542$abc$94840$new_n4417__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4425__new_inv_ I1=$abc$98542$abc$94840$new_n4426__new_inv_ I2=$abc$98542$abc$94840$new_n4411__new_inv_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[3] I2=rasteriCEr.rop.paramIndex[4] I3=rasteriCEr.rop.paramIndex[2] O=$abc$98542$abc$94840$new_n4425__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.rop.paramIndex[1] I1=$abc$98542$abc$94840$new_n4417__new_ I2=rasteriCEr.rop.paramIndex[0] I3=$false O=$abc$98542$abc$94840$new_n4426__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4429__new_ I1=$abc$98542$abc$94840$new_n4419__new_ I2=$abc$98542$abc$94840$new_n4411__new_inv_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[4] I2=rasteriCEr.rop.paramIndex[3] I3=rasteriCEr.rop.paramIndex[2] O=$abc$98542$abc$94840$new_n4429__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4435__new_ I1=$abc$98542$abc$94840$new_n4433__new_ I2=$abc$98542$abc$94840$new_n4411__new_inv_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[3] I2=rasteriCEr.rop.paramIndex[2] I3=rasteriCEr.rop.paramIndex[4] O=$abc$98542$abc$94840$new_n4433__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.rop.paramIndex[0] I2=rasteriCEr.rop.paramIndex[1] I3=$abc$98542$abc$94840$new_n4417__new_ O=$abc$98542$abc$94840$new_n4435__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4429__new_ I1=$abc$98542$abc$94840$new_n4426__new_inv_ I2=$abc$98542$abc$94840$new_n4411__new_inv_ I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial2axis.spiSlave.r_RX_Bit_Count[1] I1=serial2axis.spiSlave.r_RX_Bit_Count[2] I2=serial2axis.spiSlave.r_RX_Bit_Count[0] I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial2axis.spiSlave.r_RX_Bit_Count[2] I1=serial2axis.spiSlave.r_RX_Bit_Count[0] I2=serial2axis.spiSlave.r_RX_Bit_Count[1] I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=serial2axis.spiSlave.r3_RX_Done I1=serial2axis.spiSlave.r2_RX_Done I2=$false I3=$false O=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$new_n3743_ I1=$abc$98542$new_n3748_ I2=$abc$98542$new_n3753_ I3=$abc$98542$new_n3756_ O=$abc$98542$abc$94840$new_n4484__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4455__new_ I1=$abc$98542$new_n3745_ I2=$abc$98542$new_n3746_ I3=$abc$98542$new_n3747_ O=$abc$98542$new_n3743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[10] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[10] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4455__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[12] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[0] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[0] O=$abc$98542$new_n3745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[9] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[9] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[8] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[8] O=$abc$98542$new_n3746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[9] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[9] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[7] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[7] O=$abc$98542$new_n3747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$98542$new_n3749_ I1=$abc$98542$abc$94840$new_n4452__new_ I2=$abc$98542$new_n3751_ I3=$abc$98542$new_n3752_ O=$abc$98542$new_n3748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[15] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[15] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[12] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[12] O=$abc$98542$new_n3749_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4452__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[6] I2=$false I3=$false O=$abc$98542$new_n3751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[15] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[15] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[0] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[0] O=$abc$98542$new_n3752_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4480__new_ I1=$abc$98542$new_n3755_ I2=$false I3=$false O=$abc$98542$new_n3753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[3] O=$abc$98542$abc$94840$new_n4480__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[4] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[14] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[14] O=$abc$98542$new_n3755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[13] I2=$abc$98542$new_n3757_ I3=$abc$98542$new_n3758_ O=$abc$98542$new_n3756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[5] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[11] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[11] O=$abc$98542$new_n3757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[8] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[8] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[7] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[7] O=$abc$98542$new_n3758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$94840$auto$alumacc.cc:491:replace_alu$46317[15] I1=rasteriCEr.commandParser.configReg[2][2] I2=$abc$98542$abc$94840$new_n4484__new_ I3=rasteriCEr.commandParser.configReg[2][1] O=$abc$98542$abc$94840$new_n4488__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111000100
.gate SB_LUT4 I0=display_mux_reg I1=tft_cs I2=$false I3=$false O=display_cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=tft_dc I1=display_mux_reg I2=$false I3=$false O=display_dc
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=lcd.mosi I1=serial_mosi I2=display_mux_reg I3=$false O=display_mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=clk I1=lcd.enableSck I2=serial_sck I3=display_mux_reg O=display_sck
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=lcd.pixelCount[0] I2=$false I3=$false O=$abc$94840$techmap\lcd.$procmux$45610_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0010
.gate SB_LUT4 I0=lcd.pixelCount[1] I1=$abc$98542$abc$94840$new_n4339__new_ I2=$false I3=$false O=$abc$94840$techmap\lcd.$procmux$45610_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd.streamAddr[0] I1=lcd.pixelCount[0] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[1] I1=lcd.pixelCount[1] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[2] I1=lcd.pixelCount[2] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[3] I1=lcd.pixelCount[3] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.pixelCount[4] I1=lcd.streamAddr[4] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lcd.pixelCount[5] I1=lcd.streamAddr[5] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=lcd.streamAddr[6] I1=lcd.pixelCount[6] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[7] I1=lcd.pixelCount[7] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[8] I1=lcd.pixelCount[8] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[9] I1=lcd.pixelCount[9] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[10] I1=lcd.pixelCount[10] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[11] I1=lcd.pixelCount[11] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[12] I1=lcd.pixelCount[12] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=lcd.streamAddr[13] I1=lcd.pixelCount[13] I2=lcd.memWr I3=$false O=lcd.mem.readAddr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=serial2axis.sfifoInst.rd_addr[0] I2=serial2axis.sfifoInst.rd_addr[1] I3=$false O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=$abc$98542$new_n3265_ I1=serial2axis.fifoReadEnable I2=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593 I3=serial2axis.spiSlave.o_RX_DV O=$abc$94840$techmap\serial2axis.sfifoInst.$procmux$43641_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[0] I1=$abc$98542$abc$94840$new_n4537__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47783[0] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47796[0] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4537__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[1] I1=$abc$98542$abc$94840$new_n4539__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47796[1] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47783[1] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4539__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[2] I1=$abc$98542$abc$94840$new_n4541__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47822[0] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47809[0] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4541__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[3] I1=$abc$98542$abc$94840$new_n4543__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47822[1] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47809[1] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4543__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[4] I1=$abc$98542$abc$94840$new_n4545__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47848[0] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47835[0] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4545__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[5] I1=$abc$98542$abc$94840$new_n4547__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47848[1] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47835[1] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4547__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[6] I1=$abc$98542$abc$94840$new_n4549__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47874[0] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47861[0] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4549__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[7] I1=$abc$98542$abc$94840$new_n4551__new_inv_ I2=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid I3=$false O=serial2axis.fifoReadData[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$94840$auto$memory_bram.cc:922:replace_cell$47874[1] I1=$abc$94840$auto$memory_bram.cc:922:replace_cell$47861[1] I2=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784 I3=$false O=$abc$98542$abc$94840$new_n4551__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[0] I1=$false I2=$abc$98542$abc$94840$new_n3635__new_ I3=$false O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable I1=rasteriCEr.colorBuffer.fbWr I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.write
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0] I1=rasteriCEr.commandParser.configReg[0][0] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1] I1=rasteriCEr.commandParser.configReg[0][1] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2] I1=rasteriCEr.commandParser.configReg[0][2] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3] I1=rasteriCEr.commandParser.configReg[0][3] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4] I1=rasteriCEr.commandParser.configReg[0][4] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5] I1=rasteriCEr.commandParser.configReg[0][5] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6] I1=rasteriCEr.commandParser.configReg[0][6] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7] I1=rasteriCEr.commandParser.configReg[0][7] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8] I1=rasteriCEr.commandParser.configReg[0][8] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9] I1=rasteriCEr.commandParser.configReg[0][9] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10] I1=rasteriCEr.commandParser.configReg[0][10] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11] I1=rasteriCEr.commandParser.configReg[0][11] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12] I1=rasteriCEr.commandParser.configReg[0][12] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13] I1=rasteriCEr.commandParser.configReg[0][13] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14] I1=rasteriCEr.commandParser.configReg[0][14] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15] I1=rasteriCEr.commandParser.configReg[0][15] I2=rasteriCEr.colorBuffer.commandRunning I3=$false O=rasteriCEr.colorBuffer.ramTile.writeData[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.depthBuffer.fbWr I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.write
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0] I1=rasteriCEr.commandParser.configReg[1][0] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1] I1=rasteriCEr.commandParser.configReg[1][1] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2] I1=rasteriCEr.commandParser.configReg[1][2] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3] I1=rasteriCEr.commandParser.configReg[1][3] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4] I1=rasteriCEr.commandParser.configReg[1][4] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5] I1=rasteriCEr.commandParser.configReg[1][5] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6] I1=rasteriCEr.commandParser.configReg[1][6] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7] I1=rasteriCEr.commandParser.configReg[1][7] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8] I1=rasteriCEr.commandParser.configReg[1][8] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9] I1=rasteriCEr.commandParser.configReg[1][9] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10] I1=rasteriCEr.commandParser.configReg[1][10] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11] I1=rasteriCEr.commandParser.configReg[1][11] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12] I1=rasteriCEr.commandParser.configReg[1][12] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13] I1=rasteriCEr.commandParser.configReg[1][13] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14] I1=rasteriCEr.commandParser.configReg[1][14] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15] I1=rasteriCEr.commandParser.configReg[1][15] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=rasteriCEr.depthBuffer.ramTile.writeData[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=rasteriCEr.texCache.memWriteAddr[0] I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=rasteriCEr.texCache.memWriteAddr[1] I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[0] I1=rasteriCEr.commandParser.Copy16.lsp[0] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[1] I1=rasteriCEr.commandParser.Copy16.lsp[1] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[2] I1=rasteriCEr.commandParser.Copy16.lsp[2] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[3] I1=rasteriCEr.commandParser.Copy16.lsp[3] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[4] I1=rasteriCEr.commandParser.Copy16.lsp[4] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[5] I1=rasteriCEr.commandParser.Copy16.lsp[5] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[6] I1=rasteriCEr.commandParser.Copy16.lsp[6] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[7] I1=rasteriCEr.commandParser.Copy16.lsp[7] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[8] I1=rasteriCEr.commandParser.Copy16.lsp[8] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[9] I1=rasteriCEr.commandParser.Copy16.lsp[9] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[10] I1=rasteriCEr.commandParser.Copy16.lsp[10] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[11] I1=rasteriCEr.commandParser.Copy16.lsp[11] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[12] I1=rasteriCEr.commandParser.Copy16.lsp[12] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[13] I1=rasteriCEr.commandParser.Copy16.lsp[13] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[14] I1=rasteriCEr.commandParser.Copy16.lsp[14] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial2axis.m_axis_tdata[15] I1=rasteriCEr.commandParser.Copy16.lsp[15] I2=rasteriCEr.commandParser.wlsp I3=$false O=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[0] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$new_n3889_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[0] O=$abc$98542$new_n3889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$98542$abc$94840$new_n4411__new_inv_ O=$abc$98542$abc$94840$new_n4638__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3675__new_ I1=$abc$98542$abc$94840$new_n4411__new_inv_ I2=rasteriCEr.rop.edgeWalkingState[2] I3=$false O=$abc$98542$abc$94840$new_n4635__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=rasteriCEr.rop.edgeWalkingState[2] I1=$abc$98542$abc$94840$new_n3675__new_ I2=rasteriCEr.rop.edgeWalkingDirection I3=$abc$98542$abc$94840$new_n4411__new_inv_ O=$abc$98542$abc$94840$new_n4637__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4634__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[1] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$new_n3895_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[1] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[1] O=$abc$98542$new_n3895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[1] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4641__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[2] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$new_n3898_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[2] O=$abc$98542$new_n3898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4645__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[3] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$abc$94840$new_n4651__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[3] O=$abc$98542$abc$94840$new_n4651__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4649__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[4] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$abc$94840$new_n4655__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[4] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[4] O=$abc$98542$abc$94840$new_n4655__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[4] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4653__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[5] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$new_n3907_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[5] O=$abc$98542$new_n3907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[5] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4657__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[6] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$new_n3910_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[6] O=$abc$98542$new_n3910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[6] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4661__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[7] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$new_n3913_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[7] O=$abc$98542$new_n3913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[7] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4665__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[8] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$abc$94840$new_n4671__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[8] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[8] O=$abc$98542$abc$94840$new_n4671__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[8] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4669__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[9] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n3919_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[9] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[9] O=$abc$98542$new_n3919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[9] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4673__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[10] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$new_n3922_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[10] O=$abc$98542$new_n3922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[10] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4677__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[11] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$abc$94840$new_n4683__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[11] O=$abc$98542$abc$94840$new_n4683__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[11] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4681__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[12] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$new_n3928_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[12] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[12] O=$abc$98542$new_n3928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[12] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4685__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[13] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n3931_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[13] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[13] O=$abc$98542$new_n3931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[13] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4689__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n3934_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[14] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[14] O=$abc$98542$new_n3934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[14] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4693__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[15] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n3937_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[15] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[15] O=$abc$98542$new_n3937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[15] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4697__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$abc$94840$new_n4703__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[16] O=$abc$98542$abc$94840$new_n4703__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[16] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4701__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[17] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$new_n3943_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[17] O=$abc$98542$new_n3943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[17] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4705__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[18] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$abc$94840$new_n4711__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[18] O=$abc$98542$abc$94840$new_n4711__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[18] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4709__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[19] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$abc$94840$new_n4715__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[19] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[19] O=$abc$98542$abc$94840$new_n4715__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[19] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4713__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[20] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$abc$94840$new_n4719__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[20] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[20] O=$abc$98542$abc$94840$new_n4719__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[20] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4717__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[21] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$new_n3955_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[21] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[21] O=$abc$98542$new_n3955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[21] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4721__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[22] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$new_n3958_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[22] O=$abc$98542$new_n3958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[22] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4725__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[23] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$new_n3961_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[23] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[23] O=$abc$98542$new_n3961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[23] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4729__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[24] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$abc$94840$new_n4735__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[24] O=$abc$98542$abc$94840$new_n4735__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[24] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4733__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[25] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$new_n3967_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[25] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[25] O=$abc$98542$new_n3967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[25] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4737__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[26] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n3970_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[26] O=$abc$98542$new_n3970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[26] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4741__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$new_n3973_ I1=$abc$98542$new_n3974_ I2=$false I3=$false O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[27] O=$abc$98542$new_n3973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[27] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[27] O=$abc$98542$new_n3974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[28] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$abc$94840$new_n4751__new_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[28] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[28] O=$abc$98542$abc$94840$new_n4751__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[28] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4749__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[29] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$new_n3979_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[29] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[29] O=$abc$98542$new_n3979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[29] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4753__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[30] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$new_n3982_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[30] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[30] O=$abc$98542$new_n3982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[30] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4757__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[31] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4761__new_ I3=$abc$98542$new_n3985_ O=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[31] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[31] O=$abc$98542$new_n3985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[31] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4761__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[84] I1=rasteriCEr.rop.m_axis_tdata[84] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[85] I1=rasteriCEr.rop.m_axis_tdata[85] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[86] I1=rasteriCEr.rop.m_axis_tdata[86] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[87] I1=rasteriCEr.rop.m_axis_tdata[87] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[88] I1=rasteriCEr.rop.m_axis_tdata[88] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[89] I1=rasteriCEr.rop.m_axis_tdata[89] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[90] I1=rasteriCEr.rop.m_axis_tdata[90] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[91] I1=rasteriCEr.rop.m_axis_tdata[91] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[92] I1=rasteriCEr.rop.m_axis_tdata[92] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[93] I1=rasteriCEr.rop.m_axis_tdata[93] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[94] I1=rasteriCEr.rop.m_axis_tdata[94] I2=rasteriCEr.fragmentPipeline.enablePipeline I3=$false O=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[0] I2=$abc$98542$new_n4000_ I3=$abc$98542$new_n4001_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.ramTile.write I1=$abc$98542$abc$94840$new_n4167__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n4777__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[0] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[2] I2=$abc$98542$new_n4007_ I3=$abc$98542$new_n4008_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[2] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[3] I2=$abc$98542$new_n4010_ I3=$abc$98542$new_n4011_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[3] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[4] I2=$abc$98542$new_n4013_ I3=$abc$98542$new_n4014_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[4] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4013_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[5] I2=$abc$98542$new_n4016_ I3=$abc$98542$new_n4017_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[5] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[6] I2=$abc$98542$new_n4019_ I3=$abc$98542$new_n4020_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[6] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$new_n4022_ I1=$abc$98542$abc$94840$new_n4811__new_ I2=$false I3=$false O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.counter[7] I1=rasteriCEr.colorBuffer.counterNext[7] I2=$abc$98542$abc$94840$new_n4777__new_inv_ I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$abc$94840$new_n4811__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[8] I2=$abc$98542$new_n4025_ I3=$abc$98542$new_n4026_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[8] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4026_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[9] I2=$abc$98542$new_n4028_ I3=$abc$98542$new_n4029_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[9] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[10] I2=$abc$98542$new_n4031_ I3=$abc$98542$new_n4032_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[10] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[11] I2=$abc$98542$new_n4034_ I3=$abc$98542$new_n4035_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[11] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[12] I2=$abc$98542$new_n4037_ I3=$abc$98542$new_n4038_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[12] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4777__new_inv_ I1=rasteriCEr.colorBuffer.counter[13] I2=$abc$98542$new_n4040_ I3=$abc$98542$new_n4041_ O=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=rasteriCEr.colorBuffer.fbWr I1=$abc$98542$abc$94840$new_n4167__new_ I2=rasteriCEr.colorBuffer.counterNext[13] I3=rasteriCEr.colorBuffer.commandRunning O=$abc$98542$new_n4040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13] I2=rasteriCEr.colorBuffer.commandRunning I3=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable O=$abc$98542$new_n4041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1] I1=rasteriCEr.depthBuffer.ramTile.write I2=$abc$98542$new_n4049_ I3=$abc$98542$abc$94840$new_n4845__new_inv_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4843__new_ I1=rasteriCEr.depthBuffer.counter[0] I2=rasteriCEr.depthBuffer.counter[1] I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4845__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.depthBuffer.stateTileControl[2] I2=$false I3=$false O=$abc$98542$abc$94840$new_n4843__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2] I2=$abc$98542$new_n4052_ I3=$abc$98542$abc$94840$new_n4850__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[2] I1=rasteriCEr.depthBuffer.counterNext[2] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4850__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3] I2=$abc$98542$new_n4055_ I3=$abc$98542$abc$94840$new_n4855__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[3] I1=rasteriCEr.depthBuffer.counterNext[3] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4855__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4] I2=$abc$98542$new_n4058_ I3=$abc$98542$abc$94840$new_n4860__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[4] I1=rasteriCEr.depthBuffer.counterNext[4] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4860__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5] I2=$abc$98542$new_n4061_ I3=$abc$98542$abc$94840$new_n4865__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[5] I1=rasteriCEr.depthBuffer.counterNext[5] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4865__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6] I2=$abc$98542$new_n4064_ I3=$abc$98542$abc$94840$new_n4870__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[6] I1=rasteriCEr.depthBuffer.counterNext[6] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4870__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7] I2=$abc$98542$new_n4067_ I3=$abc$98542$abc$94840$new_n4875__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[7] I1=rasteriCEr.depthBuffer.counterNext[7] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4875__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8] I2=$abc$98542$new_n4070_ I3=$abc$98542$abc$94840$new_n4880__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[8] I1=rasteriCEr.depthBuffer.counterNext[8] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4880__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9] I1=rasteriCEr.depthBuffer.ramTile.write I2=$abc$98542$new_n4073_ I3=$abc$98542$abc$94840$new_n4885__new_inv_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[9] I1=rasteriCEr.depthBuffer.counterNext[9] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4885__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10] I2=$abc$98542$new_n4076_ I3=$abc$98542$abc$94840$new_n4890__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[10] I1=rasteriCEr.depthBuffer.counterNext[10] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4890__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11] I1=rasteriCEr.depthBuffer.ramTile.write I2=$abc$98542$new_n4079_ I3=$abc$98542$abc$94840$new_n4895__new_inv_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[11] I1=rasteriCEr.depthBuffer.counterNext[11] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4895__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.ramTile.write I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12] I2=$abc$98542$new_n4082_ I3=$abc$98542$abc$94840$new_n4900__new_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[12] I1=rasteriCEr.depthBuffer.counterNext[12] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4900__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13] I1=rasteriCEr.depthBuffer.ramTile.write I2=$abc$98542$new_n4085_ I3=$abc$98542$abc$94840$new_n4905__new_inv_ O=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100001011
.gate SB_LUT4 I0=rasteriCEr.depthBuffer.counter[13] I1=rasteriCEr.depthBuffer.counterNext[13] I2=$abc$98542$abc$94840$new_n4843__new_ I3=rasteriCEr.depthBuffer.commandRunning O=$abc$98542$abc$94840$new_n4905__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable I1=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13] I2=rasteriCEr.depthBuffer.commandRunning I3=$false O=$abc$98542$new_n4085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[0] I1=$abc$98542$abc$94840$new_n4917__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9] I1=$abc$98542$abc$94840$new_n4909__new_ I2=$abc$98542$abc$94840$new_n4916__new_ I3=$false O=$abc$98542$abc$94840$new_n4917__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4915__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[8] I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] O=$abc$98542$abc$94840$new_n4916__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.confTextureMode[2] I1=rasteriCEr.commandParser.confTextureMode[3] I2=rasteriCEr.commandParser.confTextureMode[1] I3=rasteriCEr.commandParser.confTextureMode[0] O=$abc$98542$abc$94840$new_n4912__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.confTextureMode[3] I1=rasteriCEr.commandParser.confTextureMode[1] I2=rasteriCEr.commandParser.confTextureMode[0] I3=rasteriCEr.commandParser.confTextureMode[2] O=$abc$98542$abc$94840$new_n4915__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.confTextureMode[2] I1=rasteriCEr.commandParser.confTextureMode[3] I2=rasteriCEr.commandParser.confTextureMode[0] I3=rasteriCEr.commandParser.confTextureMode[1] O=$abc$98542$abc$94840$new_n4909__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[1] I1=$abc$98542$abc$94840$new_n4921__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4919__new_ I3=$false O=$abc$98542$abc$94840$new_n4921__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4912__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] I2=$abc$98542$abc$94840$new_n4909__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] O=$abc$98542$abc$94840$new_n4919__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[2] I1=$abc$98542$abc$94840$new_n4925__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] I1=$abc$98542$abc$94840$new_n4909__new_ I2=$abc$98542$new_n4097_ I3=$false O=$abc$98542$abc$94840$new_n4925__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] O=$abc$98542$new_n4097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[3] I1=$abc$98542$abc$94840$new_n4929__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] I1=$abc$98542$abc$94840$new_n4912__new_ I2=$abc$98542$abc$94840$new_n4928__new_ I3=$false O=$abc$98542$abc$94840$new_n4929__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4909__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] O=$abc$98542$abc$94840$new_n4928__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[4] I1=$abc$98542$abc$94840$new_n4933__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] I1=$abc$98542$abc$94840$new_n4909__new_ I2=$abc$98542$new_n4103_ I3=$false O=$abc$98542$abc$94840$new_n4933__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] O=$abc$98542$new_n4103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[5] I1=$abc$98542$abc$94840$new_n4937__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] I1=$abc$98542$abc$94840$new_n4909__new_ I2=$abc$98542$new_n4106_ I3=$false O=$abc$98542$abc$94840$new_n4937__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] O=$abc$98542$new_n4106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[6] I1=$abc$98542$abc$94840$new_n4941__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$new_n4109_ I3=$false O=$abc$98542$abc$94840$new_n4941__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4912__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] I2=$abc$98542$abc$94840$new_n4909__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25] O=$abc$98542$new_n4109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.texCache.memWriteAddr[7] I1=$abc$98542$abc$94840$new_n4945__new_inv_ I2=rasteriCEr.commandParser.m_texture_axis_tvalid I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[24] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$new_n4112_ I3=$false O=$abc$98542$abc$94840$new_n4945__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4912__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] I2=$abc$98542$abc$94840$new_n4909__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] O=$abc$98542$new_n4112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$new_n4115_ I1=rasteriCEr.commandParser.m_texture_axis_tvalid I2=$abc$98542$new_n4114_ I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] I1=$abc$98542$abc$94840$new_n4909__new_ I2=rasteriCEr.texCache.memWriteAddr[8] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$98542$new_n4114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] O=$abc$98542$new_n4115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$new_n4118_ I1=rasteriCEr.commandParser.m_texture_axis_tvalid I2=$abc$98542$new_n4117_ I3=$false O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] I1=$abc$98542$abc$94840$new_n4909__new_ I2=rasteriCEr.texCache.memWriteAddr[9] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$98542$new_n4117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] I1=$abc$98542$abc$94840$new_n4915__new_ I2=$abc$98542$abc$94840$new_n4912__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] O=$abc$98542$new_n4118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tvalid I1=$abc$98542$abc$94840$new_n4915__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] I3=$abc$98542$new_n4120_ O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] I1=$abc$98542$abc$94840$new_n4909__new_ I2=rasteriCEr.texCache.memWriteAddr[10] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$98542$new_n4120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tvalid I1=$abc$98542$abc$94840$new_n4915__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] I3=$abc$98542$new_n4122_ O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] I1=$abc$98542$abc$94840$new_n4909__new_ I2=rasteriCEr.texCache.memWriteAddr[11] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$98542$new_n4122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] I1=$abc$98542$abc$94840$new_n4915__new_ I2=rasteriCEr.texCache.memWriteAddr[12] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] I1=$abc$98542$abc$94840$new_n4915__new_ I2=rasteriCEr.texCache.memWriteAddr[13] I3=rasteriCEr.commandParser.m_texture_axis_tvalid O=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[16] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4970__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4973__new_ I1=$abc$98542$abc$94840$new_n4976__new_ I2=rasteriCEr.commandParser.configReg[3][12] I3=$false O=$abc$98542$abc$94840$new_n4977__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[23] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[24] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[25] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[26] O=$abc$98542$abc$94840$new_n4976__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[27] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[28] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[29] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[30] O=$abc$98542$abc$94840$new_n4973__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[7] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4970__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[31] I1=rasteriCEr.commandParser.configReg[3][12] I2=rasteriCEr.commandParser.configReg[3][0] I3=$false O=$abc$98542$abc$94840$new_n4978__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[17] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4981__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[8] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4981__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[18] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4984__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[9] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4984__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[19] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4987__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[10] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4987__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[20] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4990__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[11] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4990__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[21] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4993__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[12] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4993__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4977__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[22] I2=$abc$98542$abc$94840$new_n4978__new_ I3=$abc$98542$abc$94840$new_n4996__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][12] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[13] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n4996__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[16] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5000__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5003__new_ I1=$abc$98542$abc$94840$new_n5006__new_ I2=rasteriCEr.commandParser.configReg[3][13] I3=$false O=$abc$98542$abc$94840$new_n5007__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[23] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[24] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[25] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[26] O=$abc$98542$abc$94840$new_n5006__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[27] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[28] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[29] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[30] O=$abc$98542$abc$94840$new_n5003__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[7] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5000__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[31] I1=rasteriCEr.commandParser.configReg[3][13] I2=rasteriCEr.commandParser.configReg[3][0] I3=$false O=$abc$98542$abc$94840$new_n5008__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[17] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5011__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[8] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5011__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[18] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5014__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[9] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5014__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[19] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5017__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[10] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5017__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[20] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5020__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[11] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5020__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[21] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5023__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[12] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5023__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5007__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[22] I2=$abc$98542$abc$94840$new_n5008__new_ I3=$abc$98542$abc$94840$new_n5026__new_inv_ O=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][13] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[13] I3=rasteriCEr.commandParser.configReg[3][0] O=$abc$98542$abc$94840$new_n5026__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[0] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$abc$94840$new_n5030__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[0] O=$abc$98542$abc$94840$new_n5030__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[1] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$new_n4164_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[1] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[1] O=$abc$98542$new_n4164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[2] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$abc$94840$new_n5036__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[2] O=$abc$98542$abc$94840$new_n5036__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$abc$94840$new_n5039__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[3] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[3] O=$abc$98542$abc$94840$new_n5039__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[4] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$abc$94840$new_n5042__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[4] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[4] O=$abc$98542$abc$94840$new_n5042__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[5] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$abc$94840$new_n5045__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[5] O=$abc$98542$abc$94840$new_n5045__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$abc$94840$new_n5048__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[6] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[6] O=$abc$98542$abc$94840$new_n5048__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$abc$94840$new_n5051__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[7] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[7] O=$abc$98542$abc$94840$new_n5051__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[8] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$new_n4178_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[8] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[8] O=$abc$98542$new_n4178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[9] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n4180_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[9] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[9] O=$abc$98542$new_n4180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[10] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$new_n4182_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[10] O=$abc$98542$new_n4182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[11] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$new_n4184_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[11] O=$abc$98542$new_n4184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[12] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$new_n4186_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[12] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[12] O=$abc$98542$new_n4186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[13] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n4188_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[13] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[13] O=$abc$98542$new_n4188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n4190_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[14] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[14] O=$abc$98542$new_n4190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[15] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n4192_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[15] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[15] O=$abc$98542$new_n4192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$abc$94840$new_n5078__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[16] O=$abc$98542$abc$94840$new_n5078__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[17] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$new_n4196_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[17] O=$abc$98542$new_n4196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[18] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$new_n4198_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[18] O=$abc$98542$new_n4198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[19] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$new_n4200_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[19] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[19] O=$abc$98542$new_n4200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[20] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$new_n4202_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[20] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[20] O=$abc$98542$new_n4202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[21] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$abc$94840$new_n5093__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[21] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[21] O=$abc$98542$abc$94840$new_n5093__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[22] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$abc$94840$new_n5096__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[22] O=$abc$98542$abc$94840$new_n5096__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[23] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$new_n4208_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[23] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[23] O=$abc$98542$new_n4208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[24] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$new_n4210_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[24] O=$abc$98542$new_n4210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[25] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$new_n4212_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[25] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[25] O=$abc$98542$new_n4212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[26] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n4214_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[26] O=$abc$98542$new_n4214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5110__new_ I1=$abc$98542$abc$94840$new_n5111__new_ I2=$false I3=$false O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4635__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[27] O=$abc$98542$abc$94840$new_n5110__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[27] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[27] O=$abc$98542$abc$94840$new_n5111__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[28] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$new_n4219_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[28] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[28] O=$abc$98542$new_n4219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[29] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$new_n4221_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[29] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[29] O=$abc$98542$new_n4221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[30] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$abc$94840$new_n5120__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[30] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[30] O=$abc$98542$abc$94840$new_n5120__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[31] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4761__new_ I3=$abc$98542$abc$94840$new_n5123__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[31] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[31] O=$abc$98542$abc$94840$new_n5123__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[0] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$abc$94840$new_n5126__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[0] O=$abc$98542$abc$94840$new_n5126__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[1] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$abc$94840$new_n5129__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[1] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[1] O=$abc$98542$abc$94840$new_n5129__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[2] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$abc$94840$new_n5132__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[2] O=$abc$98542$abc$94840$new_n5132__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[3] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$new_n4233_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[3] O=$abc$98542$new_n4233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[4] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$new_n4235_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[4] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[4] O=$abc$98542$new_n4235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[5] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$new_n4237_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[5] O=$abc$98542$new_n4237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[6] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$new_n4239_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[6] O=$abc$98542$new_n4239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[7] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$new_n4241_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[7] O=$abc$98542$new_n4241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[8] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$new_n4243_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[8] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[8] O=$abc$98542$new_n4243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[9] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n4245_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[9] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[9] O=$abc$98542$new_n4245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$abc$94840$new_n5156__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[10] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[10] O=$abc$98542$abc$94840$new_n5156__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[11] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$new_n4249_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[11] O=$abc$98542$new_n4249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[12] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$new_n4251_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[12] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[12] O=$abc$98542$new_n4251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[13] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n4253_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[13] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[13] O=$abc$98542$new_n4253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n4255_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[14] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[14] O=$abc$98542$new_n4255_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[15] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n4257_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[15] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[15] O=$abc$98542$new_n4257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$new_n4259_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[16] O=$abc$98542$new_n4259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[17] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$new_n4261_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[17] O=$abc$98542$new_n4261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[18] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$new_n4263_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[18] O=$abc$98542$new_n4263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[19] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$new_n4265_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[19] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[19] O=$abc$98542$new_n4265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[20] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$abc$94840$new_n5186__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[20] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[20] O=$abc$98542$abc$94840$new_n5186__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[21] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$abc$94840$new_n5189__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[21] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[21] O=$abc$98542$abc$94840$new_n5189__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[22] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$abc$94840$new_n5192__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[22] O=$abc$98542$abc$94840$new_n5192__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[23] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$new_n4273_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[23] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[23] O=$abc$98542$new_n4273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[24] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$new_n4275_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[24] O=$abc$98542$new_n4275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[25] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$new_n4277_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[25] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[25] O=$abc$98542$new_n4277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[26] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n4279_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[26] O=$abc$98542$new_n4279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5206__new_ I1=$abc$98542$abc$94840$new_n5207__new_ I2=$false I3=$false O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4635__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[27] O=$abc$98542$abc$94840$new_n5206__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[27] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[27] O=$abc$98542$abc$94840$new_n5207__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[28] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$abc$94840$new_n5210__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[28] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[28] O=$abc$98542$abc$94840$new_n5210__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[29] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$new_n4286_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[29] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[29] O=$abc$98542$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[30] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$abc$94840$new_n5216__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[30] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[30] O=$abc$98542$abc$94840$new_n5216__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[31] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4761__new_ I3=$abc$98542$abc$94840$new_n5219__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[31] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[31] O=$abc$98542$abc$94840$new_n5219__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$abc$94840$new_n5222__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[0] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[0] O=$abc$98542$abc$94840$new_n5222__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[1] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$abc$94840$new_n5225__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[1] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[1] O=$abc$98542$abc$94840$new_n5225__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[2] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$abc$94840$new_n5228__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[2] O=$abc$98542$abc$94840$new_n5228__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[3] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$new_n4298_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[3] O=$abc$98542$new_n4298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[4] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$abc$94840$new_n5234__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[4] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[4] O=$abc$98542$abc$94840$new_n5234__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[5] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$new_n4302_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[5] O=$abc$98542$new_n4302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[6] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$new_n4304_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[6] O=$abc$98542$new_n4304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[7] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$abc$94840$new_n5243__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[7] O=$abc$98542$abc$94840$new_n5243__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[8] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$new_n4308_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[8] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[8] O=$abc$98542$new_n4308_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[9] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n4310_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[9] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[9] O=$abc$98542$new_n4310_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[10] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$new_n4312_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[10] O=$abc$98542$new_n4312_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[11] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$new_n4314_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[11] O=$abc$98542$new_n4314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[12] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$new_n4316_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[12] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[12] O=$abc$98542$new_n4316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[13] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n4318_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[13] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[13] O=$abc$98542$new_n4318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n4320_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[14] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[14] O=$abc$98542$new_n4320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[15] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n4322_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[15] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[15] O=$abc$98542$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$new_n4324_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[16] O=$abc$98542$new_n4324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[17] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$new_n4326_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[17] O=$abc$98542$new_n4326_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[18] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$new_n4328_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[18] O=$abc$98542$new_n4328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[19] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$new_n4330_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[19] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[19] O=$abc$98542$new_n4330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[20] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$new_n4332_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[20] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[20] O=$abc$98542$new_n4332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[21] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$new_n4334_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[21] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[21] O=$abc$98542$new_n4334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$abc$94840$new_n5288__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[22] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[22] O=$abc$98542$abc$94840$new_n5288__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[23] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$abc$94840$new_n5291__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[23] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[23] O=$abc$98542$abc$94840$new_n5291__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[24] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$new_n4340_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[24] O=$abc$98542$new_n4340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[25] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$abc$94840$new_n5297__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[25] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[25] O=$abc$98542$abc$94840$new_n5297__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[26] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n4344_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[26] O=$abc$98542$new_n4344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5302__new_ I1=$abc$98542$abc$94840$new_n5303__new_ I2=$false I3=$false O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[27] O=$abc$98542$abc$94840$new_n5302__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[27] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[27] O=$abc$98542$abc$94840$new_n5303__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[28] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$new_n4349_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[28] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[28] O=$abc$98542$new_n4349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[29] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$abc$94840$new_n5309__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[29] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[29] O=$abc$98542$abc$94840$new_n5309__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[30] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$new_n4353_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[30] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[30] O=$abc$98542$new_n4353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[0] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$abc$94840$new_n5315__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[0] O=$abc$98542$abc$94840$new_n5315__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[1] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$new_n4357_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[1] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[1] O=$abc$98542$new_n4357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[2] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$new_n4359_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[2] O=$abc$98542$new_n4359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[3] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$new_n4361_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[3] O=$abc$98542$new_n4361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[4] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$new_n4363_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[4] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[4] O=$abc$98542$new_n4363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[5] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$abc$94840$new_n5330__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[5] O=$abc$98542$abc$94840$new_n5330__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[6] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$new_n4367_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[6] O=$abc$98542$new_n4367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[7] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$new_n4369_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[7] O=$abc$98542$new_n4369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[8] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$new_n4371_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[8] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[8] O=$abc$98542$new_n4371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[9] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n4373_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[9] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[9] O=$abc$98542$new_n4373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[10] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$new_n4375_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[10] O=$abc$98542$new_n4375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[11] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$new_n4377_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[11] O=$abc$98542$new_n4377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[12] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$abc$94840$new_n5351__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[12] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[12] O=$abc$98542$abc$94840$new_n5351__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[13] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n4381_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[13] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[13] O=$abc$98542$new_n4381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n4383_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[14] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[14] O=$abc$98542$new_n4383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[15] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n4385_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[15] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[15] O=$abc$98542$new_n4385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$new_n4387_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[16] O=$abc$98542$new_n4387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$new_n4389_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[17] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[17] O=$abc$98542$new_n4389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[18] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$new_n4391_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[18] O=$abc$98542$new_n4391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[19] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$new_n4393_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[19] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[19] O=$abc$98542$new_n4393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[20] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$new_n4395_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[20] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[20] O=$abc$98542$new_n4395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[21] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$new_n4397_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[21] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[21] O=$abc$98542$new_n4397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[22] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$abc$94840$new_n5381__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[22] O=$abc$98542$abc$94840$new_n5381__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[23] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$abc$94840$new_n5384__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[23] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[23] O=$abc$98542$abc$94840$new_n5384__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[24] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$new_n4403_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[24] O=$abc$98542$new_n4403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[25] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$new_n4405_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[25] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[25] O=$abc$98542$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n4407_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[26] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[26] O=$abc$98542$new_n4407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$new_n4409_ I1=$abc$98542$new_n4410_ I2=$false I3=$false O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[27] O=$abc$98542$new_n4409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[27] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[27] O=$abc$98542$new_n4410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[28] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$new_n4412_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[28] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[28] O=$abc$98542$new_n4412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[29] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$new_n4414_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[29] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[29] O=$abc$98542$new_n4414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[30] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$new_n4416_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[30] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[30] O=$abc$98542$new_n4416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[31] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4761__new_ I3=$abc$98542$abc$94840$new_n5408__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[31] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[31] O=$abc$98542$abc$94840$new_n5408__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[0] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4634__new_ I3=$abc$98542$abc$94840$new_n5411__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[0] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[0] O=$abc$98542$abc$94840$new_n5411__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[1] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4641__new_ I3=$abc$98542$abc$94840$new_n5414__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[1] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[1] O=$abc$98542$abc$94840$new_n5414__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[2] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4645__new_ I3=$abc$98542$abc$94840$new_n5417__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[2] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[2] O=$abc$98542$abc$94840$new_n5417__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[3] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4649__new_ I3=$abc$98542$abc$94840$new_n5420__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[3] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[3] O=$abc$98542$abc$94840$new_n5420__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[4] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4653__new_ I3=$abc$98542$new_n4428_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[4] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[4] O=$abc$98542$new_n4428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[5] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4657__new_ I3=$abc$98542$abc$94840$new_n5426__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[5] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[5] O=$abc$98542$abc$94840$new_n5426__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[6] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4661__new_ I3=$abc$98542$new_n4432_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[6] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[6] O=$abc$98542$new_n4432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[7] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4665__new_ I3=$abc$98542$new_n4434_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[7] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[7] O=$abc$98542$new_n4434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[8] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4669__new_ I3=$abc$98542$new_n4436_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[8] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[8] O=$abc$98542$new_n4436_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[9] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4673__new_ I3=$abc$98542$new_n4438_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[9] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[9] O=$abc$98542$new_n4438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[10] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4677__new_ I3=$abc$98542$new_n4440_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[10] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[10] O=$abc$98542$new_n4440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[11] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4681__new_ I3=$abc$98542$new_n4442_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[11] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[11] O=$abc$98542$new_n4442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[12] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4685__new_ I3=$abc$98542$new_n4444_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[12] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[12] O=$abc$98542$new_n4444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[13] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4689__new_ I3=$abc$98542$new_n4446_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[13] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[13] O=$abc$98542$new_n4446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[14] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4693__new_ I3=$abc$98542$new_n4448_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[14] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[14] O=$abc$98542$new_n4448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[15] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4697__new_ I3=$abc$98542$new_n4450_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[15] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[15] O=$abc$98542$new_n4450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[16] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4701__new_ I3=$abc$98542$new_n4452_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[16] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[16] O=$abc$98542$new_n4452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[17] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4705__new_ I3=$abc$98542$abc$94840$new_n5462__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[17] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[17] O=$abc$98542$abc$94840$new_n5462__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[18] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4709__new_ I3=$abc$98542$new_n4456_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[18] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[18] O=$abc$98542$new_n4456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[19] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4713__new_ I3=$abc$98542$new_n4458_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[19] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[19] O=$abc$98542$new_n4458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[20] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4717__new_ I3=$abc$98542$new_n4460_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[20] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[20] O=$abc$98542$new_n4460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[21] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4721__new_ I3=$abc$98542$new_n4462_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[21] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[21] O=$abc$98542$new_n4462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[22] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4725__new_ I3=$abc$98542$abc$94840$new_n5477__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[22] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[22] O=$abc$98542$abc$94840$new_n5477__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[23] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4729__new_ I3=$abc$98542$abc$94840$new_n5480__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[23] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[23] O=$abc$98542$abc$94840$new_n5480__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[24] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4733__new_ I3=$abc$98542$new_n4468_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[24] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[24] O=$abc$98542$new_n4468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[25] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4737__new_ I3=$abc$98542$new_n4470_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[25] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[25] O=$abc$98542$new_n4470_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[26] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4741__new_ I3=$abc$98542$new_n4472_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[26] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[26] O=$abc$98542$new_n4472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$new_n4474_ I1=$abc$98542$new_n4475_ I2=$false I3=$false O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4411__new_inv_ I1=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[27] O=$abc$98542$new_n4474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[27] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[27] O=$abc$98542$new_n4475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[28] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4749__new_ I3=$abc$98542$abc$94840$new_n5495__new_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4638__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[28] I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[28] O=$abc$98542$abc$94840$new_n5495__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[29] I1=$abc$98542$abc$94840$new_n4638__new_ I2=$abc$98542$abc$94840$new_n4753__new_ I3=$abc$98542$new_n4479_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[29] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4637__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[29] O=$abc$98542$new_n4479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[30] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4757__new_ I3=$abc$98542$new_n4481_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4635__new_ I1=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[30] I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[30] O=$abc$98542$new_n4481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[31] I1=$abc$98542$abc$94840$new_n4637__new_ I2=$abc$98542$abc$94840$new_n4761__new_ I3=$abc$98542$new_n4483_ O=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[31] I1=$abc$98542$abc$94840$new_n4635__new_ I2=$abc$98542$abc$94840$new_n4638__new_ I3=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[31] O=$abc$98542$new_n4483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial2axis.sfifoInst.r_full I1=serial2axis.spiSlave.o_RX_DV I2=serial2axis.sfifoInst.wr_addr[11] I3=$false O=$abc$94840$auto$rtlil.cc:1906:Mux$47804
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.r_full I1=serial2axis.sfifoInst.wr_addr[11] I2=serial2axis.spiSlave.o_RX_DV I3=$false O=$abc$94840$auto$rtlil.cc:1906:Mux$47791
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$98542$new_n4491_ I1=$abc$98542$abc$94840$new_n4360__new_ I2=$abc$98542$new_n4489_ I3=$abc$98542$new_n4487_ O=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43675.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51075_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4361__new_ I1=$abc$98542$new_n4488_ I2=$abc$98542$new_n3269_ I3=serial2axis.sfifoInst.o_fill[12] O=$abc$98542$new_n4487_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[0] I1=serial2axis.sfifoInst.o_fill[1] I2=$abc$98542$abc$94840$new_n3628__new_ I3=$false O=$abc$98542$new_n4488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$98542$new_n4490_ I1=serial2axis.sfifoInst.o_fill[0] I2=serial2axis.sfifoInst.o_fill[1] I3=$false O=$abc$98542$new_n4489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[12] I1=serial2axis.sfifoInst.o_fill[3] I2=serial2axis.sfifoInst.o_fill[10] I3=serial2axis.sfifoInst.o_fill[2] O=$abc$98542$new_n4490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4492_ I1=serial2axis.sfifoInst.o_fill[8] I2=serial2axis.sfifoInst.o_fill[9] I3=serial2axis.sfifoInst.o_fill[11] O=$abc$98542$new_n4491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=serial2axis.sfifoInst.o_fill[4] I1=serial2axis.sfifoInst.o_fill[5] I2=serial2axis.sfifoInst.o_fill[6] I3=serial2axis.sfifoInst.o_fill[7] O=$abc$98542$new_n4492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$abc$98542$abc$94840$new_n3924__new_inv_ I2=$abc$98542$abc$94840$new_n3928__new_inv_ I3=lcd.serializerCacheEmpty O=$abc$94840$techmap$techmap\lcd.$procmux$45650.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51075_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[0] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5536__new_ I3=$abc$98542$abc$94840$new_n5551__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I1=$abc$98542$abc$94840$new_n5534__new_inv_ I2=$abc$98542$abc$94840$new_n5531__new_inv_ I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] O=$abc$98542$abc$94840$new_n5536__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][9] I1=rasteriCEr.commandParser.configReg[3][10] I2=rasteriCEr.commandParser.configReg[3][8] I3=rasteriCEr.commandParser.configReg[3][11] O=$abc$98542$abc$94840$new_n5531__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][9] I1=rasteriCEr.commandParser.configReg[3][10] I2=rasteriCEr.commandParser.configReg[3][8] I3=rasteriCEr.commandParser.configReg[3][11] O=$abc$98542$abc$94840$new_n5534__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I1=$abc$98542$abc$94840$new_n5545__new_inv_ I2=$abc$98542$abc$94840$new_n5548__new_ I3=$abc$98542$abc$94840$new_n5549__new_ O=$abc$98542$abc$94840$new_n5551__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][11] I1=rasteriCEr.commandParser.configReg[3][8] I2=rasteriCEr.commandParser.configReg[3][10] I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[0] O=$abc$98542$abc$94840$new_n5548__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][9] I1=rasteriCEr.commandParser.configReg[3][10] I2=rasteriCEr.commandParser.configReg[3][11] I3=rasteriCEr.commandParser.configReg[3][8] O=$abc$98542$abc$94840$new_n5549__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][11] I1=rasteriCEr.commandParser.configReg[3][10] I2=rasteriCEr.commandParser.configReg[3][8] I3=rasteriCEr.commandParser.configReg[3][9] O=$abc$98542$abc$94840$new_n5545__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101111111111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][8] I1=rasteriCEr.commandParser.configReg[3][11] I2=rasteriCEr.commandParser.configReg[3][9] I3=rasteriCEr.commandParser.configReg[3][10] O=$abc$98542$abc$94840$new_n5546__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110111010000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[1] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5554__new_inv_ I3=$abc$98542$new_n4505_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5534__new_inv_ I1=$abc$98542$abc$94840$new_n5531__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I3=$false O=$abc$98542$abc$94840$new_n5554__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5545__new_inv_ I1=$abc$98542$abc$94840$new_n5542__new_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] O=$abc$98542$new_n4505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][11] I1=rasteriCEr.commandParser.configReg[3][8] I2=rasteriCEr.commandParser.configReg[3][10] I3=$false O=$abc$98542$abc$94840$new_n5542__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[2] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5561__new_inv_ I3=$abc$98542$new_n4509_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5534__new_inv_ I1=$abc$98542$abc$94840$new_n5531__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I3=$false O=$abc$98542$abc$94840$new_n5561__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5545__new_inv_ I1=$abc$98542$abc$94840$new_n5542__new_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] O=$abc$98542$new_n4509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[3] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5568__new_inv_ I3=$abc$98542$new_n4512_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5534__new_inv_ I1=$abc$98542$abc$94840$new_n5531__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I3=$false O=$abc$98542$abc$94840$new_n5568__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5545__new_inv_ I1=$abc$98542$abc$94840$new_n5542__new_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] O=$abc$98542$new_n4512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=$abc$98542$new_n4517_ I1=$abc$98542$new_n4514_ I2=$abc$98542$abc$94840$new_n5580__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5575__new_ I2=$abc$98542$abc$94840$new_n5536__new_ I3=$false O=$abc$98542$new_n4514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5548__new_ I1=rasteriCEr.commandParser.configReg[3][9] I2=$abc$98542$abc$94840$new_n5539__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] O=$abc$98542$abc$94840$new_n5575__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][8] I1=rasteriCEr.commandParser.configReg[3][11] I2=rasteriCEr.commandParser.configReg[3][9] I3=rasteriCEr.commandParser.configReg[3][10] O=$abc$98542$abc$94840$new_n5539__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[0] I2=$false I3=$false O=$abc$98542$new_n4517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$false I2=$abc$98542$abc$94840$new_n5544__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] O=$abc$98542$abc$94840$new_n5580__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101010101
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][10] I1=rasteriCEr.commandParser.configReg[3][11] I2=rasteriCEr.commandParser.configReg[3][8] I3=rasteriCEr.commandParser.configReg[3][9] O=$abc$98542$abc$94840$new_n5544__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][9] I1=rasteriCEr.commandParser.configReg[3][11] I2=rasteriCEr.commandParser.configReg[3][8] I3=rasteriCEr.commandParser.configReg[3][10] O=$abc$98542$abc$94840$new_n5578__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5585__new_ I2=$abc$98542$new_n4522_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[1] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5587__new_ I3=$false O=$abc$98542$new_n4522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] I3=$false O=$abc$98542$abc$94840$new_n5587__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I1=$abc$98542$abc$94840$new_n5539__new_ I2=$abc$98542$abc$94840$new_n5554__new_inv_ I3=$abc$98542$new_n4525_ O=$abc$98542$abc$94840$new_n5585__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I1=$abc$98542$abc$94840$new_n5542__new_ I2=rasteriCEr.commandParser.configReg[3][9] I3=$false O=$abc$98542$new_n4525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$abc$94840$new_n5591__new_ I2=$abc$98542$new_n4527_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[2] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5593__new_ I3=$false O=$abc$98542$new_n4527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] I3=$false O=$abc$98542$abc$94840$new_n5593__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$abc$98542$abc$94840$new_n5539__new_ I2=$abc$98542$abc$94840$new_n5561__new_inv_ I3=$abc$98542$new_n4530_ O=$abc$98542$abc$94840$new_n5591__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$abc$98542$abc$94840$new_n5542__new_ I2=rasteriCEr.commandParser.configReg[3][9] I3=$false O=$abc$98542$new_n4530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5568__new_inv_ I1=$abc$98542$new_n4532_ I2=$abc$98542$abc$94840$new_n5596__new_ I3=$abc$98542$new_n4534_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[3] I2=$false I3=$false O=$abc$98542$new_n4532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5542__new_ I1=rasteriCEr.commandParser.configReg[3][9] I2=$abc$98542$abc$94840$new_n5539__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] O=$abc$98542$abc$94840$new_n5596__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] O=$abc$98542$new_n4534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$new_n4536_ I1=$abc$98542$new_n4514_ I2=$abc$98542$abc$94840$new_n5603__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[0] I2=$false I3=$false O=$abc$98542$new_n4536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$false I2=$abc$98542$abc$94840$new_n5544__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] O=$abc$98542$abc$94840$new_n5603__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101010101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4539_ I2=$abc$98542$abc$94840$new_n5585__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[1] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5608__new_ I3=$false O=$abc$98542$new_n4539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] I3=$false O=$abc$98542$abc$94840$new_n5608__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4542_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[2] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5612__new_ I3=$false O=$abc$98542$new_n4542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] I3=$false O=$abc$98542$abc$94840$new_n5612__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5568__new_inv_ I1=$abc$98542$new_n4545_ I2=$abc$98542$abc$94840$new_n5596__new_ I3=$abc$98542$new_n4546_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[3] I2=$false I3=$false O=$abc$98542$new_n4545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] O=$abc$98542$new_n4546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$new_n4549_ I1=$abc$98542$abc$94840$new_n5620__new_ I2=$abc$98542$new_n4514_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$false I2=$abc$98542$abc$94840$new_n5544__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] O=$abc$98542$abc$94840$new_n5620__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101010101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[0] I2=$false I3=$false O=$abc$98542$new_n4549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4551_ I2=$abc$98542$abc$94840$new_n5585__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[1] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5625__new_ I3=$false O=$abc$98542$new_n4551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] I3=$false O=$abc$98542$abc$94840$new_n5625__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5549__new_ I1=$abc$98542$new_n4554_ I2=$abc$98542$abc$94840$new_n5591__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[2] I1=$abc$98542$abc$94840$new_n5546__new_ I2=$abc$98542$abc$94840$new_n5629__new_ I3=$false O=$abc$98542$new_n4554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] I3=$false O=$abc$98542$abc$94840$new_n5629__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5568__new_inv_ I1=$abc$98542$new_n4557_ I2=$abc$98542$abc$94840$new_n5596__new_ I3=$abc$98542$new_n4558_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5546__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[3] I2=$false I3=$false O=$abc$98542$new_n4557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5578__new_inv_ I1=$abc$98542$abc$94840$new_n5544__new_inv_ I2=$abc$98542$abc$94840$new_n5549__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] O=$abc$98542$new_n4558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5647__new_inv_ I1=$abc$98542$new_n4563_ I2=$abc$98542$new_n4566_ I3=$abc$98542$abc$94840$new_n5658__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I1=$abc$98542$abc$94840$new_n5657__new_ I2=$abc$98542$abc$94840$new_n5656__new_ I3=$false O=$abc$98542$abc$94840$new_n5658__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][6] I2=rasteriCEr.commandParser.configReg[3][5] I3=rasteriCEr.commandParser.configReg[3][4] O=$abc$98542$abc$94840$new_n5656__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][6] I3=rasteriCEr.commandParser.configReg[3][5] O=$abc$98542$abc$94840$new_n5657__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5643__new_ I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] I2=$abc$98542$abc$94840$new_n5649__new_ I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[0] O=$abc$98542$new_n4563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][6] I2=rasteriCEr.commandParser.configReg[3][4] I3=rasteriCEr.commandParser.configReg[3][5] O=$abc$98542$abc$94840$new_n5649__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][5] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][7] I3=rasteriCEr.commandParser.configReg[3][6] O=$abc$98542$abc$94840$new_n5643__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5653__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I2=$abc$98542$abc$94840$new_n5655__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[0] O=$abc$98542$new_n4566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][5] I2=rasteriCEr.commandParser.configReg[3][4] I3=rasteriCEr.commandParser.configReg[3][6] O=$abc$98542$abc$94840$new_n5655__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][6] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][7] I3=rasteriCEr.commandParser.configReg[3][5] O=$abc$98542$abc$94840$new_n5653__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011101111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][6] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][7] I3=rasteriCEr.commandParser.configReg[3][5] O=$abc$98542$abc$94840$new_n5647__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4571_ I1=$abc$98542$new_n4572_ I2=$abc$98542$new_n4573_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5653__new_inv_ I1=$abc$98542$abc$94840$new_n5643__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I3=$false O=$abc$98542$new_n4571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5657__new_ I1=$abc$98542$abc$94840$new_n5649__new_ I2=$abc$98542$abc$94840$new_n5656__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] O=$abc$98542$new_n4572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[1] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5647__new_inv_ I3=$false O=$abc$98542$new_n4573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$98542$new_n4575_ I1=$abc$98542$abc$94840$new_n5671__new_ I2=$abc$98542$new_n4577_ I3=$abc$98542$new_n4578_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$abc$98542$abc$94840$new_n5649__new_ I2=$false I3=$false O=$abc$98542$new_n4575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I1=$abc$98542$abc$94840$new_n5657__new_ I2=$abc$98542$abc$94840$new_n5656__new_ I3=$false O=$abc$98542$abc$94840$new_n5671__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I1=$abc$98542$abc$94840$new_n5653__new_inv_ I2=$abc$98542$abc$94840$new_n5647__new_inv_ I3=$false O=$abc$98542$new_n4577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I1=$abc$98542$abc$94840$new_n5643__new_ I2=$abc$98542$abc$94840$new_n5655__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[2] O=$abc$98542$new_n4578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5679__new_ I1=$abc$98542$new_n4581_ I2=$abc$98542$abc$94840$new_n5680__new_ I3=$abc$98542$abc$94840$new_n5681__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I1=$abc$98542$abc$94840$new_n5649__new_ I2=$false I3=$false O=$abc$98542$abc$94840$new_n5679__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5653__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I2=$abc$98542$abc$94840$new_n5655__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[3] O=$abc$98542$new_n4581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I1=$abc$98542$abc$94840$new_n5657__new_ I2=$abc$98542$abc$94840$new_n5656__new_ I3=$false O=$abc$98542$abc$94840$new_n5680__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I1=$abc$98542$abc$94840$new_n5643__new_ I2=$abc$98542$abc$94840$new_n5647__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n5681__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5691__new_inv_ I1=$abc$98542$abc$94840$new_n5690__new_ I2=$abc$98542$abc$94840$new_n5692__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$new_n4586_ I1=$abc$98542$new_n4587_ I2=$abc$98542$abc$94840$new_n5658__new_ I3=$abc$98542$abc$94840$new_n5686__new_ O=$abc$98542$abc$94840$new_n5690__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5649__new_ I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[0] I2=$false I3=$false O=$abc$98542$new_n4586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I2=$abc$94840$auto$alumacc.cc:491:replace_alu$46295[3] I3=$abc$98542$abc$94840$new_n5647__new_inv_ O=$abc$98542$new_n4587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0] I1=$abc$98542$abc$94840$new_n5650__new_ I2=$abc$98542$abc$94840$new_n5639__new_ I3=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] O=$abc$98542$abc$94840$new_n5686__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][6] I1=rasteriCEr.commandParser.configReg[3][5] I2=rasteriCEr.commandParser.configReg[3][4] I3=rasteriCEr.commandParser.configReg[3][7] O=$abc$98542$abc$94840$new_n5639__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][6] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][5] I3=rasteriCEr.commandParser.configReg[3][7] O=$abc$98542$abc$94840$new_n5650__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5655__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[0] I2=$false I3=$false O=$abc$98542$abc$94840$new_n5691__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4] I1=$abc$98542$abc$94840$new_n5652__new_ I2=$abc$98542$abc$94840$new_n5642__new_ I3=$false O=$abc$98542$abc$94840$new_n5692__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010011100100111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][4] I2=rasteriCEr.commandParser.configReg[3][5] I3=rasteriCEr.commandParser.configReg[3][6] O=$abc$98542$abc$94840$new_n5642__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][7] I1=rasteriCEr.commandParser.configReg[3][6] I2=rasteriCEr.commandParser.configReg[3][4] I3=rasteriCEr.commandParser.configReg[3][5] O=$abc$98542$abc$94840$new_n5652__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$new_n4600_ I2=$abc$98542$abc$94840$new_n5708__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5701__new_inv_ I1=$abc$98542$abc$94840$new_n5647__new_inv_ I2=$abc$98542$abc$94840$new_n5639__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] O=$abc$98542$new_n4596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$98542$new_n4599_ I1=$abc$98542$new_n4598_ I2=$abc$94840$auto$alumacc.cc:491:replace_alu$46295[3] I3=$false O=$abc$98542$abc$94840$new_n5701__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] O=$abc$98542$new_n4598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100110010000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] O=$abc$98542$new_n4599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] I1=$abc$98542$new_n4601_ I2=$abc$98542$new_n4602_ I3=$abc$98542$new_n4572_ O=$abc$98542$new_n4600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5647__new_inv_ I1=$abc$94840$auto$alumacc.cc:491:replace_alu$46295[3] I2=$false I3=$false O=$abc$98542$new_n4601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5650__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1] I2=$false I3=$false O=$abc$98542$new_n4602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[1] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5707__new_ I3=$false O=$abc$98542$abc$94840$new_n5708__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5] I3=$false O=$abc$98542$abc$94840$new_n5707__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$new_n4607_ I2=$abc$98542$abc$94840$new_n5717__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5701__new_inv_ I1=$abc$98542$abc$94840$new_n5647__new_inv_ I2=$abc$98542$abc$94840$new_n5639__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] O=$abc$98542$new_n4606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5649__new_ I1=$abc$98542$new_n4601_ I2=$abc$98542$new_n4608_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] O=$abc$98542$new_n4607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5650__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2] I2=$false I3=$false O=$abc$98542$new_n4608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[2] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5715__new_ I3=$abc$98542$abc$94840$new_n5671__new_ O=$abc$98542$abc$94840$new_n5717__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6] I3=$false O=$abc$98542$abc$94840$new_n5715__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$new_n4612_ I1=$abc$98542$new_n4613_ I2=$abc$98542$abc$94840$new_n5725__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5701__new_inv_ I1=$abc$98542$abc$94840$new_n5647__new_inv_ I2=$abc$98542$abc$94840$new_n5639__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] O=$abc$98542$new_n4612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5649__new_ I1=$abc$98542$new_n4601_ I2=$abc$98542$new_n4614_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] O=$abc$98542$new_n4613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5650__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I2=$false I3=$false O=$abc$98542$new_n4614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[3] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5723__new_ I3=$abc$98542$abc$94840$new_n5680__new_ O=$abc$98542$abc$94840$new_n5725__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] I3=$false O=$abc$98542$abc$94840$new_n5723__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$new_n4618_ I1=$abc$98542$abc$94840$new_n5690__new_ I2=$abc$98542$new_n4619_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5655__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[0] I2=$false I3=$false O=$abc$98542$new_n4618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8] I1=$abc$98542$abc$94840$new_n5652__new_ I2=$abc$98542$abc$94840$new_n5642__new_ I3=$false O=$abc$98542$new_n4619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010011100100111
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$new_n4600_ I2=$abc$98542$abc$94840$new_n5732__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[1] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5731__new_ I3=$false O=$abc$98542$abc$94840$new_n5732__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9] I3=$false O=$abc$98542$abc$94840$new_n5731__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$new_n4607_ I2=$abc$98542$abc$94840$new_n5737__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[2] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5671__new_ I3=$abc$98542$abc$94840$new_n5735__new_inv_ O=$abc$98542$abc$94840$new_n5737__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10] I3=$false O=$abc$98542$abc$94840$new_n5735__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$98542$new_n4612_ I1=$abc$98542$new_n4613_ I2=$abc$98542$abc$94840$new_n5741__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[3] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5739__new_ I3=$abc$98542$abc$94840$new_n5680__new_ O=$abc$98542$abc$94840$new_n5741__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] I3=$false O=$abc$98542$abc$94840$new_n5739__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5690__new_ I1=$abc$98542$abc$94840$new_n5745__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[0] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$new_n4631_ I3=$false O=$abc$98542$abc$94840$new_n5745__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12] I1=$abc$98542$abc$94840$new_n5652__new_ I2=$abc$98542$abc$94840$new_n5642__new_ I3=$false O=$abc$98542$new_n4631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010011100100111
.gate SB_LUT4 I0=$abc$98542$new_n4596_ I1=$abc$98542$new_n4600_ I2=$abc$98542$abc$94840$new_n5748__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[1] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5747__new_ I3=$false O=$abc$98542$abc$94840$new_n5748__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13] I3=$false O=$abc$98542$abc$94840$new_n5747__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$new_n4606_ I1=$abc$98542$new_n4607_ I2=$abc$98542$abc$94840$new_n5752__new_ I3=$abc$98542$abc$94840$new_n5671__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[2] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5751__new_inv_ I3=$false O=$abc$98542$abc$94840$new_n5752__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14] I3=$false O=$abc$98542$abc$94840$new_n5751__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$98542$new_n4612_ I1=$abc$98542$new_n4613_ I2=$abc$98542$abc$94840$new_n5757__new_inv_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[3] I1=$abc$98542$abc$94840$new_n5655__new_ I2=$abc$98542$abc$94840$new_n5755__new_ I3=$abc$98542$abc$94840$new_n5680__new_ O=$abc$98542$abc$94840$new_n5757__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5652__new_ I1=$abc$98542$abc$94840$new_n5642__new_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] I3=$false O=$abc$98542$abc$94840$new_n5755__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5768__new_inv_ I1=$abc$98542$abc$94840$new_n5769__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[0] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] O=$abc$98542$abc$94840$new_n5769__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=$false O=$abc$98542$abc$94840$new_n5763__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=$false I3=$false O=$abc$98542$abc$94840$new_n5764__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][2] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5768__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4648_ I3=$abc$98542$abc$94840$new_n5771__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][2] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5771__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] I3=$false O=$abc$98542$new_n4648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] I2=$abc$98542$new_n4650_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5774__new_inv_ I3=$false O=$abc$98542$new_n4650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][2] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5774__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5777__new_inv_ I1=$abc$98542$abc$94840$new_n5778__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[3] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] O=$abc$98542$abc$94840$new_n5778__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][2] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5777__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010110000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5768__new_inv_ I1=$abc$98542$abc$94840$new_n5780__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[0] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] O=$abc$98542$abc$94840$new_n5780__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5771__new_inv_ I1=$abc$98542$abc$94840$new_n5782__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[1] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] O=$abc$98542$abc$94840$new_n5782__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5774__new_inv_ I1=$abc$98542$abc$94840$new_n5784__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[2] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] O=$abc$98542$abc$94840$new_n5784__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5777__new_inv_ I1=$abc$98542$abc$94840$new_n5786__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[3] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] O=$abc$98542$abc$94840$new_n5786__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5768__new_inv_ I1=$abc$98542$abc$94840$new_n5788__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[0] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] O=$abc$98542$abc$94840$new_n5788__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4666_ I3=$abc$98542$abc$94840$new_n5771__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] I3=$false O=$abc$98542$new_n4666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5774__new_inv_ I1=$abc$98542$abc$94840$new_n5792__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[2] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] O=$abc$98542$abc$94840$new_n5792__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5777__new_inv_ I1=$abc$98542$abc$94840$new_n5794__new_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[3] I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] O=$abc$98542$abc$94840$new_n5794__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[0] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4673_ I3=$abc$98542$new_n4672_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.commandParser.configReg[4][4] I2=$false I3=$false O=$abc$98542$new_n4672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$new_n4673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4676_ I3=$abc$98542$new_n4675_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] O=$abc$98542$new_n4675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[4][5] O=$abc$98542$new_n4676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4679_ I1=$abc$98542$new_n4678_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.commandParser.configReg[4][6] O=$abc$98542$new_n4678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] O=$abc$98542$new_n4679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4682_ I1=$abc$98542$new_n4681_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.commandParser.configReg[4][7] O=$abc$98542$new_n4681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] O=$abc$98542$new_n4682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[0] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4685_ I3=$abc$98542$new_n4684_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.commandParser.configReg[4][8] I2=$false I3=$false O=$abc$98542$new_n4684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$new_n4685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4688_ I1=$abc$98542$new_n4687_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.commandParser.configReg[4][9] O=$abc$98542$new_n4687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] O=$abc$98542$new_n4688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4691_ I3=$abc$98542$new_n4690_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.commandParser.configReg[4][10] I2=$false I3=$false O=$abc$98542$new_n4690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] O=$abc$98542$new_n4691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4694_ I3=$abc$98542$new_n4693_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.commandParser.configReg[4][11] I2=$false I3=$false O=$abc$98542$new_n4693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] O=$abc$98542$new_n4694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[0] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4697_ I3=$abc$98542$new_n4696_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5763__new_inv_ I1=rasteriCEr.commandParser.configReg[4][12] I2=$false I3=$false O=$abc$98542$new_n4696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$new_n4697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4700_ I3=$abc$98542$new_n4699_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] O=$abc$98542$new_n4699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[4][13] O=$abc$98542$new_n4700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4703_ I3=$abc$98542$new_n4702_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] O=$abc$98542$new_n4702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[4][14] O=$abc$98542$new_n4703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$new_n4706_ I1=$abc$98542$new_n4705_ I2=$false I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.commandParser.configReg[4][15] O=$abc$98542$new_n4705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] O=$abc$98542$new_n4706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5838__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[0] I3=$abc$98542$abc$94840$new_n5764__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][1] I2=rasteriCEr.commandParser.configReg[3][3] I3=$false O=$abc$98542$abc$94840$new_n5838__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5838__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[1] I3=$abc$98542$abc$94840$new_n5764__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5838__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[2] I3=$abc$98542$abc$94840$new_n5764__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5838__new_inv_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[3] I3=$abc$98542$abc$94840$new_n5764__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] I1=$abc$98542$new_n4715_ I2=$abc$98542$new_n4713_ I3=$abc$98542$abc$94840$new_n5854__new_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[0] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5763__new_inv_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] O=$abc$98542$new_n4713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5854__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100011111100
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][3] I2=$false I3=$false O=$abc$98542$new_n4715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5858__new_inv_ I3=$abc$98542$abc$94840$new_n5859__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] I3=rasteriCEr.commandParser.configReg[3][3] O=$abc$98542$abc$94840$new_n5858__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000101000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5859__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100011111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4720_ I3=$abc$98542$abc$94840$new_n5863__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] I3=$false O=$abc$98542$new_n4720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5863__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100011111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4723_ I3=$abc$98542$abc$94840$new_n5867__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] I3=$false O=$abc$98542$new_n4723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.commandParser.configReg[3][1] O=$abc$98542$abc$94840$new_n5867__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100011111100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=$abc$98542$abc$94840$new_n5854__new_ I3=$abc$98542$new_n4726_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] I1=$abc$98542$new_n4715_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[0] O=$abc$98542$new_n4726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5874__new_inv_ I3=$abc$98542$abc$94840$new_n5859__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] I3=rasteriCEr.commandParser.configReg[3][3] O=$abc$98542$abc$94840$new_n5874__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000101000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4730_ I3=$abc$98542$abc$94840$new_n5863__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] I3=$false O=$abc$98542$new_n4730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4732_ I3=$abc$98542$abc$94840$new_n5867__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] I3=$false O=$abc$98542$new_n4732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=$abc$98542$abc$94840$new_n5854__new_ I3=$abc$98542$new_n4734_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] I1=$abc$98542$new_n4715_ I2=$abc$98542$abc$94840$new_n5764__new_ I3=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[0] O=$abc$98542$new_n4734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$abc$94840$new_n5887__new_inv_ I3=$abc$98542$abc$94840$new_n5859__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] I3=rasteriCEr.commandParser.configReg[3][3] O=$abc$98542$abc$94840$new_n5887__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000101000000
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[2] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4738_ I3=$abc$98542$abc$94840$new_n5863__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] I3=$false O=$abc$98542$new_n4738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[3] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4740_ I3=$abc$98542$abc$94840$new_n5867__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$98542$new_n4715_ I1=$abc$98542$abc$94840$new_n5763__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] I3=$false O=$abc$98542$new_n4740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=$false O=$abc$98542$abc$94840$new_n5898__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[2] I2=$abc$98542$abc$94840$new_n5907__new_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[2] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$abc$94840$new_n5907__new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[3] I2=$abc$98542$new_n4751_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4757_ I3=$abc$98542$abc$94840$new_n5918__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[5] O=$abc$98542$abc$94840$new_n5918__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] O=$abc$98542$new_n4757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[2] I2=$abc$98542$new_n4759_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[6] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[3] I2=$abc$98542$new_n4761_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[7] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] I3=$abc$98542$abc$94840$new_n5898__new_ O=$abc$98542$new_n4761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[1] I1=$abc$98542$abc$94840$new_n5764__new_ I2=$abc$98542$new_n4767_ I3=$abc$98542$abc$94840$new_n5934__new_inv_ O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][1] I1=rasteriCEr.commandParser.configReg[3][2] I2=rasteriCEr.commandParser.configReg[3][3] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[9] O=$abc$98542$abc$94840$new_n5934__new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011110100000000
.gate SB_LUT4 I0=rasteriCEr.commandParser.configReg[3][2] I1=rasteriCEr.commandParser.configReg[3][3] I2=rasteriCEr.commandParser.configReg[3][1] I3=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] O=$abc$98542$new_n4767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n5764__new_ I1=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[2] I2=$abc$98542$new_n4769_ I3=$false O=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[10] CO=$auto$alumacc.cc:474:replace_alu$46240.C[11] I0=$true I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[11] CO=$auto$alumacc.cc:474:replace_alu$46240.C[12] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[12] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46242[12] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[0] CO=$auto$alumacc.cc:474:replace_alu$46240.C[2] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[2] CO=$auto$alumacc.cc:474:replace_alu$46240.C[3] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[3] CO=$auto$alumacc.cc:474:replace_alu$46240.C[4] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[4] CO=$auto$alumacc.cc:474:replace_alu$46240.C[5] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[5] CO=$auto$alumacc.cc:474:replace_alu$46240.C[6] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[6] CO=$auto$alumacc.cc:474:replace_alu$46240.C[7] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[7] CO=$auto$alumacc.cc:474:replace_alu$46240.C[8] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[8] CO=$auto$alumacc.cc:474:replace_alu$46240.C[9] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46240.C[9] CO=$auto$alumacc.cc:474:replace_alu$46240.C[10] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] CO=$auto$alumacc.cc:474:replace_alu$46251.C[2] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[2] CO=$auto$alumacc.cc:474:replace_alu$46251.C[3] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[3] CO=$auto$alumacc.cc:474:replace_alu$46251.C[4] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[4] CO=$auto$alumacc.cc:474:replace_alu$46251.C[5] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[5] CO=$auto$alumacc.cc:474:replace_alu$46251.C[6] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[6] CO=$auto$alumacc.cc:474:replace_alu$46251.C[7] I0=$true I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[7] CO=$auto$alumacc.cc:474:replace_alu$46251.C[8] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[8] CO=$auto$alumacc.cc:474:replace_alu$46251.C[9] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46251.C[9] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46253[9] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46262.C[1] I0=rasteriCEr.rop.y[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[1] CO=$auto$alumacc.cc:474:replace_alu$46262.C[2] I0=rasteriCEr.rop.y[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[2] CO=$auto$alumacc.cc:474:replace_alu$46262.C[3] I0=rasteriCEr.rop.y[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[3] CO=$auto$alumacc.cc:474:replace_alu$46262.C[4] I0=rasteriCEr.rop.y[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[4] CO=$auto$alumacc.cc:474:replace_alu$46262.C[5] I0=rasteriCEr.rop.y[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[5] CO=$auto$alumacc.cc:474:replace_alu$46262.C[6] I0=rasteriCEr.rop.y[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[6] CO=$auto$alumacc.cc:474:replace_alu$46262.C[7] I0=rasteriCEr.rop.y[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[7] CO=$auto$alumacc.cc:474:replace_alu$46262.C[8] I0=rasteriCEr.rop.y[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[8] CO=$auto$alumacc.cc:474:replace_alu$46262.C[9] I0=rasteriCEr.rop.y[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46262.C[9] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46264[9] I0=rasteriCEr.rop.y[9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46262.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46267.C[1] I0=rasteriCEr.rop.fbIndex[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[1] CO=$auto$alumacc.cc:474:replace_alu$46267.C[2] I0=rasteriCEr.rop.x[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[2] CO=$auto$alumacc.cc:474:replace_alu$46267.C[3] I0=rasteriCEr.rop.x[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[3] CO=$auto$alumacc.cc:474:replace_alu$46267.C[4] I0=rasteriCEr.rop.x[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[4] CO=$auto$alumacc.cc:474:replace_alu$46267.C[5] I0=rasteriCEr.rop.x[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[5] CO=$auto$alumacc.cc:474:replace_alu$46267.C[6] I0=rasteriCEr.rop.x[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[6] CO=$auto$alumacc.cc:474:replace_alu$46267.C[7] I0=rasteriCEr.rop.x[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[7] CO=$auto$alumacc.cc:474:replace_alu$46267.C[8] I0=rasteriCEr.rop.x[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46267.C[8] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46269[8] I0=rasteriCEr.rop.x[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46267.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46280.C[1] I0=rasteriCEr.rop.fbIndex[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[1] CO=$auto$alumacc.cc:474:replace_alu$46280.C[2] I0=rasteriCEr.rop.x[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[2] CO=$auto$alumacc.cc:474:replace_alu$46280.C[3] I0=rasteriCEr.rop.x[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[3] CO=$auto$alumacc.cc:474:replace_alu$46280.C[4] I0=rasteriCEr.rop.x[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[4] CO=$auto$alumacc.cc:474:replace_alu$46280.C[5] I0=rasteriCEr.rop.x[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[5] CO=$auto$alumacc.cc:474:replace_alu$46280.C[6] I0=rasteriCEr.rop.x[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[6] CO=$auto$alumacc.cc:474:replace_alu$46280.C[7] I0=rasteriCEr.rop.x[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[7] CO=$auto$alumacc.cc:474:replace_alu$46280.C[8] I0=rasteriCEr.rop.x[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46280.C[8] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46282[8] I0=rasteriCEr.rop.x[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46280.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:372|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46293.C[1] I0=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:740|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46293.C[1] CO=$auto$alumacc.cc:474:replace_alu$46293.C[2] I0=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:740|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46293.C[2] CO=$auto$alumacc.cc:474:replace_alu$46293.C[3] I0=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:740|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46293.C[3] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46295[3] I0=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.AA[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46293.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:740|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46304.C[1] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:157|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46304.C[1] CO=$auto$alumacc.cc:474:replace_alu$46304.C[2] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:157|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46304.C[2] CO=$auto$alumacc.cc:474:replace_alu$46304.C[3] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:157|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46304.C[3] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46306[3] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46304.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:157|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46315.C[1] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[10] CO=$auto$alumacc.cc:474:replace_alu$46315.C[11] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[11] CO=$auto$alumacc.cc:474:replace_alu$46315.C[12] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[12] CO=$auto$alumacc.cc:474:replace_alu$46315.C[13] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[13] CO=$auto$alumacc.cc:474:replace_alu$46315.C[14] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[14] CO=$auto$alumacc.cc:474:replace_alu$46315.C[15] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[15] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46317[15] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[1] CO=$auto$alumacc.cc:474:replace_alu$46315.C[2] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[2] CO=$auto$alumacc.cc:474:replace_alu$46315.C[3] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[3] CO=$auto$alumacc.cc:474:replace_alu$46315.C[4] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[4] CO=$auto$alumacc.cc:474:replace_alu$46315.C[5] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[5] CO=$auto$alumacc.cc:474:replace_alu$46315.C[6] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[6] CO=$auto$alumacc.cc:474:replace_alu$46315.C[7] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[7] CO=$auto$alumacc.cc:474:replace_alu$46315.C[8] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[8] CO=$auto$alumacc.cc:474:replace_alu$46315.C[9] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46315.C[9] CO=$auto$alumacc.cc:474:replace_alu$46315.C[10] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46315.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:127|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[10] I3=$auto$alumacc.cc:474:replace_alu$46326.C[10] O=$abc$94840$auto$wreduce.cc:455:run$46099[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[10] CO=$auto$alumacc.cc:474:replace_alu$46326.C[11] I0=$false I1=lcd.streamAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[11] I3=$auto$alumacc.cc:474:replace_alu$46326.C[11] O=$abc$94840$auto$wreduce.cc:455:run$46099[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[11] CO=$auto$alumacc.cc:474:replace_alu$46326.C[12] I0=$false I1=lcd.streamAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[12] I3=$auto$alumacc.cc:474:replace_alu$46326.C[12] O=$abc$94840$auto$wreduce.cc:455:run$46099[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[12] CO=$auto$alumacc.cc:474:replace_alu$46326.C[13] I0=$false I1=lcd.streamAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[13] I3=$auto$alumacc.cc:474:replace_alu$46326.C[13] O=$abc$94840$auto$wreduce.cc:455:run$46099[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd.streamAddr[0] CO=$auto$alumacc.cc:474:replace_alu$46326.C[2] I0=$false I1=lcd.streamAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[2] I3=$auto$alumacc.cc:474:replace_alu$46326.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46099[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[2] CO=$auto$alumacc.cc:474:replace_alu$46326.C[3] I0=$false I1=lcd.streamAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[3] I3=$auto$alumacc.cc:474:replace_alu$46326.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46099[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[3] CO=$auto$alumacc.cc:474:replace_alu$46326.C[4] I0=$false I1=lcd.streamAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[4] I3=$auto$alumacc.cc:474:replace_alu$46326.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46099[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[4] CO=$auto$alumacc.cc:474:replace_alu$46326.C[5] I0=$false I1=lcd.streamAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[5] I3=$auto$alumacc.cc:474:replace_alu$46326.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46099[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[5] CO=$auto$alumacc.cc:474:replace_alu$46326.C[6] I0=$false I1=lcd.streamAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[6] I3=$auto$alumacc.cc:474:replace_alu$46326.C[6] O=$abc$94840$auto$wreduce.cc:455:run$46099[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[6] CO=$auto$alumacc.cc:474:replace_alu$46326.C[7] I0=$false I1=lcd.streamAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[7] I3=$auto$alumacc.cc:474:replace_alu$46326.C[7] O=$abc$94840$auto$wreduce.cc:455:run$46099[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[7] CO=$auto$alumacc.cc:474:replace_alu$46326.C[8] I0=$false I1=lcd.streamAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[8] I3=$auto$alumacc.cc:474:replace_alu$46326.C[8] O=$abc$94840$auto$wreduce.cc:455:run$46099[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[8] CO=$auto$alumacc.cc:474:replace_alu$46326.C[9] I0=$false I1=lcd.streamAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.streamAddr[9] I3=$auto$alumacc.cc:474:replace_alu$46326.C[9] O=$abc$94840$auto$wreduce.cc:455:run$46099[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46326.C[9] CO=$auto$alumacc.cc:474:replace_alu$46326.C[10] I0=$false I1=lcd.streamAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:164|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[10] I3=$auto$alumacc.cc:474:replace_alu$46329.C[10] O=$abc$94840$techmap\lcd.$procmux$45610_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[10] CO=$auto$alumacc.cc:474:replace_alu$46329.C[11] I0=$false I1=lcd.pixelCount[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[11] I3=$auto$alumacc.cc:474:replace_alu$46329.C[11] O=$abc$94840$techmap\lcd.$procmux$45610_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[11] CO=$auto$alumacc.cc:474:replace_alu$46329.C[12] I0=$false I1=lcd.pixelCount[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[12] I3=$auto$alumacc.cc:474:replace_alu$46329.C[12] O=$abc$94840$techmap\lcd.$procmux$45610_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[12] CO=$auto$alumacc.cc:474:replace_alu$46329.C[13] I0=$false I1=lcd.pixelCount[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[13] I3=$auto$alumacc.cc:474:replace_alu$46329.C[13] O=$abc$94840$techmap\lcd.$procmux$45610_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[13] CO=$auto$alumacc.cc:474:replace_alu$46329.C[14] I0=$false I1=lcd.pixelCount[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[14] I3=$auto$alumacc.cc:474:replace_alu$46329.C[14] O=$abc$94840$techmap\lcd.$procmux$45610_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[14] CO=$auto$alumacc.cc:474:replace_alu$46329.C[15] I0=$false I1=lcd.pixelCount[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[15] I3=$auto$alumacc.cc:474:replace_alu$46329.C[15] O=$abc$94840$techmap\lcd.$procmux$45610_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=lcd.pixelCount[0] CO=$auto$alumacc.cc:474:replace_alu$46329.C[2] I0=$false I1=lcd.pixelCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[2] I3=$auto$alumacc.cc:474:replace_alu$46329.C[2] O=$abc$94840$techmap\lcd.$procmux$45610_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[2] CO=$auto$alumacc.cc:474:replace_alu$46329.C[3] I0=$false I1=lcd.pixelCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[3] I3=$auto$alumacc.cc:474:replace_alu$46329.C[3] O=$abc$94840$techmap\lcd.$procmux$45610_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[3] CO=$auto$alumacc.cc:474:replace_alu$46329.C[4] I0=$false I1=lcd.pixelCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[4] I3=$auto$alumacc.cc:474:replace_alu$46329.C[4] O=$abc$94840$techmap\lcd.$procmux$45610_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[4] CO=$auto$alumacc.cc:474:replace_alu$46329.C[5] I0=$false I1=lcd.pixelCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[5] I3=$auto$alumacc.cc:474:replace_alu$46329.C[5] O=$abc$94840$techmap\lcd.$procmux$45610_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[5] CO=$auto$alumacc.cc:474:replace_alu$46329.C[6] I0=$false I1=lcd.pixelCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[6] I3=$auto$alumacc.cc:474:replace_alu$46329.C[6] O=$abc$94840$techmap\lcd.$procmux$45610_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[6] CO=$auto$alumacc.cc:474:replace_alu$46329.C[7] I0=$false I1=lcd.pixelCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[7] I3=$auto$alumacc.cc:474:replace_alu$46329.C[7] O=$abc$94840$techmap\lcd.$procmux$45610_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[7] CO=$auto$alumacc.cc:474:replace_alu$46329.C[8] I0=$false I1=lcd.pixelCount[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[8] I3=$auto$alumacc.cc:474:replace_alu$46329.C[8] O=$abc$94840$techmap\lcd.$procmux$45610_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[8] CO=$auto$alumacc.cc:474:replace_alu$46329.C[9] I0=$false I1=lcd.pixelCount[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n4339__new_ I1=$false I2=lcd.pixelCount[9] I3=$auto$alumacc.cc:474:replace_alu$46329.C[9] O=$abc$94840$techmap\lcd.$procmux$45610_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101010100000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46329.C[9] CO=$auto$alumacc.cc:474:replace_alu$46329.C[10] I0=$false I1=lcd.pixelCount[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:199|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=lcd.serCount[0] CO=$auto$alumacc.cc:474:replace_alu$46332.C[2] I0=$false I1=lcd.serCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.serCount[2] I3=$auto$alumacc.cc:474:replace_alu$46332.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46101[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46332.C[2] CO=$auto$alumacc.cc:474:replace_alu$46332.C[3] I0=$false I1=lcd.serCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.serCount[3] I3=$auto$alumacc.cc:474:replace_alu$46332.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46101[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46332.C[3] CO=$auto$alumacc.cc:474:replace_alu$46332.C[4] I0=$false I1=lcd.serCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.serCount[4] I3=$auto$alumacc.cc:474:replace_alu$46332.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46101[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46332.C[4] CO=$auto$alumacc.cc:474:replace_alu$46332.C[5] I0=$false I1=lcd.serCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=lcd.serCount[5] I3=$auto$alumacc.cc:474:replace_alu$46332.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46101[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46332.C[5] CO=$auto$alumacc.cc:474:replace_alu$46332.C[6] I0=$false I1=lcd.serCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3921__new_ I1=$abc$98542$abc$94840$new_n4319__new_inv_ I2=lcd.serCount[6] I3=$auto$alumacc.cc:474:replace_alu$46332.C[6] O=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51964_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:242|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101010110000
.gate SB_LUT4 I0=$false I1=$true I2=rasteriCEr.colorBuffer.counter[0] I3=$false O=rasteriCEr.colorBuffer.counterNext[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[10] I3=$auto$alumacc.cc:474:replace_alu$46338.C[10] O=rasteriCEr.colorBuffer.counterNext[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[10] CO=$auto$alumacc.cc:474:replace_alu$46338.C[11] I0=$false I1=rasteriCEr.colorBuffer.counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[11] I3=$auto$alumacc.cc:474:replace_alu$46338.C[11] O=rasteriCEr.colorBuffer.counterNext[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[11] CO=$auto$alumacc.cc:474:replace_alu$46338.C[12] I0=$false I1=rasteriCEr.colorBuffer.counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[12] I3=$auto$alumacc.cc:474:replace_alu$46338.C[12] O=rasteriCEr.colorBuffer.counterNext[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[12] CO=$auto$alumacc.cc:474:replace_alu$46338.C[13] I0=$false I1=rasteriCEr.colorBuffer.counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[13] I3=$auto$alumacc.cc:474:replace_alu$46338.C[13] O=rasteriCEr.colorBuffer.counterNext[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rasteriCEr.colorBuffer.counter[0] CO=$auto$alumacc.cc:474:replace_alu$46338.C[2] I0=$false I1=rasteriCEr.colorBuffer.counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[2] I3=$auto$alumacc.cc:474:replace_alu$46338.C[2] O=rasteriCEr.colorBuffer.counterNext[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[2] CO=$auto$alumacc.cc:474:replace_alu$46338.C[3] I0=$false I1=rasteriCEr.colorBuffer.counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[3] I3=$auto$alumacc.cc:474:replace_alu$46338.C[3] O=rasteriCEr.colorBuffer.counterNext[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[3] CO=$auto$alumacc.cc:474:replace_alu$46338.C[4] I0=$false I1=rasteriCEr.colorBuffer.counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[4] I3=$auto$alumacc.cc:474:replace_alu$46338.C[4] O=rasteriCEr.colorBuffer.counterNext[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[4] CO=$auto$alumacc.cc:474:replace_alu$46338.C[5] I0=$false I1=rasteriCEr.colorBuffer.counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[5] I3=$auto$alumacc.cc:474:replace_alu$46338.C[5] O=rasteriCEr.colorBuffer.counterNext[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[5] CO=$auto$alumacc.cc:474:replace_alu$46338.C[6] I0=$false I1=rasteriCEr.colorBuffer.counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[6] I3=$auto$alumacc.cc:474:replace_alu$46338.C[6] O=rasteriCEr.colorBuffer.counterNext[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[6] CO=$auto$alumacc.cc:474:replace_alu$46338.C[7] I0=$false I1=rasteriCEr.colorBuffer.counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[7] I3=$auto$alumacc.cc:474:replace_alu$46338.C[7] O=rasteriCEr.colorBuffer.counterNext[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[7] CO=$auto$alumacc.cc:474:replace_alu$46338.C[8] I0=$false I1=rasteriCEr.colorBuffer.counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[8] I3=$auto$alumacc.cc:474:replace_alu$46338.C[8] O=rasteriCEr.colorBuffer.counterNext[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[8] CO=$auto$alumacc.cc:474:replace_alu$46338.C[9] I0=$false I1=rasteriCEr.colorBuffer.counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.colorBuffer.counter[9] I3=$auto$alumacc.cc:474:replace_alu$46338.C[9] O=rasteriCEr.colorBuffer.counterNext[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46338.C[9] CO=$auto$alumacc.cc:474:replace_alu$46338.C[10] I0=$false I1=rasteriCEr.colorBuffer.counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[10] O=$abc$94840$auto$wreduce.cc:455:run$46105[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[10] CO=$auto$alumacc.cc:474:replace_alu$46341.C[11] I0=rasteriCEr.commandParser.streamCounter[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[11] O=$abc$94840$auto$wreduce.cc:455:run$46105[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[11] CO=$auto$alumacc.cc:474:replace_alu$46341.C[12] I0=rasteriCEr.commandParser.streamCounter[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[12] O=$abc$94840$auto$wreduce.cc:455:run$46105[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[12] CO=$auto$alumacc.cc:474:replace_alu$46341.C[13] I0=rasteriCEr.commandParser.streamCounter[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3794__new_ I1=rasteriCEr.commandParser.streamCounter[13] I2=$abc$98542$abc$94840$new_n4070__new_inv_ I3=$auto$alumacc.cc:474:replace_alu$46341.C[13] O=$abc$98542$new_n3551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001111100010
.gate SB_CARRY CI=rasteriCEr.commandParser.streamCounter[0] CO=$auto$alumacc.cc:474:replace_alu$46341.C[2] I0=rasteriCEr.commandParser.streamCounter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46105[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[2] CO=$auto$alumacc.cc:474:replace_alu$46341.C[3] I0=rasteriCEr.commandParser.streamCounter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46105[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[3] CO=$auto$alumacc.cc:474:replace_alu$46341.C[4] I0=rasteriCEr.commandParser.streamCounter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46105[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[4] CO=$auto$alumacc.cc:474:replace_alu$46341.C[5] I0=rasteriCEr.commandParser.streamCounter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46105[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[5] CO=$auto$alumacc.cc:474:replace_alu$46341.C[6] I0=rasteriCEr.commandParser.streamCounter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[6] O=$abc$94840$auto$wreduce.cc:455:run$46105[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[6] CO=$auto$alumacc.cc:474:replace_alu$46341.C[7] I0=rasteriCEr.commandParser.streamCounter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[7] O=$abc$94840$auto$wreduce.cc:455:run$46105[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[7] CO=$auto$alumacc.cc:474:replace_alu$46341.C[8] I0=rasteriCEr.commandParser.streamCounter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[8] O=$abc$94840$auto$wreduce.cc:455:run$46105[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[8] CO=$auto$alumacc.cc:474:replace_alu$46341.C[9] I0=rasteriCEr.commandParser.streamCounter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.commandParser.streamCounter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46341.C[9] O=$abc$94840$auto$wreduce.cc:455:run$46105[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46341.C[9] CO=$auto$alumacc.cc:474:replace_alu$46341.C[10] I0=rasteriCEr.commandParser.streamCounter[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:225|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=rasteriCEr.depthBuffer.counter[0] I3=$false O=rasteriCEr.depthBuffer.counterNext[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[10] I3=$auto$alumacc.cc:474:replace_alu$46344.C[10] O=rasteriCEr.depthBuffer.counterNext[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[10] CO=$auto$alumacc.cc:474:replace_alu$46344.C[11] I0=$false I1=rasteriCEr.depthBuffer.counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[11] I3=$auto$alumacc.cc:474:replace_alu$46344.C[11] O=rasteriCEr.depthBuffer.counterNext[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[11] CO=$auto$alumacc.cc:474:replace_alu$46344.C[12] I0=$false I1=rasteriCEr.depthBuffer.counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[12] I3=$auto$alumacc.cc:474:replace_alu$46344.C[12] O=rasteriCEr.depthBuffer.counterNext[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[12] CO=$auto$alumacc.cc:474:replace_alu$46344.C[13] I0=$false I1=rasteriCEr.depthBuffer.counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[13] I3=$auto$alumacc.cc:474:replace_alu$46344.C[13] O=rasteriCEr.depthBuffer.counterNext[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rasteriCEr.depthBuffer.counter[0] CO=$auto$alumacc.cc:474:replace_alu$46344.C[2] I0=$false I1=rasteriCEr.depthBuffer.counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[2] I3=$auto$alumacc.cc:474:replace_alu$46344.C[2] O=rasteriCEr.depthBuffer.counterNext[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[2] CO=$auto$alumacc.cc:474:replace_alu$46344.C[3] I0=$false I1=rasteriCEr.depthBuffer.counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[3] I3=$auto$alumacc.cc:474:replace_alu$46344.C[3] O=rasteriCEr.depthBuffer.counterNext[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[3] CO=$auto$alumacc.cc:474:replace_alu$46344.C[4] I0=$false I1=rasteriCEr.depthBuffer.counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[4] I3=$auto$alumacc.cc:474:replace_alu$46344.C[4] O=rasteriCEr.depthBuffer.counterNext[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[4] CO=$auto$alumacc.cc:474:replace_alu$46344.C[5] I0=$false I1=rasteriCEr.depthBuffer.counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[5] I3=$auto$alumacc.cc:474:replace_alu$46344.C[5] O=rasteriCEr.depthBuffer.counterNext[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[5] CO=$auto$alumacc.cc:474:replace_alu$46344.C[6] I0=$false I1=rasteriCEr.depthBuffer.counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[6] I3=$auto$alumacc.cc:474:replace_alu$46344.C[6] O=rasteriCEr.depthBuffer.counterNext[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[6] CO=$auto$alumacc.cc:474:replace_alu$46344.C[7] I0=$false I1=rasteriCEr.depthBuffer.counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[7] I3=$auto$alumacc.cc:474:replace_alu$46344.C[7] O=rasteriCEr.depthBuffer.counterNext[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[7] CO=$auto$alumacc.cc:474:replace_alu$46344.C[8] I0=$false I1=rasteriCEr.depthBuffer.counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[8] I3=$auto$alumacc.cc:474:replace_alu$46344.C[8] O=rasteriCEr.depthBuffer.counterNext[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[8] CO=$auto$alumacc.cc:474:replace_alu$46344.C[9] I0=$false I1=rasteriCEr.depthBuffer.counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.depthBuffer.counter[9] I3=$auto$alumacc.cc:474:replace_alu$46344.C[9] O=rasteriCEr.depthBuffer.counterNext[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46344.C[9] CO=$auto$alumacc.cc:474:replace_alu$46344.C[10] I0=$false I1=rasteriCEr.depthBuffer.counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:83|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=serial2axis.spiSlave.r_RX_Bit_Count[0] I3=$false O=$techmap\serial2axis.spiSlave.$0\r_RX_Bit_Count[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial2axis.spiSlave.r_RX_Bit_Count[0] CO=$auto$alumacc.cc:474:replace_alu$46347.C[2] I0=$false I1=serial2axis.spiSlave.r_RX_Bit_Count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.spiSlave.r_RX_Bit_Count[2] I3=$auto$alumacc.cc:474:replace_alu$46347.C[2] O=$techmap\serial2axis.spiSlave.$0\r_RX_Bit_Count[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[0] I3=$true O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46350.C[1] I0=serial2axis.sfifoInst.wr_addr[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46350.C[10] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[10] CO=$auto$alumacc.cc:474:replace_alu$46350.C[11] I0=serial2axis.sfifoInst.wr_addr[10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46350.C[11] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[11] CO=$auto$alumacc.cc:474:replace_alu$46350.C[12] I0=serial2axis.sfifoInst.wr_addr[11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=serial2axis.sfifoInst.rd_addr[12] I1=serial2axis.sfifoInst.wr_addr[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46350.C[12] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46350.C[1] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[1] CO=$auto$alumacc.cc:474:replace_alu$46350.C[2] I0=serial2axis.sfifoInst.wr_addr[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46350.C[2] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[2] CO=$auto$alumacc.cc:474:replace_alu$46350.C[3] I0=serial2axis.sfifoInst.wr_addr[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46350.C[3] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[3] CO=$auto$alumacc.cc:474:replace_alu$46350.C[4] I0=serial2axis.sfifoInst.wr_addr[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46350.C[4] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[4] CO=$auto$alumacc.cc:474:replace_alu$46350.C[5] I0=serial2axis.sfifoInst.wr_addr[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46350.C[5] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[5] CO=$auto$alumacc.cc:474:replace_alu$46350.C[6] I0=serial2axis.sfifoInst.wr_addr[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46350.C[6] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[6] CO=$auto$alumacc.cc:474:replace_alu$46350.C[7] I0=serial2axis.sfifoInst.wr_addr[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46350.C[7] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[7] CO=$auto$alumacc.cc:474:replace_alu$46350.C[8] I0=serial2axis.sfifoInst.wr_addr[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46350.C[8] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[8] CO=$auto$alumacc.cc:474:replace_alu$46350.C[9] I0=serial2axis.sfifoInst.wr_addr[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.wr_addr[9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46350.C[9] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:74$21508_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46350.C[9] CO=$auto$alumacc.cc:474:replace_alu$46350.C[10] I0=serial2axis.sfifoInst.wr_addr[9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46350.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[10] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[10] CO=$auto$alumacc.cc:474:replace_alu$46353.C[11] I0=serial2axis.sfifoInst.o_fill[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[11] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[11] CO=$auto$alumacc.cc:474:replace_alu$46353.C[12] I0=serial2axis.sfifoInst.o_fill[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[12] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial2axis.sfifoInst.o_fill[0] CO=$auto$alumacc.cc:474:replace_alu$46353.C[2] I0=serial2axis.sfifoInst.o_fill[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[2] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[2] CO=$auto$alumacc.cc:474:replace_alu$46353.C[3] I0=serial2axis.sfifoInst.o_fill[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[3] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[3] CO=$auto$alumacc.cc:474:replace_alu$46353.C[4] I0=serial2axis.sfifoInst.o_fill[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[4] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[4] CO=$auto$alumacc.cc:474:replace_alu$46353.C[5] I0=serial2axis.sfifoInst.o_fill[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[5] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[5] CO=$auto$alumacc.cc:474:replace_alu$46353.C[6] I0=serial2axis.sfifoInst.o_fill[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[6] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[6] CO=$auto$alumacc.cc:474:replace_alu$46353.C[7] I0=serial2axis.sfifoInst.o_fill[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[7] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[7] CO=$auto$alumacc.cc:474:replace_alu$46353.C[8] I0=serial2axis.sfifoInst.o_fill[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[8] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[8] CO=$auto$alumacc.cc:474:replace_alu$46353.C[9] I0=serial2axis.sfifoInst.o_fill[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial2axis.sfifoInst.o_fill[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46353.C[9] O=$abc$94840$techmap\serial2axis.sfifoInst.$sub$../../3rdParty/sfifo.v:72$21506_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46353.C[9] CO=$auto$alumacc.cc:474:replace_alu$46353.C[10] I0=serial2axis.sfifoInst.o_fill[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[0] CO=$auto$alumacc.cc:474:replace_alu$46356.C[2] I0=$true I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[2] CO=$auto$alumacc.cc:474:replace_alu$46356.C[3] I0=$true I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[3] CO=$auto$alumacc.cc:474:replace_alu$46356.C[4] I0=$true I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[4] I3=$auto$alumacc.cc:474:replace_alu$46356.C[4] O=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[4] CO=$auto$alumacc.cc:474:replace_alu$46356.C[5] I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[5] I3=$auto$alumacc.cc:474:replace_alu$46356.C[5] O=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[5] CO=$auto$alumacc.cc:474:replace_alu$46356.C[6] I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[6] I3=$auto$alumacc.cc:474:replace_alu$46356.C[6] O=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[6] CO=$auto$alumacc.cc:474:replace_alu$46356.C[7] I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[7] I3=$auto$alumacc.cc:474:replace_alu$46356.C[7] O=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46356.C[7] CO=$auto$alumacc.cc:474:replace_alu$46356.C[8] I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:619|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[10] CO=$auto$alumacc.cc:474:replace_alu$46359.C[11] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[11] CO=$auto$alumacc.cc:474:replace_alu$46359.C[12] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[12] CO=$abc$94840$auto$alumacc.cc:491:replace_alu$46361[12] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[1] CO=$auto$alumacc.cc:474:replace_alu$46359.C[3] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[3] CO=$auto$alumacc.cc:474:replace_alu$46359.C[4] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[4] CO=$auto$alumacc.cc:474:replace_alu$46359.C[5] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[5] CO=$auto$alumacc.cc:474:replace_alu$46359.C[6] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[6] CO=$auto$alumacc.cc:474:replace_alu$46359.C[7] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[7] CO=$auto$alumacc.cc:474:replace_alu$46359.C[8] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[8] CO=$auto$alumacc.cc:474:replace_alu$46359.C[9] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46359.C[9] CO=$auto$alumacc.cc:474:replace_alu$46359.C[10] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:134|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[10] I3=$auto$alumacc.cc:474:replace_alu$46372.C[10] O=$abc$94840$auto$wreduce.cc:455:run$46131[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[10] CO=$auto$alumacc.cc:474:replace_alu$46372.C[11] I0=$false I1=serial2axis.sfifoInst.o_fill[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[11] I3=$auto$alumacc.cc:474:replace_alu$46372.C[11] O=$abc$94840$auto$wreduce.cc:455:run$46131[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[11] CO=$auto$alumacc.cc:474:replace_alu$46372.C[12] I0=$false I1=serial2axis.sfifoInst.o_fill[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[12] I3=$auto$alumacc.cc:474:replace_alu$46372.C[12] O=$abc$94840$auto$wreduce.cc:455:run$46131[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial2axis.sfifoInst.o_fill[0] CO=$auto$alumacc.cc:474:replace_alu$46372.C[2] I0=$false I1=serial2axis.sfifoInst.o_fill[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[2] I3=$auto$alumacc.cc:474:replace_alu$46372.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46131[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[2] CO=$auto$alumacc.cc:474:replace_alu$46372.C[3] I0=$false I1=serial2axis.sfifoInst.o_fill[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[3] I3=$auto$alumacc.cc:474:replace_alu$46372.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46131[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[3] CO=$auto$alumacc.cc:474:replace_alu$46372.C[4] I0=$false I1=serial2axis.sfifoInst.o_fill[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[4] I3=$auto$alumacc.cc:474:replace_alu$46372.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46131[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[4] CO=$auto$alumacc.cc:474:replace_alu$46372.C[5] I0=$false I1=serial2axis.sfifoInst.o_fill[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[5] I3=$auto$alumacc.cc:474:replace_alu$46372.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46131[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[5] CO=$auto$alumacc.cc:474:replace_alu$46372.C[6] I0=$false I1=serial2axis.sfifoInst.o_fill[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[6] I3=$auto$alumacc.cc:474:replace_alu$46372.C[6] O=$abc$94840$auto$wreduce.cc:455:run$46131[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[6] CO=$auto$alumacc.cc:474:replace_alu$46372.C[7] I0=$false I1=serial2axis.sfifoInst.o_fill[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[7] I3=$auto$alumacc.cc:474:replace_alu$46372.C[7] O=$abc$94840$auto$wreduce.cc:455:run$46131[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[7] CO=$auto$alumacc.cc:474:replace_alu$46372.C[8] I0=$false I1=serial2axis.sfifoInst.o_fill[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[8] I3=$auto$alumacc.cc:474:replace_alu$46372.C[8] O=$abc$94840$auto$wreduce.cc:455:run$46131[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[8] CO=$auto$alumacc.cc:474:replace_alu$46372.C[9] I0=$false I1=serial2axis.sfifoInst.o_fill[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.o_fill[9] I3=$auto$alumacc.cc:474:replace_alu$46372.C[9] O=$abc$94840$auto$wreduce.cc:455:run$46131[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46372.C[9] CO=$auto$alumacc.cc:474:replace_alu$46372.C[10] I0=$false I1=serial2axis.sfifoInst.o_fill[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:73|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$46375.C[10] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[10] CO=$auto$alumacc.cc:474:replace_alu$46375.C[11] I0=$false I1=serial2axis.sfifoInst.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$46375.C[11] O=$abc$94840$auto$rtlil.cc:1874:Eq$47780
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010010100001111
.gate SB_CARRY CI=serial2axis.sfifoInst.rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$46375.C[2] I0=$false I1=serial2axis.sfifoInst.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$46375.C[2] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[2] CO=$auto$alumacc.cc:474:replace_alu$46375.C[3] I0=$false I1=serial2axis.sfifoInst.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$46375.C[3] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[3] CO=$auto$alumacc.cc:474:replace_alu$46375.C[4] I0=$false I1=serial2axis.sfifoInst.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$46375.C[4] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[4] CO=$auto$alumacc.cc:474:replace_alu$46375.C[5] I0=$false I1=serial2axis.sfifoInst.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$46375.C[5] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[5] CO=$auto$alumacc.cc:474:replace_alu$46375.C[6] I0=$false I1=serial2axis.sfifoInst.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$46375.C[6] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[6] CO=$auto$alumacc.cc:474:replace_alu$46375.C[7] I0=$false I1=serial2axis.sfifoInst.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$46375.C[7] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[7] CO=$auto$alumacc.cc:474:replace_alu$46375.C[8] I0=$false I1=serial2axis.sfifoInst.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$46375.C[8] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[8] CO=$auto$alumacc.cc:474:replace_alu$46375.C[9] I0=$false I1=serial2axis.sfifoInst.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3635__new_ I1=$false I2=serial2axis.sfifoInst.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$46375.C[9] O=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101101011110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46375.C[9] CO=$auto$alumacc.cc:474:replace_alu$46375.C[10] I0=$false I1=serial2axis.sfifoInst.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:125|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=serial2axis.sfifoInst.rd_addr[0] I3=$false O=$auto$wreduce.cc:455:run$46130[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[10] I3=$auto$alumacc.cc:474:replace_alu$46378.C[10] O=$auto$wreduce.cc:455:run$46130[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[10] CO=$auto$alumacc.cc:474:replace_alu$46378.C[11] I0=$false I1=serial2axis.sfifoInst.rd_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[11] I3=$auto$alumacc.cc:474:replace_alu$46378.C[11] O=$auto$wreduce.cc:455:run$46130[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[11] CO=$auto$alumacc.cc:474:replace_alu$46378.C[12] I0=$false I1=serial2axis.sfifoInst.rd_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[12] I3=$auto$alumacc.cc:474:replace_alu$46378.C[12] O=$auto$wreduce.cc:455:run$46130[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial2axis.sfifoInst.rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$46378.C[2] I0=$false I1=serial2axis.sfifoInst.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$46378.C[2] O=$auto$wreduce.cc:455:run$46130[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[2] CO=$auto$alumacc.cc:474:replace_alu$46378.C[3] I0=$false I1=serial2axis.sfifoInst.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$46378.C[3] O=$auto$wreduce.cc:455:run$46130[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[3] CO=$auto$alumacc.cc:474:replace_alu$46378.C[4] I0=$false I1=serial2axis.sfifoInst.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$46378.C[4] O=$auto$wreduce.cc:455:run$46130[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[4] CO=$auto$alumacc.cc:474:replace_alu$46378.C[5] I0=$false I1=serial2axis.sfifoInst.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$46378.C[5] O=$auto$wreduce.cc:455:run$46130[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[5] CO=$auto$alumacc.cc:474:replace_alu$46378.C[6] I0=$false I1=serial2axis.sfifoInst.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$46378.C[6] O=$auto$wreduce.cc:455:run$46130[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[6] CO=$auto$alumacc.cc:474:replace_alu$46378.C[7] I0=$false I1=serial2axis.sfifoInst.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$46378.C[7] O=$auto$wreduce.cc:455:run$46130[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[7] CO=$auto$alumacc.cc:474:replace_alu$46378.C[8] I0=$false I1=serial2axis.sfifoInst.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$46378.C[8] O=$auto$wreduce.cc:455:run$46130[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[8] CO=$auto$alumacc.cc:474:replace_alu$46378.C[9] I0=$false I1=serial2axis.sfifoInst.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.rd_addr[9] I3=$auto$alumacc.cc:474:replace_alu$46378.C[9] O=$auto$wreduce.cc:455:run$46130[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46378.C[9] CO=$auto$alumacc.cc:474:replace_alu$46378.C[10] I0=$false I1=serial2axis.sfifoInst.rd_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:121|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=serial2axis.sfifoInst.wr_addr[0] I3=$false O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[10] I3=$auto$alumacc.cc:474:replace_alu$46381.C[10] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[10] CO=$auto$alumacc.cc:474:replace_alu$46381.C[11] I0=$false I1=serial2axis.sfifoInst.wr_addr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[11] I3=$auto$alumacc.cc:474:replace_alu$46381.C[11] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[11] CO=$auto$alumacc.cc:474:replace_alu$46381.C[12] I0=$false I1=serial2axis.sfifoInst.wr_addr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[12] I3=$auto$alumacc.cc:474:replace_alu$46381.C[12] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial2axis.sfifoInst.wr_addr[0] CO=$auto$alumacc.cc:474:replace_alu$46381.C[2] I0=$false I1=serial2axis.sfifoInst.wr_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[2] I3=$auto$alumacc.cc:474:replace_alu$46381.C[2] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[2] CO=$auto$alumacc.cc:474:replace_alu$46381.C[3] I0=$false I1=serial2axis.sfifoInst.wr_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[3] I3=$auto$alumacc.cc:474:replace_alu$46381.C[3] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[3] CO=$auto$alumacc.cc:474:replace_alu$46381.C[4] I0=$false I1=serial2axis.sfifoInst.wr_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[4] I3=$auto$alumacc.cc:474:replace_alu$46381.C[4] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[4] CO=$auto$alumacc.cc:474:replace_alu$46381.C[5] I0=$false I1=serial2axis.sfifoInst.wr_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[5] I3=$auto$alumacc.cc:474:replace_alu$46381.C[5] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[5] CO=$auto$alumacc.cc:474:replace_alu$46381.C[6] I0=$false I1=serial2axis.sfifoInst.wr_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[6] I3=$auto$alumacc.cc:474:replace_alu$46381.C[6] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[6] CO=$auto$alumacc.cc:474:replace_alu$46381.C[7] I0=$false I1=serial2axis.sfifoInst.wr_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[7] I3=$auto$alumacc.cc:474:replace_alu$46381.C[7] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[7] CO=$auto$alumacc.cc:474:replace_alu$46381.C[8] I0=$false I1=serial2axis.sfifoInst.wr_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[8] I3=$auto$alumacc.cc:474:replace_alu$46381.C[8] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[8] CO=$auto$alumacc.cc:474:replace_alu$46381.C[9] I0=$false I1=serial2axis.sfifoInst.wr_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial2axis.sfifoInst.wr_addr[9] I3=$auto$alumacc.cc:474:replace_alu$46381.C[9] O=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46381.C[9] CO=$auto$alumacc.cc:474:replace_alu$46381.C[10] I0=$false I1=serial2axis.sfifoInst.wr_addr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:104|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[0] I3=$true O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46420.C[1] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46420.C[10] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[10] CO=$auto$alumacc.cc:474:replace_alu$46420.C[11] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46420.C[11] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[11] CO=$auto$alumacc.cc:474:replace_alu$46420.C[12] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46420.C[12] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[12] CO=$auto$alumacc.cc:474:replace_alu$46420.C[13] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46420.C[13] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[13] CO=$auto$alumacc.cc:474:replace_alu$46420.C[14] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46420.C[14] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[14] CO=$auto$alumacc.cc:474:replace_alu$46420.C[15] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[20] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46420.C[15] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46420.C[1] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[1] CO=$auto$alumacc.cc:474:replace_alu$46420.C[2] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46420.C[2] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[2] CO=$auto$alumacc.cc:474:replace_alu$46420.C[3] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46420.C[3] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[3] CO=$auto$alumacc.cc:474:replace_alu$46420.C[4] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46420.C[4] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[4] CO=$auto$alumacc.cc:474:replace_alu$46420.C[5] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46420.C[5] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[5] CO=$auto$alumacc.cc:474:replace_alu$46420.C[6] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46420.C[6] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[6] CO=$auto$alumacc.cc:474:replace_alu$46420.C[7] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46420.C[7] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[7] CO=$auto$alumacc.cc:474:replace_alu$46420.C[8] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46420.C[8] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[8] CO=$auto$alumacc.cc:474:replace_alu$46420.C[9] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46420.C[9] O=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46420.C[9] CO=$auto$alumacc.cc:474:replace_alu$46420.C[10] I0=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46420.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:126|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[10] I3=$auto$alumacc.cc:474:replace_alu$46423.C[10] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[10] CO=$auto$alumacc.cc:474:replace_alu$46423.C[11] I0=$false I1=rasteriCEr.texCache.memWriteAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[11] I3=$auto$alumacc.cc:474:replace_alu$46423.C[11] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[11] CO=$auto$alumacc.cc:474:replace_alu$46423.C[12] I0=$false I1=rasteriCEr.texCache.memWriteAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[12] I3=$auto$alumacc.cc:474:replace_alu$46423.C[12] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[12] CO=$auto$alumacc.cc:474:replace_alu$46423.C[13] I0=$false I1=rasteriCEr.texCache.memWriteAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[13] I3=$auto$alumacc.cc:474:replace_alu$46423.C[13] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=rasteriCEr.texCache.memWriteAddr[0] CO=$auto$alumacc.cc:474:replace_alu$46423.C[2] I0=$false I1=rasteriCEr.texCache.memWriteAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[2] I3=$auto$alumacc.cc:474:replace_alu$46423.C[2] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[2] CO=$auto$alumacc.cc:474:replace_alu$46423.C[3] I0=$false I1=rasteriCEr.texCache.memWriteAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[3] I3=$auto$alumacc.cc:474:replace_alu$46423.C[3] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[3] CO=$auto$alumacc.cc:474:replace_alu$46423.C[4] I0=$false I1=rasteriCEr.texCache.memWriteAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[4] I3=$auto$alumacc.cc:474:replace_alu$46423.C[4] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[4] CO=$auto$alumacc.cc:474:replace_alu$46423.C[5] I0=$false I1=rasteriCEr.texCache.memWriteAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[5] I3=$auto$alumacc.cc:474:replace_alu$46423.C[5] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[5] CO=$auto$alumacc.cc:474:replace_alu$46423.C[6] I0=$false I1=rasteriCEr.texCache.memWriteAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[6] I3=$auto$alumacc.cc:474:replace_alu$46423.C[6] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[6] CO=$auto$alumacc.cc:474:replace_alu$46423.C[7] I0=$false I1=rasteriCEr.texCache.memWriteAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[7] I3=$auto$alumacc.cc:474:replace_alu$46423.C[7] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[7] CO=$auto$alumacc.cc:474:replace_alu$46423.C[8] I0=$false I1=rasteriCEr.texCache.memWriteAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[8] I3=$auto$alumacc.cc:474:replace_alu$46423.C[8] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[8] CO=$auto$alumacc.cc:474:replace_alu$46423.C[9] I0=$false I1=rasteriCEr.texCache.memWriteAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_texture_axis_tlast I1=$false I2=rasteriCEr.texCache.memWriteAddr[9] I3=$auto$alumacc.cc:474:replace_alu$46423.C[9] O=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010101010000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46423.C[9] CO=$auto$alumacc.cc:474:replace_alu$46423.C[10] I0=$false I1=rasteriCEr.texCache.memWriteAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:136|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=rasteriCEr.rop.paramIndex[0] CO=$auto$alumacc.cc:474:replace_alu$46426.C[2] I0=$false I1=rasteriCEr.rop.paramIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.paramIndex[2] I3=$auto$alumacc.cc:474:replace_alu$46426.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46111[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46426.C[2] CO=$auto$alumacc.cc:474:replace_alu$46426.C[3] I0=$false I1=rasteriCEr.rop.paramIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.paramIndex[3] I3=$auto$alumacc.cc:474:replace_alu$46426.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46111[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46426.C[3] CO=$auto$alumacc.cc:474:replace_alu$46426.C[4] I0=$false I1=rasteriCEr.rop.paramIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.commandParser.m_rasterizer_axis_tvalid I1=rasteriCEr.rop.rasterizerState[2] I2=rasteriCEr.rop.paramIndex[4] I3=$auto$alumacc.cc:474:replace_alu$46426.C[4] O=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:150|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100100011000000
.gate SB_CARRY CI=rasteriCEr.rop.y[0] CO=$auto$alumacc.cc:474:replace_alu$46429.C[2] I0=$false I1=rasteriCEr.rop.y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[2] I3=$auto$alumacc.cc:474:replace_alu$46429.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46112[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[2] CO=$auto$alumacc.cc:474:replace_alu$46429.C[3] I0=$false I1=rasteriCEr.rop.y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[3] I3=$auto$alumacc.cc:474:replace_alu$46429.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46112[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[3] CO=$auto$alumacc.cc:474:replace_alu$46429.C[4] I0=$false I1=rasteriCEr.rop.y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[4] I3=$auto$alumacc.cc:474:replace_alu$46429.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46112[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[4] CO=$auto$alumacc.cc:474:replace_alu$46429.C[5] I0=$false I1=rasteriCEr.rop.y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[5] I3=$auto$alumacc.cc:474:replace_alu$46429.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46112[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[5] CO=$auto$alumacc.cc:474:replace_alu$46429.C[6] I0=$false I1=rasteriCEr.rop.y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[6] I3=$auto$alumacc.cc:474:replace_alu$46429.C[6] O=$abc$94840$auto$wreduce.cc:455:run$46112[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[6] CO=$auto$alumacc.cc:474:replace_alu$46429.C[7] I0=$false I1=rasteriCEr.rop.y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[7] I3=$auto$alumacc.cc:474:replace_alu$46429.C[7] O=$abc$94840$auto$wreduce.cc:455:run$46112[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[7] CO=$auto$alumacc.cc:474:replace_alu$46429.C[8] I0=$false I1=rasteriCEr.rop.y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.y[8] I3=$auto$alumacc.cc:474:replace_alu$46429.C[8] O=$abc$94840$auto$wreduce.cc:455:run$46112[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46429.C[8] CO=$auto$alumacc.cc:474:replace_alu$46429.C[9] I0=$false I1=rasteriCEr.rop.y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n3960__new_ I1=rasteriCEr.rop.rasterizerState[3] I2=rasteriCEr.rop.y[9] I3=$auto$alumacc.cc:474:replace_alu$46429.C[9] O=$abc$98542$new_n3464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:229|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100100011000000
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][0] I2=rasteriCEr.rop.paramMem[3][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46432.C[1] I0=rasteriCEr.rop.paramMem[9][0] I1=rasteriCEr.rop.paramMem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][10] I2=rasteriCEr.rop.paramMem[3][10] I3=$auto$alumacc.cc:474:replace_alu$46432.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[10] CO=$auto$alumacc.cc:474:replace_alu$46432.C[11] I0=rasteriCEr.rop.paramMem[9][10] I1=rasteriCEr.rop.paramMem[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][11] I2=rasteriCEr.rop.paramMem[3][11] I3=$auto$alumacc.cc:474:replace_alu$46432.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[11] CO=$auto$alumacc.cc:474:replace_alu$46432.C[12] I0=rasteriCEr.rop.paramMem[9][11] I1=rasteriCEr.rop.paramMem[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][12] I2=rasteriCEr.rop.paramMem[3][12] I3=$auto$alumacc.cc:474:replace_alu$46432.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[12] CO=$auto$alumacc.cc:474:replace_alu$46432.C[13] I0=rasteriCEr.rop.paramMem[9][12] I1=rasteriCEr.rop.paramMem[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][13] I2=rasteriCEr.rop.paramMem[3][13] I3=$auto$alumacc.cc:474:replace_alu$46432.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[13] CO=$auto$alumacc.cc:474:replace_alu$46432.C[14] I0=rasteriCEr.rop.paramMem[9][13] I1=rasteriCEr.rop.paramMem[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][14] I2=rasteriCEr.rop.paramMem[3][14] I3=$auto$alumacc.cc:474:replace_alu$46432.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[14] CO=$auto$alumacc.cc:474:replace_alu$46432.C[15] I0=rasteriCEr.rop.paramMem[9][14] I1=rasteriCEr.rop.paramMem[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][15] I2=rasteriCEr.rop.paramMem[3][15] I3=$auto$alumacc.cc:474:replace_alu$46432.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[15] CO=$auto$alumacc.cc:474:replace_alu$46432.C[16] I0=rasteriCEr.rop.paramMem[9][15] I1=rasteriCEr.rop.paramMem[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][16] I2=rasteriCEr.rop.paramMem[3][16] I3=$auto$alumacc.cc:474:replace_alu$46432.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[16] CO=$auto$alumacc.cc:474:replace_alu$46432.C[17] I0=rasteriCEr.rop.paramMem[9][16] I1=rasteriCEr.rop.paramMem[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][17] I2=rasteriCEr.rop.paramMem[3][17] I3=$auto$alumacc.cc:474:replace_alu$46432.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[17] CO=$auto$alumacc.cc:474:replace_alu$46432.C[18] I0=rasteriCEr.rop.paramMem[9][17] I1=rasteriCEr.rop.paramMem[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][18] I2=rasteriCEr.rop.paramMem[3][18] I3=$auto$alumacc.cc:474:replace_alu$46432.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[18] CO=$auto$alumacc.cc:474:replace_alu$46432.C[19] I0=rasteriCEr.rop.paramMem[9][18] I1=rasteriCEr.rop.paramMem[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][19] I2=rasteriCEr.rop.paramMem[3][19] I3=$auto$alumacc.cc:474:replace_alu$46432.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[19] CO=$auto$alumacc.cc:474:replace_alu$46432.C[20] I0=rasteriCEr.rop.paramMem[9][19] I1=rasteriCEr.rop.paramMem[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][1] I2=rasteriCEr.rop.paramMem[3][1] I3=$auto$alumacc.cc:474:replace_alu$46432.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[1] CO=$auto$alumacc.cc:474:replace_alu$46432.C[2] I0=rasteriCEr.rop.paramMem[9][1] I1=rasteriCEr.rop.paramMem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][20] I2=rasteriCEr.rop.paramMem[3][20] I3=$auto$alumacc.cc:474:replace_alu$46432.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[20] CO=$auto$alumacc.cc:474:replace_alu$46432.C[21] I0=rasteriCEr.rop.paramMem[9][20] I1=rasteriCEr.rop.paramMem[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][21] I2=rasteriCEr.rop.paramMem[3][21] I3=$auto$alumacc.cc:474:replace_alu$46432.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[21] CO=$auto$alumacc.cc:474:replace_alu$46432.C[22] I0=rasteriCEr.rop.paramMem[9][21] I1=rasteriCEr.rop.paramMem[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][22] I2=rasteriCEr.rop.paramMem[3][22] I3=$auto$alumacc.cc:474:replace_alu$46432.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[22] CO=$auto$alumacc.cc:474:replace_alu$46432.C[23] I0=rasteriCEr.rop.paramMem[9][22] I1=rasteriCEr.rop.paramMem[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][23] I2=rasteriCEr.rop.paramMem[3][23] I3=$auto$alumacc.cc:474:replace_alu$46432.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[23] CO=$auto$alumacc.cc:474:replace_alu$46432.C[24] I0=rasteriCEr.rop.paramMem[9][23] I1=rasteriCEr.rop.paramMem[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][24] I2=rasteriCEr.rop.paramMem[3][24] I3=$auto$alumacc.cc:474:replace_alu$46432.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[24] CO=$auto$alumacc.cc:474:replace_alu$46432.C[25] I0=rasteriCEr.rop.paramMem[9][24] I1=rasteriCEr.rop.paramMem[3][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][25] I2=rasteriCEr.rop.paramMem[3][25] I3=$auto$alumacc.cc:474:replace_alu$46432.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[25] CO=$auto$alumacc.cc:474:replace_alu$46432.C[26] I0=rasteriCEr.rop.paramMem[9][25] I1=rasteriCEr.rop.paramMem[3][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][26] I2=rasteriCEr.rop.paramMem[3][26] I3=$auto$alumacc.cc:474:replace_alu$46432.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[26] CO=$auto$alumacc.cc:474:replace_alu$46432.C[27] I0=rasteriCEr.rop.paramMem[9][26] I1=rasteriCEr.rop.paramMem[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][27] I2=rasteriCEr.rop.paramMem[3][27] I3=$auto$alumacc.cc:474:replace_alu$46432.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[27] CO=$auto$alumacc.cc:474:replace_alu$46432.C[28] I0=rasteriCEr.rop.paramMem[9][27] I1=rasteriCEr.rop.paramMem[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][28] I2=rasteriCEr.rop.paramMem[3][28] I3=$auto$alumacc.cc:474:replace_alu$46432.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[28] CO=$auto$alumacc.cc:474:replace_alu$46432.C[29] I0=rasteriCEr.rop.paramMem[9][28] I1=rasteriCEr.rop.paramMem[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][29] I2=rasteriCEr.rop.paramMem[3][29] I3=$auto$alumacc.cc:474:replace_alu$46432.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[29] CO=$auto$alumacc.cc:474:replace_alu$46432.C[30] I0=rasteriCEr.rop.paramMem[9][29] I1=rasteriCEr.rop.paramMem[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][2] I2=rasteriCEr.rop.paramMem[3][2] I3=$auto$alumacc.cc:474:replace_alu$46432.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[2] CO=$auto$alumacc.cc:474:replace_alu$46432.C[3] I0=rasteriCEr.rop.paramMem[9][2] I1=rasteriCEr.rop.paramMem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][30] I2=rasteriCEr.rop.paramMem[3][30] I3=$auto$alumacc.cc:474:replace_alu$46432.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[30] CO=$auto$alumacc.cc:474:replace_alu$46432.C[31] I0=rasteriCEr.rop.paramMem[9][30] I1=rasteriCEr.rop.paramMem[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][31] I2=rasteriCEr.rop.paramMem[3][31] I3=$auto$alumacc.cc:474:replace_alu$46432.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][3] I2=rasteriCEr.rop.paramMem[3][3] I3=$auto$alumacc.cc:474:replace_alu$46432.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[3] CO=$auto$alumacc.cc:474:replace_alu$46432.C[4] I0=rasteriCEr.rop.paramMem[9][3] I1=rasteriCEr.rop.paramMem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][4] I2=rasteriCEr.rop.paramMem[3][4] I3=$auto$alumacc.cc:474:replace_alu$46432.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[4] CO=$auto$alumacc.cc:474:replace_alu$46432.C[5] I0=rasteriCEr.rop.paramMem[9][4] I1=rasteriCEr.rop.paramMem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][5] I2=rasteriCEr.rop.paramMem[3][5] I3=$auto$alumacc.cc:474:replace_alu$46432.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[5] CO=$auto$alumacc.cc:474:replace_alu$46432.C[6] I0=rasteriCEr.rop.paramMem[9][5] I1=rasteriCEr.rop.paramMem[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][6] I2=rasteriCEr.rop.paramMem[3][6] I3=$auto$alumacc.cc:474:replace_alu$46432.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[6] CO=$auto$alumacc.cc:474:replace_alu$46432.C[7] I0=rasteriCEr.rop.paramMem[9][6] I1=rasteriCEr.rop.paramMem[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][7] I2=rasteriCEr.rop.paramMem[3][7] I3=$auto$alumacc.cc:474:replace_alu$46432.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[7] CO=$auto$alumacc.cc:474:replace_alu$46432.C[8] I0=rasteriCEr.rop.paramMem[9][7] I1=rasteriCEr.rop.paramMem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][8] I2=rasteriCEr.rop.paramMem[3][8] I3=$auto$alumacc.cc:474:replace_alu$46432.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[8] CO=$auto$alumacc.cc:474:replace_alu$46432.C[9] I0=rasteriCEr.rop.paramMem[9][8] I1=rasteriCEr.rop.paramMem[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[9][9] I2=rasteriCEr.rop.paramMem[3][9] I3=$auto$alumacc.cc:474:replace_alu$46432.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:231$42334_DATA[31:0]$42378[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46432.C[9] CO=$auto$alumacc.cc:474:replace_alu$46432.C[10] I0=rasteriCEr.rop.paramMem[9][9] I1=rasteriCEr.rop.paramMem[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:231|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][0] I2=rasteriCEr.rop.paramMem[10][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46435.C[1] I0=rasteriCEr.rop.paramMem[4][0] I1=rasteriCEr.rop.paramMem[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][10] I2=rasteriCEr.rop.paramMem[10][10] I3=$auto$alumacc.cc:474:replace_alu$46435.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[10] CO=$auto$alumacc.cc:474:replace_alu$46435.C[11] I0=rasteriCEr.rop.paramMem[4][10] I1=rasteriCEr.rop.paramMem[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][11] I2=rasteriCEr.rop.paramMem[10][11] I3=$auto$alumacc.cc:474:replace_alu$46435.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[11] CO=$auto$alumacc.cc:474:replace_alu$46435.C[12] I0=rasteriCEr.rop.paramMem[4][11] I1=rasteriCEr.rop.paramMem[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][12] I2=rasteriCEr.rop.paramMem[10][12] I3=$auto$alumacc.cc:474:replace_alu$46435.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[12] CO=$auto$alumacc.cc:474:replace_alu$46435.C[13] I0=rasteriCEr.rop.paramMem[4][12] I1=rasteriCEr.rop.paramMem[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][13] I2=rasteriCEr.rop.paramMem[10][13] I3=$auto$alumacc.cc:474:replace_alu$46435.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[13] CO=$auto$alumacc.cc:474:replace_alu$46435.C[14] I0=rasteriCEr.rop.paramMem[4][13] I1=rasteriCEr.rop.paramMem[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][14] I2=rasteriCEr.rop.paramMem[10][14] I3=$auto$alumacc.cc:474:replace_alu$46435.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[14] CO=$auto$alumacc.cc:474:replace_alu$46435.C[15] I0=rasteriCEr.rop.paramMem[4][14] I1=rasteriCEr.rop.paramMem[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][15] I2=rasteriCEr.rop.paramMem[10][15] I3=$auto$alumacc.cc:474:replace_alu$46435.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[15] CO=$auto$alumacc.cc:474:replace_alu$46435.C[16] I0=rasteriCEr.rop.paramMem[4][15] I1=rasteriCEr.rop.paramMem[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][16] I2=rasteriCEr.rop.paramMem[10][16] I3=$auto$alumacc.cc:474:replace_alu$46435.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[16] CO=$auto$alumacc.cc:474:replace_alu$46435.C[17] I0=rasteriCEr.rop.paramMem[4][16] I1=rasteriCEr.rop.paramMem[10][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][17] I2=rasteriCEr.rop.paramMem[10][17] I3=$auto$alumacc.cc:474:replace_alu$46435.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[17] CO=$auto$alumacc.cc:474:replace_alu$46435.C[18] I0=rasteriCEr.rop.paramMem[4][17] I1=rasteriCEr.rop.paramMem[10][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][18] I2=rasteriCEr.rop.paramMem[10][18] I3=$auto$alumacc.cc:474:replace_alu$46435.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[18] CO=$auto$alumacc.cc:474:replace_alu$46435.C[19] I0=rasteriCEr.rop.paramMem[4][18] I1=rasteriCEr.rop.paramMem[10][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][19] I2=rasteriCEr.rop.paramMem[10][19] I3=$auto$alumacc.cc:474:replace_alu$46435.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[19] CO=$auto$alumacc.cc:474:replace_alu$46435.C[20] I0=rasteriCEr.rop.paramMem[4][19] I1=rasteriCEr.rop.paramMem[10][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][1] I2=rasteriCEr.rop.paramMem[10][1] I3=$auto$alumacc.cc:474:replace_alu$46435.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[1] CO=$auto$alumacc.cc:474:replace_alu$46435.C[2] I0=rasteriCEr.rop.paramMem[4][1] I1=rasteriCEr.rop.paramMem[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][20] I2=rasteriCEr.rop.paramMem[10][20] I3=$auto$alumacc.cc:474:replace_alu$46435.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[20] CO=$auto$alumacc.cc:474:replace_alu$46435.C[21] I0=rasteriCEr.rop.paramMem[4][20] I1=rasteriCEr.rop.paramMem[10][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][21] I2=rasteriCEr.rop.paramMem[10][21] I3=$auto$alumacc.cc:474:replace_alu$46435.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[21] CO=$auto$alumacc.cc:474:replace_alu$46435.C[22] I0=rasteriCEr.rop.paramMem[4][21] I1=rasteriCEr.rop.paramMem[10][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][22] I2=rasteriCEr.rop.paramMem[10][22] I3=$auto$alumacc.cc:474:replace_alu$46435.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[22] CO=$auto$alumacc.cc:474:replace_alu$46435.C[23] I0=rasteriCEr.rop.paramMem[4][22] I1=rasteriCEr.rop.paramMem[10][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][23] I2=rasteriCEr.rop.paramMem[10][23] I3=$auto$alumacc.cc:474:replace_alu$46435.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[23] CO=$auto$alumacc.cc:474:replace_alu$46435.C[24] I0=rasteriCEr.rop.paramMem[4][23] I1=rasteriCEr.rop.paramMem[10][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][24] I2=rasteriCEr.rop.paramMem[10][24] I3=$auto$alumacc.cc:474:replace_alu$46435.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[24] CO=$auto$alumacc.cc:474:replace_alu$46435.C[25] I0=rasteriCEr.rop.paramMem[4][24] I1=rasteriCEr.rop.paramMem[10][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][25] I2=rasteriCEr.rop.paramMem[10][25] I3=$auto$alumacc.cc:474:replace_alu$46435.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[25] CO=$auto$alumacc.cc:474:replace_alu$46435.C[26] I0=rasteriCEr.rop.paramMem[4][25] I1=rasteriCEr.rop.paramMem[10][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][26] I2=rasteriCEr.rop.paramMem[10][26] I3=$auto$alumacc.cc:474:replace_alu$46435.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[26] CO=$auto$alumacc.cc:474:replace_alu$46435.C[27] I0=rasteriCEr.rop.paramMem[4][26] I1=rasteriCEr.rop.paramMem[10][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][27] I2=rasteriCEr.rop.paramMem[10][27] I3=$auto$alumacc.cc:474:replace_alu$46435.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[27] CO=$auto$alumacc.cc:474:replace_alu$46435.C[28] I0=rasteriCEr.rop.paramMem[4][27] I1=rasteriCEr.rop.paramMem[10][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][28] I2=rasteriCEr.rop.paramMem[10][28] I3=$auto$alumacc.cc:474:replace_alu$46435.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[28] CO=$auto$alumacc.cc:474:replace_alu$46435.C[29] I0=rasteriCEr.rop.paramMem[4][28] I1=rasteriCEr.rop.paramMem[10][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][29] I2=rasteriCEr.rop.paramMem[10][29] I3=$auto$alumacc.cc:474:replace_alu$46435.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[29] CO=$auto$alumacc.cc:474:replace_alu$46435.C[30] I0=rasteriCEr.rop.paramMem[4][29] I1=rasteriCEr.rop.paramMem[10][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][2] I2=rasteriCEr.rop.paramMem[10][2] I3=$auto$alumacc.cc:474:replace_alu$46435.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[2] CO=$auto$alumacc.cc:474:replace_alu$46435.C[3] I0=rasteriCEr.rop.paramMem[4][2] I1=rasteriCEr.rop.paramMem[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][30] I2=rasteriCEr.rop.paramMem[10][30] I3=$auto$alumacc.cc:474:replace_alu$46435.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[30] CO=$auto$alumacc.cc:474:replace_alu$46435.C[31] I0=rasteriCEr.rop.paramMem[4][30] I1=rasteriCEr.rop.paramMem[10][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][31] I2=rasteriCEr.rop.paramMem[10][31] I3=$auto$alumacc.cc:474:replace_alu$46435.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][3] I2=rasteriCEr.rop.paramMem[10][3] I3=$auto$alumacc.cc:474:replace_alu$46435.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[3] CO=$auto$alumacc.cc:474:replace_alu$46435.C[4] I0=rasteriCEr.rop.paramMem[4][3] I1=rasteriCEr.rop.paramMem[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][4] I2=rasteriCEr.rop.paramMem[10][4] I3=$auto$alumacc.cc:474:replace_alu$46435.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[4] CO=$auto$alumacc.cc:474:replace_alu$46435.C[5] I0=rasteriCEr.rop.paramMem[4][4] I1=rasteriCEr.rop.paramMem[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][5] I2=rasteriCEr.rop.paramMem[10][5] I3=$auto$alumacc.cc:474:replace_alu$46435.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[5] CO=$auto$alumacc.cc:474:replace_alu$46435.C[6] I0=rasteriCEr.rop.paramMem[4][5] I1=rasteriCEr.rop.paramMem[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][6] I2=rasteriCEr.rop.paramMem[10][6] I3=$auto$alumacc.cc:474:replace_alu$46435.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[6] CO=$auto$alumacc.cc:474:replace_alu$46435.C[7] I0=rasteriCEr.rop.paramMem[4][6] I1=rasteriCEr.rop.paramMem[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][7] I2=rasteriCEr.rop.paramMem[10][7] I3=$auto$alumacc.cc:474:replace_alu$46435.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[7] CO=$auto$alumacc.cc:474:replace_alu$46435.C[8] I0=rasteriCEr.rop.paramMem[4][7] I1=rasteriCEr.rop.paramMem[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][8] I2=rasteriCEr.rop.paramMem[10][8] I3=$auto$alumacc.cc:474:replace_alu$46435.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[8] CO=$auto$alumacc.cc:474:replace_alu$46435.C[9] I0=rasteriCEr.rop.paramMem[4][8] I1=rasteriCEr.rop.paramMem[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][9] I2=rasteriCEr.rop.paramMem[10][9] I3=$auto$alumacc.cc:474:replace_alu$46435.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:232$42335_DATA[31:0]$42381[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46435.C[9] CO=$auto$alumacc.cc:474:replace_alu$46435.C[10] I0=rasteriCEr.rop.paramMem[4][9] I1=rasteriCEr.rop.paramMem[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][0] I2=rasteriCEr.rop.paramMem[5][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46438.C[1] I0=rasteriCEr.rop.paramMem[11][0] I1=rasteriCEr.rop.paramMem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][10] I2=rasteriCEr.rop.paramMem[5][10] I3=$auto$alumacc.cc:474:replace_alu$46438.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[10] CO=$auto$alumacc.cc:474:replace_alu$46438.C[11] I0=rasteriCEr.rop.paramMem[11][10] I1=rasteriCEr.rop.paramMem[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][11] I2=rasteriCEr.rop.paramMem[5][11] I3=$auto$alumacc.cc:474:replace_alu$46438.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[11] CO=$auto$alumacc.cc:474:replace_alu$46438.C[12] I0=rasteriCEr.rop.paramMem[11][11] I1=rasteriCEr.rop.paramMem[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][12] I2=rasteriCEr.rop.paramMem[5][12] I3=$auto$alumacc.cc:474:replace_alu$46438.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[12] CO=$auto$alumacc.cc:474:replace_alu$46438.C[13] I0=rasteriCEr.rop.paramMem[11][12] I1=rasteriCEr.rop.paramMem[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][13] I2=rasteriCEr.rop.paramMem[5][13] I3=$auto$alumacc.cc:474:replace_alu$46438.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[13] CO=$auto$alumacc.cc:474:replace_alu$46438.C[14] I0=rasteriCEr.rop.paramMem[11][13] I1=rasteriCEr.rop.paramMem[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][14] I2=rasteriCEr.rop.paramMem[5][14] I3=$auto$alumacc.cc:474:replace_alu$46438.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[14] CO=$auto$alumacc.cc:474:replace_alu$46438.C[15] I0=rasteriCEr.rop.paramMem[11][14] I1=rasteriCEr.rop.paramMem[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][15] I2=rasteriCEr.rop.paramMem[5][15] I3=$auto$alumacc.cc:474:replace_alu$46438.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[15] CO=$auto$alumacc.cc:474:replace_alu$46438.C[16] I0=rasteriCEr.rop.paramMem[11][15] I1=rasteriCEr.rop.paramMem[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][16] I2=rasteriCEr.rop.paramMem[5][16] I3=$auto$alumacc.cc:474:replace_alu$46438.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[16] CO=$auto$alumacc.cc:474:replace_alu$46438.C[17] I0=rasteriCEr.rop.paramMem[11][16] I1=rasteriCEr.rop.paramMem[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][17] I2=rasteriCEr.rop.paramMem[5][17] I3=$auto$alumacc.cc:474:replace_alu$46438.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[17] CO=$auto$alumacc.cc:474:replace_alu$46438.C[18] I0=rasteriCEr.rop.paramMem[11][17] I1=rasteriCEr.rop.paramMem[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][18] I2=rasteriCEr.rop.paramMem[5][18] I3=$auto$alumacc.cc:474:replace_alu$46438.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[18] CO=$auto$alumacc.cc:474:replace_alu$46438.C[19] I0=rasteriCEr.rop.paramMem[11][18] I1=rasteriCEr.rop.paramMem[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][19] I2=rasteriCEr.rop.paramMem[5][19] I3=$auto$alumacc.cc:474:replace_alu$46438.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[19] CO=$auto$alumacc.cc:474:replace_alu$46438.C[20] I0=rasteriCEr.rop.paramMem[11][19] I1=rasteriCEr.rop.paramMem[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][1] I2=rasteriCEr.rop.paramMem[5][1] I3=$auto$alumacc.cc:474:replace_alu$46438.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[1] CO=$auto$alumacc.cc:474:replace_alu$46438.C[2] I0=rasteriCEr.rop.paramMem[11][1] I1=rasteriCEr.rop.paramMem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][20] I2=rasteriCEr.rop.paramMem[5][20] I3=$auto$alumacc.cc:474:replace_alu$46438.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[20] CO=$auto$alumacc.cc:474:replace_alu$46438.C[21] I0=rasteriCEr.rop.paramMem[11][20] I1=rasteriCEr.rop.paramMem[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][21] I2=rasteriCEr.rop.paramMem[5][21] I3=$auto$alumacc.cc:474:replace_alu$46438.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[21] CO=$auto$alumacc.cc:474:replace_alu$46438.C[22] I0=rasteriCEr.rop.paramMem[11][21] I1=rasteriCEr.rop.paramMem[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][22] I2=rasteriCEr.rop.paramMem[5][22] I3=$auto$alumacc.cc:474:replace_alu$46438.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[22] CO=$auto$alumacc.cc:474:replace_alu$46438.C[23] I0=rasteriCEr.rop.paramMem[11][22] I1=rasteriCEr.rop.paramMem[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][23] I2=rasteriCEr.rop.paramMem[5][23] I3=$auto$alumacc.cc:474:replace_alu$46438.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[23] CO=$auto$alumacc.cc:474:replace_alu$46438.C[24] I0=rasteriCEr.rop.paramMem[11][23] I1=rasteriCEr.rop.paramMem[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][24] I2=rasteriCEr.rop.paramMem[5][24] I3=$auto$alumacc.cc:474:replace_alu$46438.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[24] CO=$auto$alumacc.cc:474:replace_alu$46438.C[25] I0=rasteriCEr.rop.paramMem[11][24] I1=rasteriCEr.rop.paramMem[5][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][25] I2=rasteriCEr.rop.paramMem[5][25] I3=$auto$alumacc.cc:474:replace_alu$46438.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[25] CO=$auto$alumacc.cc:474:replace_alu$46438.C[26] I0=rasteriCEr.rop.paramMem[11][25] I1=rasteriCEr.rop.paramMem[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][26] I2=rasteriCEr.rop.paramMem[5][26] I3=$auto$alumacc.cc:474:replace_alu$46438.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[26] CO=$auto$alumacc.cc:474:replace_alu$46438.C[27] I0=rasteriCEr.rop.paramMem[11][26] I1=rasteriCEr.rop.paramMem[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][27] I2=rasteriCEr.rop.paramMem[5][27] I3=$auto$alumacc.cc:474:replace_alu$46438.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[27] CO=$auto$alumacc.cc:474:replace_alu$46438.C[28] I0=rasteriCEr.rop.paramMem[11][27] I1=rasteriCEr.rop.paramMem[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][28] I2=rasteriCEr.rop.paramMem[5][28] I3=$auto$alumacc.cc:474:replace_alu$46438.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[28] CO=$auto$alumacc.cc:474:replace_alu$46438.C[29] I0=rasteriCEr.rop.paramMem[11][28] I1=rasteriCEr.rop.paramMem[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][29] I2=rasteriCEr.rop.paramMem[5][29] I3=$auto$alumacc.cc:474:replace_alu$46438.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[29] CO=$auto$alumacc.cc:474:replace_alu$46438.C[30] I0=rasteriCEr.rop.paramMem[11][29] I1=rasteriCEr.rop.paramMem[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][2] I2=rasteriCEr.rop.paramMem[5][2] I3=$auto$alumacc.cc:474:replace_alu$46438.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[2] CO=$auto$alumacc.cc:474:replace_alu$46438.C[3] I0=rasteriCEr.rop.paramMem[11][2] I1=rasteriCEr.rop.paramMem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][30] I2=rasteriCEr.rop.paramMem[5][30] I3=$auto$alumacc.cc:474:replace_alu$46438.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[30] CO=$auto$alumacc.cc:474:replace_alu$46438.C[31] I0=rasteriCEr.rop.paramMem[11][30] I1=rasteriCEr.rop.paramMem[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][31] I2=rasteriCEr.rop.paramMem[5][31] I3=$auto$alumacc.cc:474:replace_alu$46438.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][3] I2=rasteriCEr.rop.paramMem[5][3] I3=$auto$alumacc.cc:474:replace_alu$46438.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[3] CO=$auto$alumacc.cc:474:replace_alu$46438.C[4] I0=rasteriCEr.rop.paramMem[11][3] I1=rasteriCEr.rop.paramMem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][4] I2=rasteriCEr.rop.paramMem[5][4] I3=$auto$alumacc.cc:474:replace_alu$46438.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[4] CO=$auto$alumacc.cc:474:replace_alu$46438.C[5] I0=rasteriCEr.rop.paramMem[11][4] I1=rasteriCEr.rop.paramMem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][5] I2=rasteriCEr.rop.paramMem[5][5] I3=$auto$alumacc.cc:474:replace_alu$46438.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[5] CO=$auto$alumacc.cc:474:replace_alu$46438.C[6] I0=rasteriCEr.rop.paramMem[11][5] I1=rasteriCEr.rop.paramMem[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][6] I2=rasteriCEr.rop.paramMem[5][6] I3=$auto$alumacc.cc:474:replace_alu$46438.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[6] CO=$auto$alumacc.cc:474:replace_alu$46438.C[7] I0=rasteriCEr.rop.paramMem[11][6] I1=rasteriCEr.rop.paramMem[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][7] I2=rasteriCEr.rop.paramMem[5][7] I3=$auto$alumacc.cc:474:replace_alu$46438.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[7] CO=$auto$alumacc.cc:474:replace_alu$46438.C[8] I0=rasteriCEr.rop.paramMem[11][7] I1=rasteriCEr.rop.paramMem[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][8] I2=rasteriCEr.rop.paramMem[5][8] I3=$auto$alumacc.cc:474:replace_alu$46438.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[8] CO=$auto$alumacc.cc:474:replace_alu$46438.C[9] I0=rasteriCEr.rop.paramMem[11][8] I1=rasteriCEr.rop.paramMem[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[11][9] I2=rasteriCEr.rop.paramMem[5][9] I3=$auto$alumacc.cc:474:replace_alu$46438.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:233$42336_DATA[31:0]$42384[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46438.C[9] CO=$auto$alumacc.cc:474:replace_alu$46438.C[10] I0=rasteriCEr.rop.paramMem[11][9] I1=rasteriCEr.rop.paramMem[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][0] I2=rasteriCEr.rop.paramMem[16][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46441.C[1] I0=rasteriCEr.rop.paramMem[12][0] I1=rasteriCEr.rop.paramMem[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][10] I2=rasteriCEr.rop.paramMem[16][10] I3=$auto$alumacc.cc:474:replace_alu$46441.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[10] CO=$auto$alumacc.cc:474:replace_alu$46441.C[11] I0=rasteriCEr.rop.paramMem[12][10] I1=rasteriCEr.rop.paramMem[16][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][11] I2=rasteriCEr.rop.paramMem[16][11] I3=$auto$alumacc.cc:474:replace_alu$46441.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[11] CO=$auto$alumacc.cc:474:replace_alu$46441.C[12] I0=rasteriCEr.rop.paramMem[12][11] I1=rasteriCEr.rop.paramMem[16][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][12] I2=rasteriCEr.rop.paramMem[16][12] I3=$auto$alumacc.cc:474:replace_alu$46441.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[12] CO=$auto$alumacc.cc:474:replace_alu$46441.C[13] I0=rasteriCEr.rop.paramMem[12][12] I1=rasteriCEr.rop.paramMem[16][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][13] I2=rasteriCEr.rop.paramMem[16][13] I3=$auto$alumacc.cc:474:replace_alu$46441.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[13] CO=$auto$alumacc.cc:474:replace_alu$46441.C[14] I0=rasteriCEr.rop.paramMem[12][13] I1=rasteriCEr.rop.paramMem[16][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][14] I2=rasteriCEr.rop.paramMem[16][14] I3=$auto$alumacc.cc:474:replace_alu$46441.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[14] CO=$auto$alumacc.cc:474:replace_alu$46441.C[15] I0=rasteriCEr.rop.paramMem[12][14] I1=rasteriCEr.rop.paramMem[16][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][15] I2=rasteriCEr.rop.paramMem[16][15] I3=$auto$alumacc.cc:474:replace_alu$46441.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[15] CO=$auto$alumacc.cc:474:replace_alu$46441.C[16] I0=rasteriCEr.rop.paramMem[12][15] I1=rasteriCEr.rop.paramMem[16][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][16] I2=rasteriCEr.rop.paramMem[16][16] I3=$auto$alumacc.cc:474:replace_alu$46441.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[16] CO=$auto$alumacc.cc:474:replace_alu$46441.C[17] I0=rasteriCEr.rop.paramMem[12][16] I1=rasteriCEr.rop.paramMem[16][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][17] I2=rasteriCEr.rop.paramMem[16][17] I3=$auto$alumacc.cc:474:replace_alu$46441.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[17] CO=$auto$alumacc.cc:474:replace_alu$46441.C[18] I0=rasteriCEr.rop.paramMem[12][17] I1=rasteriCEr.rop.paramMem[16][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][18] I2=rasteriCEr.rop.paramMem[16][18] I3=$auto$alumacc.cc:474:replace_alu$46441.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[18] CO=$auto$alumacc.cc:474:replace_alu$46441.C[19] I0=rasteriCEr.rop.paramMem[12][18] I1=rasteriCEr.rop.paramMem[16][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][19] I2=rasteriCEr.rop.paramMem[16][19] I3=$auto$alumacc.cc:474:replace_alu$46441.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[19] CO=$auto$alumacc.cc:474:replace_alu$46441.C[20] I0=rasteriCEr.rop.paramMem[12][19] I1=rasteriCEr.rop.paramMem[16][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][1] I2=rasteriCEr.rop.paramMem[16][1] I3=$auto$alumacc.cc:474:replace_alu$46441.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[1] CO=$auto$alumacc.cc:474:replace_alu$46441.C[2] I0=rasteriCEr.rop.paramMem[12][1] I1=rasteriCEr.rop.paramMem[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][20] I2=rasteriCEr.rop.paramMem[16][20] I3=$auto$alumacc.cc:474:replace_alu$46441.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[20] CO=$auto$alumacc.cc:474:replace_alu$46441.C[21] I0=rasteriCEr.rop.paramMem[12][20] I1=rasteriCEr.rop.paramMem[16][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][21] I2=rasteriCEr.rop.paramMem[16][21] I3=$auto$alumacc.cc:474:replace_alu$46441.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[21] CO=$auto$alumacc.cc:474:replace_alu$46441.C[22] I0=rasteriCEr.rop.paramMem[12][21] I1=rasteriCEr.rop.paramMem[16][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][22] I2=rasteriCEr.rop.paramMem[16][22] I3=$auto$alumacc.cc:474:replace_alu$46441.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[22] CO=$auto$alumacc.cc:474:replace_alu$46441.C[23] I0=rasteriCEr.rop.paramMem[12][22] I1=rasteriCEr.rop.paramMem[16][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][23] I2=rasteriCEr.rop.paramMem[16][23] I3=$auto$alumacc.cc:474:replace_alu$46441.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[23] CO=$auto$alumacc.cc:474:replace_alu$46441.C[24] I0=rasteriCEr.rop.paramMem[12][23] I1=rasteriCEr.rop.paramMem[16][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][24] I2=rasteriCEr.rop.paramMem[16][24] I3=$auto$alumacc.cc:474:replace_alu$46441.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[24] CO=$auto$alumacc.cc:474:replace_alu$46441.C[25] I0=rasteriCEr.rop.paramMem[12][24] I1=rasteriCEr.rop.paramMem[16][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][25] I2=rasteriCEr.rop.paramMem[16][25] I3=$auto$alumacc.cc:474:replace_alu$46441.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[25] CO=$auto$alumacc.cc:474:replace_alu$46441.C[26] I0=rasteriCEr.rop.paramMem[12][25] I1=rasteriCEr.rop.paramMem[16][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][26] I2=rasteriCEr.rop.paramMem[16][26] I3=$auto$alumacc.cc:474:replace_alu$46441.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[26] CO=$auto$alumacc.cc:474:replace_alu$46441.C[27] I0=rasteriCEr.rop.paramMem[12][26] I1=rasteriCEr.rop.paramMem[16][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][27] I2=rasteriCEr.rop.paramMem[16][27] I3=$auto$alumacc.cc:474:replace_alu$46441.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[27] CO=$auto$alumacc.cc:474:replace_alu$46441.C[28] I0=rasteriCEr.rop.paramMem[12][27] I1=rasteriCEr.rop.paramMem[16][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][28] I2=rasteriCEr.rop.paramMem[16][28] I3=$auto$alumacc.cc:474:replace_alu$46441.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[28] CO=$auto$alumacc.cc:474:replace_alu$46441.C[29] I0=rasteriCEr.rop.paramMem[12][28] I1=rasteriCEr.rop.paramMem[16][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][29] I2=rasteriCEr.rop.paramMem[16][29] I3=$auto$alumacc.cc:474:replace_alu$46441.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[29] CO=$auto$alumacc.cc:474:replace_alu$46441.C[30] I0=rasteriCEr.rop.paramMem[12][29] I1=rasteriCEr.rop.paramMem[16][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][2] I2=rasteriCEr.rop.paramMem[16][2] I3=$auto$alumacc.cc:474:replace_alu$46441.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[2] CO=$auto$alumacc.cc:474:replace_alu$46441.C[3] I0=rasteriCEr.rop.paramMem[12][2] I1=rasteriCEr.rop.paramMem[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][30] I2=rasteriCEr.rop.paramMem[16][30] I3=$auto$alumacc.cc:474:replace_alu$46441.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[30] CO=$auto$alumacc.cc:474:replace_alu$46441.C[31] I0=rasteriCEr.rop.paramMem[12][30] I1=rasteriCEr.rop.paramMem[16][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][31] I2=rasteriCEr.rop.paramMem[16][31] I3=$auto$alumacc.cc:474:replace_alu$46441.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][3] I2=rasteriCEr.rop.paramMem[16][3] I3=$auto$alumacc.cc:474:replace_alu$46441.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[3] CO=$auto$alumacc.cc:474:replace_alu$46441.C[4] I0=rasteriCEr.rop.paramMem[12][3] I1=rasteriCEr.rop.paramMem[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][4] I2=rasteriCEr.rop.paramMem[16][4] I3=$auto$alumacc.cc:474:replace_alu$46441.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[4] CO=$auto$alumacc.cc:474:replace_alu$46441.C[5] I0=rasteriCEr.rop.paramMem[12][4] I1=rasteriCEr.rop.paramMem[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][5] I2=rasteriCEr.rop.paramMem[16][5] I3=$auto$alumacc.cc:474:replace_alu$46441.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[5] CO=$auto$alumacc.cc:474:replace_alu$46441.C[6] I0=rasteriCEr.rop.paramMem[12][5] I1=rasteriCEr.rop.paramMem[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][6] I2=rasteriCEr.rop.paramMem[16][6] I3=$auto$alumacc.cc:474:replace_alu$46441.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[6] CO=$auto$alumacc.cc:474:replace_alu$46441.C[7] I0=rasteriCEr.rop.paramMem[12][6] I1=rasteriCEr.rop.paramMem[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][7] I2=rasteriCEr.rop.paramMem[16][7] I3=$auto$alumacc.cc:474:replace_alu$46441.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[7] CO=$auto$alumacc.cc:474:replace_alu$46441.C[8] I0=rasteriCEr.rop.paramMem[12][7] I1=rasteriCEr.rop.paramMem[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][8] I2=rasteriCEr.rop.paramMem[16][8] I3=$auto$alumacc.cc:474:replace_alu$46441.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[8] CO=$auto$alumacc.cc:474:replace_alu$46441.C[9] I0=rasteriCEr.rop.paramMem[12][8] I1=rasteriCEr.rop.paramMem[16][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][9] I2=rasteriCEr.rop.paramMem[16][9] I3=$auto$alumacc.cc:474:replace_alu$46441.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:235$42337_DATA[31:0]$42387[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46441.C[9] CO=$auto$alumacc.cc:474:replace_alu$46441.C[10] I0=rasteriCEr.rop.paramMem[12][9] I1=rasteriCEr.rop.paramMem[16][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:235|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][0] I2=rasteriCEr.rop.paramMem[17][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46444.C[1] I0=rasteriCEr.rop.paramMem[13][0] I1=rasteriCEr.rop.paramMem[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][10] I2=rasteriCEr.rop.paramMem[17][10] I3=$auto$alumacc.cc:474:replace_alu$46444.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[10] CO=$auto$alumacc.cc:474:replace_alu$46444.C[11] I0=rasteriCEr.rop.paramMem[13][10] I1=rasteriCEr.rop.paramMem[17][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][11] I2=rasteriCEr.rop.paramMem[17][11] I3=$auto$alumacc.cc:474:replace_alu$46444.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[11] CO=$auto$alumacc.cc:474:replace_alu$46444.C[12] I0=rasteriCEr.rop.paramMem[13][11] I1=rasteriCEr.rop.paramMem[17][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][12] I2=rasteriCEr.rop.paramMem[17][12] I3=$auto$alumacc.cc:474:replace_alu$46444.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[12] CO=$auto$alumacc.cc:474:replace_alu$46444.C[13] I0=rasteriCEr.rop.paramMem[13][12] I1=rasteriCEr.rop.paramMem[17][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][13] I2=rasteriCEr.rop.paramMem[17][13] I3=$auto$alumacc.cc:474:replace_alu$46444.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[13] CO=$auto$alumacc.cc:474:replace_alu$46444.C[14] I0=rasteriCEr.rop.paramMem[13][13] I1=rasteriCEr.rop.paramMem[17][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][14] I2=rasteriCEr.rop.paramMem[17][14] I3=$auto$alumacc.cc:474:replace_alu$46444.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[14] CO=$auto$alumacc.cc:474:replace_alu$46444.C[15] I0=rasteriCEr.rop.paramMem[13][14] I1=rasteriCEr.rop.paramMem[17][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][15] I2=rasteriCEr.rop.paramMem[17][15] I3=$auto$alumacc.cc:474:replace_alu$46444.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[15] CO=$auto$alumacc.cc:474:replace_alu$46444.C[16] I0=rasteriCEr.rop.paramMem[13][15] I1=rasteriCEr.rop.paramMem[17][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][16] I2=rasteriCEr.rop.paramMem[17][16] I3=$auto$alumacc.cc:474:replace_alu$46444.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[16] CO=$auto$alumacc.cc:474:replace_alu$46444.C[17] I0=rasteriCEr.rop.paramMem[13][16] I1=rasteriCEr.rop.paramMem[17][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][17] I2=rasteriCEr.rop.paramMem[17][17] I3=$auto$alumacc.cc:474:replace_alu$46444.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[17] CO=$auto$alumacc.cc:474:replace_alu$46444.C[18] I0=rasteriCEr.rop.paramMem[13][17] I1=rasteriCEr.rop.paramMem[17][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][18] I2=rasteriCEr.rop.paramMem[17][18] I3=$auto$alumacc.cc:474:replace_alu$46444.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[18] CO=$auto$alumacc.cc:474:replace_alu$46444.C[19] I0=rasteriCEr.rop.paramMem[13][18] I1=rasteriCEr.rop.paramMem[17][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][19] I2=rasteriCEr.rop.paramMem[17][19] I3=$auto$alumacc.cc:474:replace_alu$46444.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[19] CO=$auto$alumacc.cc:474:replace_alu$46444.C[20] I0=rasteriCEr.rop.paramMem[13][19] I1=rasteriCEr.rop.paramMem[17][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][1] I2=rasteriCEr.rop.paramMem[17][1] I3=$auto$alumacc.cc:474:replace_alu$46444.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[1] CO=$auto$alumacc.cc:474:replace_alu$46444.C[2] I0=rasteriCEr.rop.paramMem[13][1] I1=rasteriCEr.rop.paramMem[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][20] I2=rasteriCEr.rop.paramMem[17][20] I3=$auto$alumacc.cc:474:replace_alu$46444.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[20] CO=$auto$alumacc.cc:474:replace_alu$46444.C[21] I0=rasteriCEr.rop.paramMem[13][20] I1=rasteriCEr.rop.paramMem[17][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][21] I2=rasteriCEr.rop.paramMem[17][21] I3=$auto$alumacc.cc:474:replace_alu$46444.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[21] CO=$auto$alumacc.cc:474:replace_alu$46444.C[22] I0=rasteriCEr.rop.paramMem[13][21] I1=rasteriCEr.rop.paramMem[17][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][22] I2=rasteriCEr.rop.paramMem[17][22] I3=$auto$alumacc.cc:474:replace_alu$46444.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[22] CO=$auto$alumacc.cc:474:replace_alu$46444.C[23] I0=rasteriCEr.rop.paramMem[13][22] I1=rasteriCEr.rop.paramMem[17][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][23] I2=rasteriCEr.rop.paramMem[17][23] I3=$auto$alumacc.cc:474:replace_alu$46444.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[23] CO=$auto$alumacc.cc:474:replace_alu$46444.C[24] I0=rasteriCEr.rop.paramMem[13][23] I1=rasteriCEr.rop.paramMem[17][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][24] I2=rasteriCEr.rop.paramMem[17][24] I3=$auto$alumacc.cc:474:replace_alu$46444.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[24] CO=$auto$alumacc.cc:474:replace_alu$46444.C[25] I0=rasteriCEr.rop.paramMem[13][24] I1=rasteriCEr.rop.paramMem[17][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][25] I2=rasteriCEr.rop.paramMem[17][25] I3=$auto$alumacc.cc:474:replace_alu$46444.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[25] CO=$auto$alumacc.cc:474:replace_alu$46444.C[26] I0=rasteriCEr.rop.paramMem[13][25] I1=rasteriCEr.rop.paramMem[17][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][26] I2=rasteriCEr.rop.paramMem[17][26] I3=$auto$alumacc.cc:474:replace_alu$46444.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[26] CO=$auto$alumacc.cc:474:replace_alu$46444.C[27] I0=rasteriCEr.rop.paramMem[13][26] I1=rasteriCEr.rop.paramMem[17][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][27] I2=rasteriCEr.rop.paramMem[17][27] I3=$auto$alumacc.cc:474:replace_alu$46444.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[27] CO=$auto$alumacc.cc:474:replace_alu$46444.C[28] I0=rasteriCEr.rop.paramMem[13][27] I1=rasteriCEr.rop.paramMem[17][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][28] I2=rasteriCEr.rop.paramMem[17][28] I3=$auto$alumacc.cc:474:replace_alu$46444.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[28] CO=$auto$alumacc.cc:474:replace_alu$46444.C[29] I0=rasteriCEr.rop.paramMem[13][28] I1=rasteriCEr.rop.paramMem[17][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][29] I2=rasteriCEr.rop.paramMem[17][29] I3=$auto$alumacc.cc:474:replace_alu$46444.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[29] CO=$auto$alumacc.cc:474:replace_alu$46444.C[30] I0=rasteriCEr.rop.paramMem[13][29] I1=rasteriCEr.rop.paramMem[17][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][2] I2=rasteriCEr.rop.paramMem[17][2] I3=$auto$alumacc.cc:474:replace_alu$46444.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[2] CO=$auto$alumacc.cc:474:replace_alu$46444.C[3] I0=rasteriCEr.rop.paramMem[13][2] I1=rasteriCEr.rop.paramMem[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][30] I2=rasteriCEr.rop.paramMem[17][30] I3=$auto$alumacc.cc:474:replace_alu$46444.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[30] CO=$auto$alumacc.cc:474:replace_alu$46444.C[31] I0=rasteriCEr.rop.paramMem[13][30] I1=rasteriCEr.rop.paramMem[17][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][31] I2=rasteriCEr.rop.paramMem[17][31] I3=$auto$alumacc.cc:474:replace_alu$46444.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][3] I2=rasteriCEr.rop.paramMem[17][3] I3=$auto$alumacc.cc:474:replace_alu$46444.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[3] CO=$auto$alumacc.cc:474:replace_alu$46444.C[4] I0=rasteriCEr.rop.paramMem[13][3] I1=rasteriCEr.rop.paramMem[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][4] I2=rasteriCEr.rop.paramMem[17][4] I3=$auto$alumacc.cc:474:replace_alu$46444.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[4] CO=$auto$alumacc.cc:474:replace_alu$46444.C[5] I0=rasteriCEr.rop.paramMem[13][4] I1=rasteriCEr.rop.paramMem[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][5] I2=rasteriCEr.rop.paramMem[17][5] I3=$auto$alumacc.cc:474:replace_alu$46444.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[5] CO=$auto$alumacc.cc:474:replace_alu$46444.C[6] I0=rasteriCEr.rop.paramMem[13][5] I1=rasteriCEr.rop.paramMem[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][6] I2=rasteriCEr.rop.paramMem[17][6] I3=$auto$alumacc.cc:474:replace_alu$46444.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[6] CO=$auto$alumacc.cc:474:replace_alu$46444.C[7] I0=rasteriCEr.rop.paramMem[13][6] I1=rasteriCEr.rop.paramMem[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][7] I2=rasteriCEr.rop.paramMem[17][7] I3=$auto$alumacc.cc:474:replace_alu$46444.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[7] CO=$auto$alumacc.cc:474:replace_alu$46444.C[8] I0=rasteriCEr.rop.paramMem[13][7] I1=rasteriCEr.rop.paramMem[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][8] I2=rasteriCEr.rop.paramMem[17][8] I3=$auto$alumacc.cc:474:replace_alu$46444.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[8] CO=$auto$alumacc.cc:474:replace_alu$46444.C[9] I0=rasteriCEr.rop.paramMem[13][8] I1=rasteriCEr.rop.paramMem[17][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][9] I2=rasteriCEr.rop.paramMem[17][9] I3=$auto$alumacc.cc:474:replace_alu$46444.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:236$42338_DATA[31:0]$42390[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46444.C[9] CO=$auto$alumacc.cc:474:replace_alu$46444.C[10] I0=rasteriCEr.rop.paramMem[13][9] I1=rasteriCEr.rop.paramMem[17][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][0] I2=rasteriCEr.rop.paramMem[18][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46447.C[1] I0=rasteriCEr.rop.paramMem[20][0] I1=rasteriCEr.rop.paramMem[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][10] I2=rasteriCEr.rop.paramMem[18][10] I3=$auto$alumacc.cc:474:replace_alu$46447.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[10] CO=$auto$alumacc.cc:474:replace_alu$46447.C[11] I0=rasteriCEr.rop.paramMem[20][10] I1=rasteriCEr.rop.paramMem[18][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][11] I2=rasteriCEr.rop.paramMem[18][11] I3=$auto$alumacc.cc:474:replace_alu$46447.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[11] CO=$auto$alumacc.cc:474:replace_alu$46447.C[12] I0=rasteriCEr.rop.paramMem[20][11] I1=rasteriCEr.rop.paramMem[18][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][12] I2=rasteriCEr.rop.paramMem[18][12] I3=$auto$alumacc.cc:474:replace_alu$46447.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[12] CO=$auto$alumacc.cc:474:replace_alu$46447.C[13] I0=rasteriCEr.rop.paramMem[20][12] I1=rasteriCEr.rop.paramMem[18][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][13] I2=rasteriCEr.rop.paramMem[18][13] I3=$auto$alumacc.cc:474:replace_alu$46447.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[13] CO=$auto$alumacc.cc:474:replace_alu$46447.C[14] I0=rasteriCEr.rop.paramMem[20][13] I1=rasteriCEr.rop.paramMem[18][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][14] I2=rasteriCEr.rop.paramMem[18][14] I3=$auto$alumacc.cc:474:replace_alu$46447.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[14] CO=$auto$alumacc.cc:474:replace_alu$46447.C[15] I0=rasteriCEr.rop.paramMem[20][14] I1=rasteriCEr.rop.paramMem[18][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][15] I2=rasteriCEr.rop.paramMem[18][15] I3=$auto$alumacc.cc:474:replace_alu$46447.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[15] CO=$auto$alumacc.cc:474:replace_alu$46447.C[16] I0=rasteriCEr.rop.paramMem[20][15] I1=rasteriCEr.rop.paramMem[18][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][16] I2=rasteriCEr.rop.paramMem[18][16] I3=$auto$alumacc.cc:474:replace_alu$46447.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[16] CO=$auto$alumacc.cc:474:replace_alu$46447.C[17] I0=rasteriCEr.rop.paramMem[20][16] I1=rasteriCEr.rop.paramMem[18][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][17] I2=rasteriCEr.rop.paramMem[18][17] I3=$auto$alumacc.cc:474:replace_alu$46447.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[17] CO=$auto$alumacc.cc:474:replace_alu$46447.C[18] I0=rasteriCEr.rop.paramMem[20][17] I1=rasteriCEr.rop.paramMem[18][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][18] I2=rasteriCEr.rop.paramMem[18][18] I3=$auto$alumacc.cc:474:replace_alu$46447.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[18] CO=$auto$alumacc.cc:474:replace_alu$46447.C[19] I0=rasteriCEr.rop.paramMem[20][18] I1=rasteriCEr.rop.paramMem[18][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][19] I2=rasteriCEr.rop.paramMem[18][19] I3=$auto$alumacc.cc:474:replace_alu$46447.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[19] CO=$auto$alumacc.cc:474:replace_alu$46447.C[20] I0=rasteriCEr.rop.paramMem[20][19] I1=rasteriCEr.rop.paramMem[18][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][1] I2=rasteriCEr.rop.paramMem[18][1] I3=$auto$alumacc.cc:474:replace_alu$46447.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[1] CO=$auto$alumacc.cc:474:replace_alu$46447.C[2] I0=rasteriCEr.rop.paramMem[20][1] I1=rasteriCEr.rop.paramMem[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][20] I2=rasteriCEr.rop.paramMem[18][20] I3=$auto$alumacc.cc:474:replace_alu$46447.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[20] CO=$auto$alumacc.cc:474:replace_alu$46447.C[21] I0=rasteriCEr.rop.paramMem[20][20] I1=rasteriCEr.rop.paramMem[18][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][21] I2=rasteriCEr.rop.paramMem[18][21] I3=$auto$alumacc.cc:474:replace_alu$46447.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[21] CO=$auto$alumacc.cc:474:replace_alu$46447.C[22] I0=rasteriCEr.rop.paramMem[20][21] I1=rasteriCEr.rop.paramMem[18][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][22] I2=rasteriCEr.rop.paramMem[18][22] I3=$auto$alumacc.cc:474:replace_alu$46447.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[22] CO=$auto$alumacc.cc:474:replace_alu$46447.C[23] I0=rasteriCEr.rop.paramMem[20][22] I1=rasteriCEr.rop.paramMem[18][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][23] I2=rasteriCEr.rop.paramMem[18][23] I3=$auto$alumacc.cc:474:replace_alu$46447.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[23] CO=$auto$alumacc.cc:474:replace_alu$46447.C[24] I0=rasteriCEr.rop.paramMem[20][23] I1=rasteriCEr.rop.paramMem[18][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][24] I2=rasteriCEr.rop.paramMem[18][24] I3=$auto$alumacc.cc:474:replace_alu$46447.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[24] CO=$auto$alumacc.cc:474:replace_alu$46447.C[25] I0=rasteriCEr.rop.paramMem[20][24] I1=rasteriCEr.rop.paramMem[18][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][25] I2=rasteriCEr.rop.paramMem[18][25] I3=$auto$alumacc.cc:474:replace_alu$46447.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[25] CO=$auto$alumacc.cc:474:replace_alu$46447.C[26] I0=rasteriCEr.rop.paramMem[20][25] I1=rasteriCEr.rop.paramMem[18][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][26] I2=rasteriCEr.rop.paramMem[18][26] I3=$auto$alumacc.cc:474:replace_alu$46447.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[26] CO=$auto$alumacc.cc:474:replace_alu$46447.C[27] I0=rasteriCEr.rop.paramMem[20][26] I1=rasteriCEr.rop.paramMem[18][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][27] I2=rasteriCEr.rop.paramMem[18][27] I3=$auto$alumacc.cc:474:replace_alu$46447.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[27] CO=$auto$alumacc.cc:474:replace_alu$46447.C[28] I0=rasteriCEr.rop.paramMem[20][27] I1=rasteriCEr.rop.paramMem[18][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][28] I2=rasteriCEr.rop.paramMem[18][28] I3=$auto$alumacc.cc:474:replace_alu$46447.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[28] CO=$auto$alumacc.cc:474:replace_alu$46447.C[29] I0=rasteriCEr.rop.paramMem[20][28] I1=rasteriCEr.rop.paramMem[18][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][29] I2=rasteriCEr.rop.paramMem[18][29] I3=$auto$alumacc.cc:474:replace_alu$46447.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[29] CO=$auto$alumacc.cc:474:replace_alu$46447.C[30] I0=rasteriCEr.rop.paramMem[20][29] I1=rasteriCEr.rop.paramMem[18][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][2] I2=rasteriCEr.rop.paramMem[18][2] I3=$auto$alumacc.cc:474:replace_alu$46447.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[2] CO=$auto$alumacc.cc:474:replace_alu$46447.C[3] I0=rasteriCEr.rop.paramMem[20][2] I1=rasteriCEr.rop.paramMem[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][30] I2=rasteriCEr.rop.paramMem[18][30] I3=$auto$alumacc.cc:474:replace_alu$46447.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][3] I2=rasteriCEr.rop.paramMem[18][3] I3=$auto$alumacc.cc:474:replace_alu$46447.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[3] CO=$auto$alumacc.cc:474:replace_alu$46447.C[4] I0=rasteriCEr.rop.paramMem[20][3] I1=rasteriCEr.rop.paramMem[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][4] I2=rasteriCEr.rop.paramMem[18][4] I3=$auto$alumacc.cc:474:replace_alu$46447.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[4] CO=$auto$alumacc.cc:474:replace_alu$46447.C[5] I0=rasteriCEr.rop.paramMem[20][4] I1=rasteriCEr.rop.paramMem[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][5] I2=rasteriCEr.rop.paramMem[18][5] I3=$auto$alumacc.cc:474:replace_alu$46447.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[5] CO=$auto$alumacc.cc:474:replace_alu$46447.C[6] I0=rasteriCEr.rop.paramMem[20][5] I1=rasteriCEr.rop.paramMem[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][6] I2=rasteriCEr.rop.paramMem[18][6] I3=$auto$alumacc.cc:474:replace_alu$46447.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[6] CO=$auto$alumacc.cc:474:replace_alu$46447.C[7] I0=rasteriCEr.rop.paramMem[20][6] I1=rasteriCEr.rop.paramMem[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][7] I2=rasteriCEr.rop.paramMem[18][7] I3=$auto$alumacc.cc:474:replace_alu$46447.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[7] CO=$auto$alumacc.cc:474:replace_alu$46447.C[8] I0=rasteriCEr.rop.paramMem[20][7] I1=rasteriCEr.rop.paramMem[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][8] I2=rasteriCEr.rop.paramMem[18][8] I3=$auto$alumacc.cc:474:replace_alu$46447.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[8] CO=$auto$alumacc.cc:474:replace_alu$46447.C[9] I0=rasteriCEr.rop.paramMem[20][8] I1=rasteriCEr.rop.paramMem[18][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[20][9] I2=rasteriCEr.rop.paramMem[18][9] I3=$auto$alumacc.cc:474:replace_alu$46447.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:237$42339_DATA[31:0]$42393[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46447.C[9] CO=$auto$alumacc.cc:474:replace_alu$46447.C[10] I0=rasteriCEr.rop.paramMem[20][9] I1=rasteriCEr.rop.paramMem[18][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:237|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=rasteriCEr.rop.fbIndex[0] CO=$auto$alumacc.cc:474:replace_alu$46450.C[2] I0=$false I1=rasteriCEr.rop.x[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[2] I3=$auto$alumacc.cc:474:replace_alu$46450.C[2] O=$abc$94840$auto$wreduce.cc:455:run$46113[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[2] CO=$auto$alumacc.cc:474:replace_alu$46450.C[3] I0=$false I1=rasteriCEr.rop.x[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[3] I3=$auto$alumacc.cc:474:replace_alu$46450.C[3] O=$abc$94840$auto$wreduce.cc:455:run$46113[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[3] CO=$auto$alumacc.cc:474:replace_alu$46450.C[4] I0=$false I1=rasteriCEr.rop.x[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[4] I3=$auto$alumacc.cc:474:replace_alu$46450.C[4] O=$abc$94840$auto$wreduce.cc:455:run$46113[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[4] CO=$auto$alumacc.cc:474:replace_alu$46450.C[5] I0=$false I1=rasteriCEr.rop.x[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[5] I3=$auto$alumacc.cc:474:replace_alu$46450.C[5] O=$abc$94840$auto$wreduce.cc:455:run$46113[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[5] CO=$auto$alumacc.cc:474:replace_alu$46450.C[6] I0=$false I1=rasteriCEr.rop.x[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[6] I3=$auto$alumacc.cc:474:replace_alu$46450.C[6] O=$abc$94840$auto$wreduce.cc:455:run$46113[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[6] CO=$auto$alumacc.cc:474:replace_alu$46450.C[7] I0=$false I1=rasteriCEr.rop.x[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[7] I3=$auto$alumacc.cc:474:replace_alu$46450.C[7] O=$abc$94840$auto$wreduce.cc:455:run$46113[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46450.C[7] CO=$auto$alumacc.cc:474:replace_alu$46450.C[8] I0=$false I1=rasteriCEr.rop.x[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=rasteriCEr.rop.x[8] I3=$auto$alumacc.cc:474:replace_alu$46450.C[8] O=$abc$94840$auto$wreduce.cc:455:run$46113[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:244|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][0] I2=rasteriCEr.rop.paramMem[3][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46453.C[1] I0=rasteriCEr.rop.paramMem[6][0] I1=rasteriCEr.rop.paramMem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][10] I2=rasteriCEr.rop.paramMem[3][10] I3=$auto$alumacc.cc:474:replace_alu$46453.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[10] CO=$auto$alumacc.cc:474:replace_alu$46453.C[11] I0=rasteriCEr.rop.paramMem[6][10] I1=rasteriCEr.rop.paramMem[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][11] I2=rasteriCEr.rop.paramMem[3][11] I3=$auto$alumacc.cc:474:replace_alu$46453.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[11] CO=$auto$alumacc.cc:474:replace_alu$46453.C[12] I0=rasteriCEr.rop.paramMem[6][11] I1=rasteriCEr.rop.paramMem[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][12] I2=rasteriCEr.rop.paramMem[3][12] I3=$auto$alumacc.cc:474:replace_alu$46453.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[12] CO=$auto$alumacc.cc:474:replace_alu$46453.C[13] I0=rasteriCEr.rop.paramMem[6][12] I1=rasteriCEr.rop.paramMem[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][13] I2=rasteriCEr.rop.paramMem[3][13] I3=$auto$alumacc.cc:474:replace_alu$46453.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[13] CO=$auto$alumacc.cc:474:replace_alu$46453.C[14] I0=rasteriCEr.rop.paramMem[6][13] I1=rasteriCEr.rop.paramMem[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][14] I2=rasteriCEr.rop.paramMem[3][14] I3=$auto$alumacc.cc:474:replace_alu$46453.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[14] CO=$auto$alumacc.cc:474:replace_alu$46453.C[15] I0=rasteriCEr.rop.paramMem[6][14] I1=rasteriCEr.rop.paramMem[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][15] I2=rasteriCEr.rop.paramMem[3][15] I3=$auto$alumacc.cc:474:replace_alu$46453.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[15] CO=$auto$alumacc.cc:474:replace_alu$46453.C[16] I0=rasteriCEr.rop.paramMem[6][15] I1=rasteriCEr.rop.paramMem[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][16] I2=rasteriCEr.rop.paramMem[3][16] I3=$auto$alumacc.cc:474:replace_alu$46453.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[16] CO=$auto$alumacc.cc:474:replace_alu$46453.C[17] I0=rasteriCEr.rop.paramMem[6][16] I1=rasteriCEr.rop.paramMem[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][17] I2=rasteriCEr.rop.paramMem[3][17] I3=$auto$alumacc.cc:474:replace_alu$46453.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[17] CO=$auto$alumacc.cc:474:replace_alu$46453.C[18] I0=rasteriCEr.rop.paramMem[6][17] I1=rasteriCEr.rop.paramMem[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][18] I2=rasteriCEr.rop.paramMem[3][18] I3=$auto$alumacc.cc:474:replace_alu$46453.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[18] CO=$auto$alumacc.cc:474:replace_alu$46453.C[19] I0=rasteriCEr.rop.paramMem[6][18] I1=rasteriCEr.rop.paramMem[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][19] I2=rasteriCEr.rop.paramMem[3][19] I3=$auto$alumacc.cc:474:replace_alu$46453.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[19] CO=$auto$alumacc.cc:474:replace_alu$46453.C[20] I0=rasteriCEr.rop.paramMem[6][19] I1=rasteriCEr.rop.paramMem[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][1] I2=rasteriCEr.rop.paramMem[3][1] I3=$auto$alumacc.cc:474:replace_alu$46453.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[1] CO=$auto$alumacc.cc:474:replace_alu$46453.C[2] I0=rasteriCEr.rop.paramMem[6][1] I1=rasteriCEr.rop.paramMem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][20] I2=rasteriCEr.rop.paramMem[3][20] I3=$auto$alumacc.cc:474:replace_alu$46453.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[20] CO=$auto$alumacc.cc:474:replace_alu$46453.C[21] I0=rasteriCEr.rop.paramMem[6][20] I1=rasteriCEr.rop.paramMem[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][21] I2=rasteriCEr.rop.paramMem[3][21] I3=$auto$alumacc.cc:474:replace_alu$46453.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[21] CO=$auto$alumacc.cc:474:replace_alu$46453.C[22] I0=rasteriCEr.rop.paramMem[6][21] I1=rasteriCEr.rop.paramMem[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][22] I2=rasteriCEr.rop.paramMem[3][22] I3=$auto$alumacc.cc:474:replace_alu$46453.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[22] CO=$auto$alumacc.cc:474:replace_alu$46453.C[23] I0=rasteriCEr.rop.paramMem[6][22] I1=rasteriCEr.rop.paramMem[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][23] I2=rasteriCEr.rop.paramMem[3][23] I3=$auto$alumacc.cc:474:replace_alu$46453.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[23] CO=$auto$alumacc.cc:474:replace_alu$46453.C[24] I0=rasteriCEr.rop.paramMem[6][23] I1=rasteriCEr.rop.paramMem[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][24] I2=rasteriCEr.rop.paramMem[3][24] I3=$auto$alumacc.cc:474:replace_alu$46453.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[24] CO=$auto$alumacc.cc:474:replace_alu$46453.C[25] I0=rasteriCEr.rop.paramMem[6][24] I1=rasteriCEr.rop.paramMem[3][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][25] I2=rasteriCEr.rop.paramMem[3][25] I3=$auto$alumacc.cc:474:replace_alu$46453.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[25] CO=$auto$alumacc.cc:474:replace_alu$46453.C[26] I0=rasteriCEr.rop.paramMem[6][25] I1=rasteriCEr.rop.paramMem[3][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][26] I2=rasteriCEr.rop.paramMem[3][26] I3=$auto$alumacc.cc:474:replace_alu$46453.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[26] CO=$auto$alumacc.cc:474:replace_alu$46453.C[27] I0=rasteriCEr.rop.paramMem[6][26] I1=rasteriCEr.rop.paramMem[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][27] I2=rasteriCEr.rop.paramMem[3][27] I3=$auto$alumacc.cc:474:replace_alu$46453.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[27] CO=$auto$alumacc.cc:474:replace_alu$46453.C[28] I0=rasteriCEr.rop.paramMem[6][27] I1=rasteriCEr.rop.paramMem[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][28] I2=rasteriCEr.rop.paramMem[3][28] I3=$auto$alumacc.cc:474:replace_alu$46453.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[28] CO=$auto$alumacc.cc:474:replace_alu$46453.C[29] I0=rasteriCEr.rop.paramMem[6][28] I1=rasteriCEr.rop.paramMem[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][29] I2=rasteriCEr.rop.paramMem[3][29] I3=$auto$alumacc.cc:474:replace_alu$46453.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[29] CO=$auto$alumacc.cc:474:replace_alu$46453.C[30] I0=rasteriCEr.rop.paramMem[6][29] I1=rasteriCEr.rop.paramMem[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][2] I2=rasteriCEr.rop.paramMem[3][2] I3=$auto$alumacc.cc:474:replace_alu$46453.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[2] CO=$auto$alumacc.cc:474:replace_alu$46453.C[3] I0=rasteriCEr.rop.paramMem[6][2] I1=rasteriCEr.rop.paramMem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][30] I2=rasteriCEr.rop.paramMem[3][30] I3=$auto$alumacc.cc:474:replace_alu$46453.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[30] CO=$auto$alumacc.cc:474:replace_alu$46453.C[31] I0=rasteriCEr.rop.paramMem[6][30] I1=rasteriCEr.rop.paramMem[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][31] I2=rasteriCEr.rop.paramMem[3][31] I3=$auto$alumacc.cc:474:replace_alu$46453.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][3] I2=rasteriCEr.rop.paramMem[3][3] I3=$auto$alumacc.cc:474:replace_alu$46453.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[3] CO=$auto$alumacc.cc:474:replace_alu$46453.C[4] I0=rasteriCEr.rop.paramMem[6][3] I1=rasteriCEr.rop.paramMem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][4] I2=rasteriCEr.rop.paramMem[3][4] I3=$auto$alumacc.cc:474:replace_alu$46453.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[4] CO=$auto$alumacc.cc:474:replace_alu$46453.C[5] I0=rasteriCEr.rop.paramMem[6][4] I1=rasteriCEr.rop.paramMem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][5] I2=rasteriCEr.rop.paramMem[3][5] I3=$auto$alumacc.cc:474:replace_alu$46453.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[5] CO=$auto$alumacc.cc:474:replace_alu$46453.C[6] I0=rasteriCEr.rop.paramMem[6][5] I1=rasteriCEr.rop.paramMem[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][6] I2=rasteriCEr.rop.paramMem[3][6] I3=$auto$alumacc.cc:474:replace_alu$46453.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[6] CO=$auto$alumacc.cc:474:replace_alu$46453.C[7] I0=rasteriCEr.rop.paramMem[6][6] I1=rasteriCEr.rop.paramMem[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][7] I2=rasteriCEr.rop.paramMem[3][7] I3=$auto$alumacc.cc:474:replace_alu$46453.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[7] CO=$auto$alumacc.cc:474:replace_alu$46453.C[8] I0=rasteriCEr.rop.paramMem[6][7] I1=rasteriCEr.rop.paramMem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][8] I2=rasteriCEr.rop.paramMem[3][8] I3=$auto$alumacc.cc:474:replace_alu$46453.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[8] CO=$auto$alumacc.cc:474:replace_alu$46453.C[9] I0=rasteriCEr.rop.paramMem[6][8] I1=rasteriCEr.rop.paramMem[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[6][9] I2=rasteriCEr.rop.paramMem[3][9] I3=$auto$alumacc.cc:474:replace_alu$46453.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:246$42340_DATA[31:0]$42396[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46453.C[9] CO=$auto$alumacc.cc:474:replace_alu$46453.C[10] I0=rasteriCEr.rop.paramMem[6][9] I1=rasteriCEr.rop.paramMem[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:246|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][0] I2=rasteriCEr.rop.paramMem[4][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46456.C[1] I0=rasteriCEr.rop.paramMem[7][0] I1=rasteriCEr.rop.paramMem[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][10] I2=rasteriCEr.rop.paramMem[4][10] I3=$auto$alumacc.cc:474:replace_alu$46456.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[10] CO=$auto$alumacc.cc:474:replace_alu$46456.C[11] I0=rasteriCEr.rop.paramMem[7][10] I1=rasteriCEr.rop.paramMem[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][11] I2=rasteriCEr.rop.paramMem[4][11] I3=$auto$alumacc.cc:474:replace_alu$46456.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[11] CO=$auto$alumacc.cc:474:replace_alu$46456.C[12] I0=rasteriCEr.rop.paramMem[7][11] I1=rasteriCEr.rop.paramMem[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][12] I2=rasteriCEr.rop.paramMem[4][12] I3=$auto$alumacc.cc:474:replace_alu$46456.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[12] CO=$auto$alumacc.cc:474:replace_alu$46456.C[13] I0=rasteriCEr.rop.paramMem[7][12] I1=rasteriCEr.rop.paramMem[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][13] I2=rasteriCEr.rop.paramMem[4][13] I3=$auto$alumacc.cc:474:replace_alu$46456.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[13] CO=$auto$alumacc.cc:474:replace_alu$46456.C[14] I0=rasteriCEr.rop.paramMem[7][13] I1=rasteriCEr.rop.paramMem[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][14] I2=rasteriCEr.rop.paramMem[4][14] I3=$auto$alumacc.cc:474:replace_alu$46456.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[14] CO=$auto$alumacc.cc:474:replace_alu$46456.C[15] I0=rasteriCEr.rop.paramMem[7][14] I1=rasteriCEr.rop.paramMem[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][15] I2=rasteriCEr.rop.paramMem[4][15] I3=$auto$alumacc.cc:474:replace_alu$46456.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[15] CO=$auto$alumacc.cc:474:replace_alu$46456.C[16] I0=rasteriCEr.rop.paramMem[7][15] I1=rasteriCEr.rop.paramMem[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][16] I2=rasteriCEr.rop.paramMem[4][16] I3=$auto$alumacc.cc:474:replace_alu$46456.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[16] CO=$auto$alumacc.cc:474:replace_alu$46456.C[17] I0=rasteriCEr.rop.paramMem[7][16] I1=rasteriCEr.rop.paramMem[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][17] I2=rasteriCEr.rop.paramMem[4][17] I3=$auto$alumacc.cc:474:replace_alu$46456.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[17] CO=$auto$alumacc.cc:474:replace_alu$46456.C[18] I0=rasteriCEr.rop.paramMem[7][17] I1=rasteriCEr.rop.paramMem[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][18] I2=rasteriCEr.rop.paramMem[4][18] I3=$auto$alumacc.cc:474:replace_alu$46456.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[18] CO=$auto$alumacc.cc:474:replace_alu$46456.C[19] I0=rasteriCEr.rop.paramMem[7][18] I1=rasteriCEr.rop.paramMem[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][19] I2=rasteriCEr.rop.paramMem[4][19] I3=$auto$alumacc.cc:474:replace_alu$46456.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[19] CO=$auto$alumacc.cc:474:replace_alu$46456.C[20] I0=rasteriCEr.rop.paramMem[7][19] I1=rasteriCEr.rop.paramMem[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][1] I2=rasteriCEr.rop.paramMem[4][1] I3=$auto$alumacc.cc:474:replace_alu$46456.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[1] CO=$auto$alumacc.cc:474:replace_alu$46456.C[2] I0=rasteriCEr.rop.paramMem[7][1] I1=rasteriCEr.rop.paramMem[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][20] I2=rasteriCEr.rop.paramMem[4][20] I3=$auto$alumacc.cc:474:replace_alu$46456.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[20] CO=$auto$alumacc.cc:474:replace_alu$46456.C[21] I0=rasteriCEr.rop.paramMem[7][20] I1=rasteriCEr.rop.paramMem[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][21] I2=rasteriCEr.rop.paramMem[4][21] I3=$auto$alumacc.cc:474:replace_alu$46456.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[21] CO=$auto$alumacc.cc:474:replace_alu$46456.C[22] I0=rasteriCEr.rop.paramMem[7][21] I1=rasteriCEr.rop.paramMem[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][22] I2=rasteriCEr.rop.paramMem[4][22] I3=$auto$alumacc.cc:474:replace_alu$46456.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[22] CO=$auto$alumacc.cc:474:replace_alu$46456.C[23] I0=rasteriCEr.rop.paramMem[7][22] I1=rasteriCEr.rop.paramMem[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][23] I2=rasteriCEr.rop.paramMem[4][23] I3=$auto$alumacc.cc:474:replace_alu$46456.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[23] CO=$auto$alumacc.cc:474:replace_alu$46456.C[24] I0=rasteriCEr.rop.paramMem[7][23] I1=rasteriCEr.rop.paramMem[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][24] I2=rasteriCEr.rop.paramMem[4][24] I3=$auto$alumacc.cc:474:replace_alu$46456.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[24] CO=$auto$alumacc.cc:474:replace_alu$46456.C[25] I0=rasteriCEr.rop.paramMem[7][24] I1=rasteriCEr.rop.paramMem[4][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][25] I2=rasteriCEr.rop.paramMem[4][25] I3=$auto$alumacc.cc:474:replace_alu$46456.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[25] CO=$auto$alumacc.cc:474:replace_alu$46456.C[26] I0=rasteriCEr.rop.paramMem[7][25] I1=rasteriCEr.rop.paramMem[4][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][26] I2=rasteriCEr.rop.paramMem[4][26] I3=$auto$alumacc.cc:474:replace_alu$46456.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[26] CO=$auto$alumacc.cc:474:replace_alu$46456.C[27] I0=rasteriCEr.rop.paramMem[7][26] I1=rasteriCEr.rop.paramMem[4][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][27] I2=rasteriCEr.rop.paramMem[4][27] I3=$auto$alumacc.cc:474:replace_alu$46456.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[27] CO=$auto$alumacc.cc:474:replace_alu$46456.C[28] I0=rasteriCEr.rop.paramMem[7][27] I1=rasteriCEr.rop.paramMem[4][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][28] I2=rasteriCEr.rop.paramMem[4][28] I3=$auto$alumacc.cc:474:replace_alu$46456.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[28] CO=$auto$alumacc.cc:474:replace_alu$46456.C[29] I0=rasteriCEr.rop.paramMem[7][28] I1=rasteriCEr.rop.paramMem[4][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][29] I2=rasteriCEr.rop.paramMem[4][29] I3=$auto$alumacc.cc:474:replace_alu$46456.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[29] CO=$auto$alumacc.cc:474:replace_alu$46456.C[30] I0=rasteriCEr.rop.paramMem[7][29] I1=rasteriCEr.rop.paramMem[4][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][2] I2=rasteriCEr.rop.paramMem[4][2] I3=$auto$alumacc.cc:474:replace_alu$46456.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[2] CO=$auto$alumacc.cc:474:replace_alu$46456.C[3] I0=rasteriCEr.rop.paramMem[7][2] I1=rasteriCEr.rop.paramMem[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][30] I2=rasteriCEr.rop.paramMem[4][30] I3=$auto$alumacc.cc:474:replace_alu$46456.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[30] CO=$auto$alumacc.cc:474:replace_alu$46456.C[31] I0=rasteriCEr.rop.paramMem[7][30] I1=rasteriCEr.rop.paramMem[4][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][31] I2=rasteriCEr.rop.paramMem[4][31] I3=$auto$alumacc.cc:474:replace_alu$46456.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][3] I2=rasteriCEr.rop.paramMem[4][3] I3=$auto$alumacc.cc:474:replace_alu$46456.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[3] CO=$auto$alumacc.cc:474:replace_alu$46456.C[4] I0=rasteriCEr.rop.paramMem[7][3] I1=rasteriCEr.rop.paramMem[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][4] I2=rasteriCEr.rop.paramMem[4][4] I3=$auto$alumacc.cc:474:replace_alu$46456.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[4] CO=$auto$alumacc.cc:474:replace_alu$46456.C[5] I0=rasteriCEr.rop.paramMem[7][4] I1=rasteriCEr.rop.paramMem[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][5] I2=rasteriCEr.rop.paramMem[4][5] I3=$auto$alumacc.cc:474:replace_alu$46456.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[5] CO=$auto$alumacc.cc:474:replace_alu$46456.C[6] I0=rasteriCEr.rop.paramMem[7][5] I1=rasteriCEr.rop.paramMem[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][6] I2=rasteriCEr.rop.paramMem[4][6] I3=$auto$alumacc.cc:474:replace_alu$46456.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[6] CO=$auto$alumacc.cc:474:replace_alu$46456.C[7] I0=rasteriCEr.rop.paramMem[7][6] I1=rasteriCEr.rop.paramMem[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][7] I2=rasteriCEr.rop.paramMem[4][7] I3=$auto$alumacc.cc:474:replace_alu$46456.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[7] CO=$auto$alumacc.cc:474:replace_alu$46456.C[8] I0=rasteriCEr.rop.paramMem[7][7] I1=rasteriCEr.rop.paramMem[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][8] I2=rasteriCEr.rop.paramMem[4][8] I3=$auto$alumacc.cc:474:replace_alu$46456.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[8] CO=$auto$alumacc.cc:474:replace_alu$46456.C[9] I0=rasteriCEr.rop.paramMem[7][8] I1=rasteriCEr.rop.paramMem[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[7][9] I2=rasteriCEr.rop.paramMem[4][9] I3=$auto$alumacc.cc:474:replace_alu$46456.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:247$42341_DATA[31:0]$42399[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46456.C[9] CO=$auto$alumacc.cc:474:replace_alu$46456.C[10] I0=rasteriCEr.rop.paramMem[7][9] I1=rasteriCEr.rop.paramMem[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:247|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][0] I2=rasteriCEr.rop.paramMem[5][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46459.C[1] I0=rasteriCEr.rop.paramMem[8][0] I1=rasteriCEr.rop.paramMem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][10] I2=rasteriCEr.rop.paramMem[5][10] I3=$auto$alumacc.cc:474:replace_alu$46459.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[10] CO=$auto$alumacc.cc:474:replace_alu$46459.C[11] I0=rasteriCEr.rop.paramMem[8][10] I1=rasteriCEr.rop.paramMem[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][11] I2=rasteriCEr.rop.paramMem[5][11] I3=$auto$alumacc.cc:474:replace_alu$46459.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[11] CO=$auto$alumacc.cc:474:replace_alu$46459.C[12] I0=rasteriCEr.rop.paramMem[8][11] I1=rasteriCEr.rop.paramMem[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][12] I2=rasteriCEr.rop.paramMem[5][12] I3=$auto$alumacc.cc:474:replace_alu$46459.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[12] CO=$auto$alumacc.cc:474:replace_alu$46459.C[13] I0=rasteriCEr.rop.paramMem[8][12] I1=rasteriCEr.rop.paramMem[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][13] I2=rasteriCEr.rop.paramMem[5][13] I3=$auto$alumacc.cc:474:replace_alu$46459.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[13] CO=$auto$alumacc.cc:474:replace_alu$46459.C[14] I0=rasteriCEr.rop.paramMem[8][13] I1=rasteriCEr.rop.paramMem[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][14] I2=rasteriCEr.rop.paramMem[5][14] I3=$auto$alumacc.cc:474:replace_alu$46459.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[14] CO=$auto$alumacc.cc:474:replace_alu$46459.C[15] I0=rasteriCEr.rop.paramMem[8][14] I1=rasteriCEr.rop.paramMem[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][15] I2=rasteriCEr.rop.paramMem[5][15] I3=$auto$alumacc.cc:474:replace_alu$46459.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[15] CO=$auto$alumacc.cc:474:replace_alu$46459.C[16] I0=rasteriCEr.rop.paramMem[8][15] I1=rasteriCEr.rop.paramMem[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][16] I2=rasteriCEr.rop.paramMem[5][16] I3=$auto$alumacc.cc:474:replace_alu$46459.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[16] CO=$auto$alumacc.cc:474:replace_alu$46459.C[17] I0=rasteriCEr.rop.paramMem[8][16] I1=rasteriCEr.rop.paramMem[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][17] I2=rasteriCEr.rop.paramMem[5][17] I3=$auto$alumacc.cc:474:replace_alu$46459.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[17] CO=$auto$alumacc.cc:474:replace_alu$46459.C[18] I0=rasteriCEr.rop.paramMem[8][17] I1=rasteriCEr.rop.paramMem[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][18] I2=rasteriCEr.rop.paramMem[5][18] I3=$auto$alumacc.cc:474:replace_alu$46459.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[18] CO=$auto$alumacc.cc:474:replace_alu$46459.C[19] I0=rasteriCEr.rop.paramMem[8][18] I1=rasteriCEr.rop.paramMem[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][19] I2=rasteriCEr.rop.paramMem[5][19] I3=$auto$alumacc.cc:474:replace_alu$46459.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[19] CO=$auto$alumacc.cc:474:replace_alu$46459.C[20] I0=rasteriCEr.rop.paramMem[8][19] I1=rasteriCEr.rop.paramMem[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][1] I2=rasteriCEr.rop.paramMem[5][1] I3=$auto$alumacc.cc:474:replace_alu$46459.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[1] CO=$auto$alumacc.cc:474:replace_alu$46459.C[2] I0=rasteriCEr.rop.paramMem[8][1] I1=rasteriCEr.rop.paramMem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][20] I2=rasteriCEr.rop.paramMem[5][20] I3=$auto$alumacc.cc:474:replace_alu$46459.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[20] CO=$auto$alumacc.cc:474:replace_alu$46459.C[21] I0=rasteriCEr.rop.paramMem[8][20] I1=rasteriCEr.rop.paramMem[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][21] I2=rasteriCEr.rop.paramMem[5][21] I3=$auto$alumacc.cc:474:replace_alu$46459.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[21] CO=$auto$alumacc.cc:474:replace_alu$46459.C[22] I0=rasteriCEr.rop.paramMem[8][21] I1=rasteriCEr.rop.paramMem[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][22] I2=rasteriCEr.rop.paramMem[5][22] I3=$auto$alumacc.cc:474:replace_alu$46459.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[22] CO=$auto$alumacc.cc:474:replace_alu$46459.C[23] I0=rasteriCEr.rop.paramMem[8][22] I1=rasteriCEr.rop.paramMem[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][23] I2=rasteriCEr.rop.paramMem[5][23] I3=$auto$alumacc.cc:474:replace_alu$46459.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[23] CO=$auto$alumacc.cc:474:replace_alu$46459.C[24] I0=rasteriCEr.rop.paramMem[8][23] I1=rasteriCEr.rop.paramMem[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][24] I2=rasteriCEr.rop.paramMem[5][24] I3=$auto$alumacc.cc:474:replace_alu$46459.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[24] CO=$auto$alumacc.cc:474:replace_alu$46459.C[25] I0=rasteriCEr.rop.paramMem[8][24] I1=rasteriCEr.rop.paramMem[5][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][25] I2=rasteriCEr.rop.paramMem[5][25] I3=$auto$alumacc.cc:474:replace_alu$46459.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[25] CO=$auto$alumacc.cc:474:replace_alu$46459.C[26] I0=rasteriCEr.rop.paramMem[8][25] I1=rasteriCEr.rop.paramMem[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][26] I2=rasteriCEr.rop.paramMem[5][26] I3=$auto$alumacc.cc:474:replace_alu$46459.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[26] CO=$auto$alumacc.cc:474:replace_alu$46459.C[27] I0=rasteriCEr.rop.paramMem[8][26] I1=rasteriCEr.rop.paramMem[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][27] I2=rasteriCEr.rop.paramMem[5][27] I3=$auto$alumacc.cc:474:replace_alu$46459.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[27] CO=$auto$alumacc.cc:474:replace_alu$46459.C[28] I0=rasteriCEr.rop.paramMem[8][27] I1=rasteriCEr.rop.paramMem[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][28] I2=rasteriCEr.rop.paramMem[5][28] I3=$auto$alumacc.cc:474:replace_alu$46459.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[28] CO=$auto$alumacc.cc:474:replace_alu$46459.C[29] I0=rasteriCEr.rop.paramMem[8][28] I1=rasteriCEr.rop.paramMem[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][29] I2=rasteriCEr.rop.paramMem[5][29] I3=$auto$alumacc.cc:474:replace_alu$46459.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[29] CO=$auto$alumacc.cc:474:replace_alu$46459.C[30] I0=rasteriCEr.rop.paramMem[8][29] I1=rasteriCEr.rop.paramMem[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][2] I2=rasteriCEr.rop.paramMem[5][2] I3=$auto$alumacc.cc:474:replace_alu$46459.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[2] CO=$auto$alumacc.cc:474:replace_alu$46459.C[3] I0=rasteriCEr.rop.paramMem[8][2] I1=rasteriCEr.rop.paramMem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][30] I2=rasteriCEr.rop.paramMem[5][30] I3=$auto$alumacc.cc:474:replace_alu$46459.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[30] CO=$auto$alumacc.cc:474:replace_alu$46459.C[31] I0=rasteriCEr.rop.paramMem[8][30] I1=rasteriCEr.rop.paramMem[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][31] I2=rasteriCEr.rop.paramMem[5][31] I3=$auto$alumacc.cc:474:replace_alu$46459.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][3] I2=rasteriCEr.rop.paramMem[5][3] I3=$auto$alumacc.cc:474:replace_alu$46459.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[3] CO=$auto$alumacc.cc:474:replace_alu$46459.C[4] I0=rasteriCEr.rop.paramMem[8][3] I1=rasteriCEr.rop.paramMem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][4] I2=rasteriCEr.rop.paramMem[5][4] I3=$auto$alumacc.cc:474:replace_alu$46459.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[4] CO=$auto$alumacc.cc:474:replace_alu$46459.C[5] I0=rasteriCEr.rop.paramMem[8][4] I1=rasteriCEr.rop.paramMem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][5] I2=rasteriCEr.rop.paramMem[5][5] I3=$auto$alumacc.cc:474:replace_alu$46459.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[5] CO=$auto$alumacc.cc:474:replace_alu$46459.C[6] I0=rasteriCEr.rop.paramMem[8][5] I1=rasteriCEr.rop.paramMem[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][6] I2=rasteriCEr.rop.paramMem[5][6] I3=$auto$alumacc.cc:474:replace_alu$46459.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[6] CO=$auto$alumacc.cc:474:replace_alu$46459.C[7] I0=rasteriCEr.rop.paramMem[8][6] I1=rasteriCEr.rop.paramMem[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][7] I2=rasteriCEr.rop.paramMem[5][7] I3=$auto$alumacc.cc:474:replace_alu$46459.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[7] CO=$auto$alumacc.cc:474:replace_alu$46459.C[8] I0=rasteriCEr.rop.paramMem[8][7] I1=rasteriCEr.rop.paramMem[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][8] I2=rasteriCEr.rop.paramMem[5][8] I3=$auto$alumacc.cc:474:replace_alu$46459.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[8] CO=$auto$alumacc.cc:474:replace_alu$46459.C[9] I0=rasteriCEr.rop.paramMem[8][8] I1=rasteriCEr.rop.paramMem[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[8][9] I2=rasteriCEr.rop.paramMem[5][9] I3=$auto$alumacc.cc:474:replace_alu$46459.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:248$42342_DATA[31:0]$42402[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46459.C[9] CO=$auto$alumacc.cc:474:replace_alu$46459.C[10] I0=rasteriCEr.rop.paramMem[8][9] I1=rasteriCEr.rop.paramMem[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[6] CO=$auto$alumacc.cc:474:replace_alu$46462.C[8] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46462.C[8] O=$abc$94840$auto$maccmap.cc:111:fulladd$62083[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46462.C[8] CO=$auto$alumacc.cc:474:replace_alu$46462.C[9] I0=$false I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$new_n5779_ I1=$abc$98542$abc$94840$new_n6955__new_inv_ I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46462.C[9] O=$abc$94840$auto$maccmap.cc:111:fulladd$62098[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rasteriCEr.rop.fbIndex[0] CO=$auto$alumacc.cc:474:replace_alu$46465.C[2] I0=rasteriCEr.rop.x[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[2] CO=$auto$alumacc.cc:474:replace_alu$46465.C[3] I0=rasteriCEr.rop.x[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[3] CO=$auto$alumacc.cc:474:replace_alu$46465.C[4] I0=rasteriCEr.rop.x[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[4] CO=$auto$alumacc.cc:474:replace_alu$46465.C[5] I0=rasteriCEr.rop.x[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[5] CO=$auto$alumacc.cc:474:replace_alu$46465.C[6] I0=rasteriCEr.rop.x[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[6] CO=$auto$alumacc.cc:474:replace_alu$46465.C[7] I0=rasteriCEr.rop.x[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46465.C[7] CO=$auto$alumacc.cc:474:replace_alu$46465.C[8] I0=rasteriCEr.rop.x[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.x[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$46465.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$sub$../../RasteriCEr/Rasterizer.v:257$42502_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:257|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46468.C[1] I0=rasteriCEr.rop.paramMem[3][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46468.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[10] CO=$auto$alumacc.cc:474:replace_alu$46468.C[11] I0=rasteriCEr.rop.paramMem[3][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46468.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[11] CO=$auto$alumacc.cc:474:replace_alu$46468.C[12] I0=rasteriCEr.rop.paramMem[3][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46468.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[12] CO=$auto$alumacc.cc:474:replace_alu$46468.C[13] I0=rasteriCEr.rop.paramMem[3][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46468.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[13] CO=$auto$alumacc.cc:474:replace_alu$46468.C[14] I0=rasteriCEr.rop.paramMem[3][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46468.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[14] CO=$auto$alumacc.cc:474:replace_alu$46468.C[15] I0=rasteriCEr.rop.paramMem[3][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46468.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[15] CO=$auto$alumacc.cc:474:replace_alu$46468.C[16] I0=rasteriCEr.rop.paramMem[3][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46468.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[16] CO=$auto$alumacc.cc:474:replace_alu$46468.C[17] I0=rasteriCEr.rop.paramMem[3][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46468.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[17] CO=$auto$alumacc.cc:474:replace_alu$46468.C[18] I0=rasteriCEr.rop.paramMem[3][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46468.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[18] CO=$auto$alumacc.cc:474:replace_alu$46468.C[19] I0=rasteriCEr.rop.paramMem[3][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46468.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[19] CO=$auto$alumacc.cc:474:replace_alu$46468.C[20] I0=rasteriCEr.rop.paramMem[3][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46468.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[1] CO=$auto$alumacc.cc:474:replace_alu$46468.C[2] I0=rasteriCEr.rop.paramMem[3][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46468.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[20] CO=$auto$alumacc.cc:474:replace_alu$46468.C[21] I0=rasteriCEr.rop.paramMem[3][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46468.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[21] CO=$auto$alumacc.cc:474:replace_alu$46468.C[22] I0=rasteriCEr.rop.paramMem[3][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46468.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[22] CO=$auto$alumacc.cc:474:replace_alu$46468.C[23] I0=rasteriCEr.rop.paramMem[3][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46468.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[23] CO=$auto$alumacc.cc:474:replace_alu$46468.C[24] I0=rasteriCEr.rop.paramMem[3][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46468.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[24] CO=$auto$alumacc.cc:474:replace_alu$46468.C[25] I0=rasteriCEr.rop.paramMem[3][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46468.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[25] CO=$auto$alumacc.cc:474:replace_alu$46468.C[26] I0=rasteriCEr.rop.paramMem[3][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46468.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[26] CO=$auto$alumacc.cc:474:replace_alu$46468.C[27] I0=rasteriCEr.rop.paramMem[3][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46468.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[27] CO=$auto$alumacc.cc:474:replace_alu$46468.C[28] I0=rasteriCEr.rop.paramMem[3][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46468.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[28] CO=$auto$alumacc.cc:474:replace_alu$46468.C[29] I0=rasteriCEr.rop.paramMem[3][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46468.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[29] CO=$auto$alumacc.cc:474:replace_alu$46468.C[30] I0=rasteriCEr.rop.paramMem[3][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46468.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[2] CO=$auto$alumacc.cc:474:replace_alu$46468.C[3] I0=rasteriCEr.rop.paramMem[3][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][30] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[30] I3=$auto$alumacc.cc:474:replace_alu$46468.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[30] CO=$auto$alumacc.cc:474:replace_alu$46468.C[31] I0=rasteriCEr.rop.paramMem[3][30] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[6][31] I1=rasteriCEr.rop.paramMem[3][31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46468.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46468.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[3] CO=$auto$alumacc.cc:474:replace_alu$46468.C[4] I0=rasteriCEr.rop.paramMem[3][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46468.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[4] CO=$auto$alumacc.cc:474:replace_alu$46468.C[5] I0=rasteriCEr.rop.paramMem[3][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46468.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[5] CO=$auto$alumacc.cc:474:replace_alu$46468.C[6] I0=rasteriCEr.rop.paramMem[3][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46468.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[6] CO=$auto$alumacc.cc:474:replace_alu$46468.C[7] I0=rasteriCEr.rop.paramMem[3][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46468.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[7] CO=$auto$alumacc.cc:474:replace_alu$46468.C[8] I0=rasteriCEr.rop.paramMem[3][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46468.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[8] CO=$auto$alumacc.cc:474:replace_alu$46468.C[9] I0=rasteriCEr.rop.paramMem[3][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[3][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46468.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:259$42346_DATA[31:0]$42414[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46468.C[9] CO=$auto$alumacc.cc:474:replace_alu$46468.C[10] I0=rasteriCEr.rop.paramMem[3][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46468.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:259|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46471.C[1] I0=rasteriCEr.rop.paramMem[4][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46471.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[10] CO=$auto$alumacc.cc:474:replace_alu$46471.C[11] I0=rasteriCEr.rop.paramMem[4][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46471.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[11] CO=$auto$alumacc.cc:474:replace_alu$46471.C[12] I0=rasteriCEr.rop.paramMem[4][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46471.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[12] CO=$auto$alumacc.cc:474:replace_alu$46471.C[13] I0=rasteriCEr.rop.paramMem[4][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46471.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[13] CO=$auto$alumacc.cc:474:replace_alu$46471.C[14] I0=rasteriCEr.rop.paramMem[4][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46471.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[14] CO=$auto$alumacc.cc:474:replace_alu$46471.C[15] I0=rasteriCEr.rop.paramMem[4][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46471.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[15] CO=$auto$alumacc.cc:474:replace_alu$46471.C[16] I0=rasteriCEr.rop.paramMem[4][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46471.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[16] CO=$auto$alumacc.cc:474:replace_alu$46471.C[17] I0=rasteriCEr.rop.paramMem[4][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46471.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[17] CO=$auto$alumacc.cc:474:replace_alu$46471.C[18] I0=rasteriCEr.rop.paramMem[4][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46471.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[18] CO=$auto$alumacc.cc:474:replace_alu$46471.C[19] I0=rasteriCEr.rop.paramMem[4][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46471.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[19] CO=$auto$alumacc.cc:474:replace_alu$46471.C[20] I0=rasteriCEr.rop.paramMem[4][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46471.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[1] CO=$auto$alumacc.cc:474:replace_alu$46471.C[2] I0=rasteriCEr.rop.paramMem[4][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46471.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[20] CO=$auto$alumacc.cc:474:replace_alu$46471.C[21] I0=rasteriCEr.rop.paramMem[4][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46471.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[21] CO=$auto$alumacc.cc:474:replace_alu$46471.C[22] I0=rasteriCEr.rop.paramMem[4][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46471.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[22] CO=$auto$alumacc.cc:474:replace_alu$46471.C[23] I0=rasteriCEr.rop.paramMem[4][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46471.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[23] CO=$auto$alumacc.cc:474:replace_alu$46471.C[24] I0=rasteriCEr.rop.paramMem[4][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46471.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[24] CO=$auto$alumacc.cc:474:replace_alu$46471.C[25] I0=rasteriCEr.rop.paramMem[4][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46471.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[25] CO=$auto$alumacc.cc:474:replace_alu$46471.C[26] I0=rasteriCEr.rop.paramMem[4][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46471.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[26] CO=$auto$alumacc.cc:474:replace_alu$46471.C[27] I0=rasteriCEr.rop.paramMem[4][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46471.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[27] CO=$auto$alumacc.cc:474:replace_alu$46471.C[28] I0=rasteriCEr.rop.paramMem[4][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46471.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[28] CO=$auto$alumacc.cc:474:replace_alu$46471.C[29] I0=rasteriCEr.rop.paramMem[4][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46471.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[29] CO=$auto$alumacc.cc:474:replace_alu$46471.C[30] I0=rasteriCEr.rop.paramMem[4][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46471.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[2] CO=$auto$alumacc.cc:474:replace_alu$46471.C[3] I0=rasteriCEr.rop.paramMem[4][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][30] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[30] I3=$auto$alumacc.cc:474:replace_alu$46471.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[30] CO=$auto$alumacc.cc:474:replace_alu$46471.C[31] I0=rasteriCEr.rop.paramMem[4][30] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[7][31] I1=rasteriCEr.rop.paramMem[4][31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46471.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46471.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[3] CO=$auto$alumacc.cc:474:replace_alu$46471.C[4] I0=rasteriCEr.rop.paramMem[4][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46471.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[4] CO=$auto$alumacc.cc:474:replace_alu$46471.C[5] I0=rasteriCEr.rop.paramMem[4][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46471.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[5] CO=$auto$alumacc.cc:474:replace_alu$46471.C[6] I0=rasteriCEr.rop.paramMem[4][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46471.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[6] CO=$auto$alumacc.cc:474:replace_alu$46471.C[7] I0=rasteriCEr.rop.paramMem[4][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46471.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[7] CO=$auto$alumacc.cc:474:replace_alu$46471.C[8] I0=rasteriCEr.rop.paramMem[4][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46471.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[8] CO=$auto$alumacc.cc:474:replace_alu$46471.C[9] I0=rasteriCEr.rop.paramMem[4][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[4][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46471.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:260$42347_DATA[31:0]$42417[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46471.C[9] CO=$auto$alumacc.cc:474:replace_alu$46471.C[10] I0=rasteriCEr.rop.paramMem[4][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46471.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:260|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46474.C[1] I0=rasteriCEr.rop.paramMem[5][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46474.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[10] CO=$auto$alumacc.cc:474:replace_alu$46474.C[11] I0=rasteriCEr.rop.paramMem[5][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46474.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[11] CO=$auto$alumacc.cc:474:replace_alu$46474.C[12] I0=rasteriCEr.rop.paramMem[5][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46474.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[12] CO=$auto$alumacc.cc:474:replace_alu$46474.C[13] I0=rasteriCEr.rop.paramMem[5][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46474.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[13] CO=$auto$alumacc.cc:474:replace_alu$46474.C[14] I0=rasteriCEr.rop.paramMem[5][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46474.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[14] CO=$auto$alumacc.cc:474:replace_alu$46474.C[15] I0=rasteriCEr.rop.paramMem[5][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46474.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[15] CO=$auto$alumacc.cc:474:replace_alu$46474.C[16] I0=rasteriCEr.rop.paramMem[5][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46474.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[16] CO=$auto$alumacc.cc:474:replace_alu$46474.C[17] I0=rasteriCEr.rop.paramMem[5][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46474.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[17] CO=$auto$alumacc.cc:474:replace_alu$46474.C[18] I0=rasteriCEr.rop.paramMem[5][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46474.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[18] CO=$auto$alumacc.cc:474:replace_alu$46474.C[19] I0=rasteriCEr.rop.paramMem[5][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46474.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[19] CO=$auto$alumacc.cc:474:replace_alu$46474.C[20] I0=rasteriCEr.rop.paramMem[5][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46474.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[1] CO=$auto$alumacc.cc:474:replace_alu$46474.C[2] I0=rasteriCEr.rop.paramMem[5][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46474.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[20] CO=$auto$alumacc.cc:474:replace_alu$46474.C[21] I0=rasteriCEr.rop.paramMem[5][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46474.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[21] CO=$auto$alumacc.cc:474:replace_alu$46474.C[22] I0=rasteriCEr.rop.paramMem[5][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46474.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[22] CO=$auto$alumacc.cc:474:replace_alu$46474.C[23] I0=rasteriCEr.rop.paramMem[5][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46474.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[23] CO=$auto$alumacc.cc:474:replace_alu$46474.C[24] I0=rasteriCEr.rop.paramMem[5][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46474.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[24] CO=$auto$alumacc.cc:474:replace_alu$46474.C[25] I0=rasteriCEr.rop.paramMem[5][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46474.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[25] CO=$auto$alumacc.cc:474:replace_alu$46474.C[26] I0=rasteriCEr.rop.paramMem[5][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46474.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[26] CO=$auto$alumacc.cc:474:replace_alu$46474.C[27] I0=rasteriCEr.rop.paramMem[5][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46474.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[27] CO=$auto$alumacc.cc:474:replace_alu$46474.C[28] I0=rasteriCEr.rop.paramMem[5][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46474.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[28] CO=$auto$alumacc.cc:474:replace_alu$46474.C[29] I0=rasteriCEr.rop.paramMem[5][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46474.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[29] CO=$auto$alumacc.cc:474:replace_alu$46474.C[30] I0=rasteriCEr.rop.paramMem[5][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46474.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[2] CO=$auto$alumacc.cc:474:replace_alu$46474.C[3] I0=rasteriCEr.rop.paramMem[5][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][30] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[30] I3=$auto$alumacc.cc:474:replace_alu$46474.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[30] CO=$auto$alumacc.cc:474:replace_alu$46474.C[31] I0=rasteriCEr.rop.paramMem[5][30] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[8][31] I1=rasteriCEr.rop.paramMem[5][31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46474.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46474.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[3] CO=$auto$alumacc.cc:474:replace_alu$46474.C[4] I0=rasteriCEr.rop.paramMem[5][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46474.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[4] CO=$auto$alumacc.cc:474:replace_alu$46474.C[5] I0=rasteriCEr.rop.paramMem[5][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46474.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[5] CO=$auto$alumacc.cc:474:replace_alu$46474.C[6] I0=rasteriCEr.rop.paramMem[5][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46474.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[6] CO=$auto$alumacc.cc:474:replace_alu$46474.C[7] I0=rasteriCEr.rop.paramMem[5][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46474.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[7] CO=$auto$alumacc.cc:474:replace_alu$46474.C[8] I0=rasteriCEr.rop.paramMem[5][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46474.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[8] CO=$auto$alumacc.cc:474:replace_alu$46474.C[9] I0=rasteriCEr.rop.paramMem[5][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[5][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46474.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:261$42348_DATA[31:0]$42420[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46474.C[9] CO=$auto$alumacc.cc:474:replace_alu$46474.C[10] I0=rasteriCEr.rop.paramMem[5][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46474.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:261|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][0] I2=rasteriCEr.rop.paramMem[14][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46477.C[1] I0=rasteriCEr.rop.paramMem[12][0] I1=rasteriCEr.rop.paramMem[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][10] I2=rasteriCEr.rop.paramMem[14][10] I3=$auto$alumacc.cc:474:replace_alu$46477.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[10] CO=$auto$alumacc.cc:474:replace_alu$46477.C[11] I0=rasteriCEr.rop.paramMem[12][10] I1=rasteriCEr.rop.paramMem[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][11] I2=rasteriCEr.rop.paramMem[14][11] I3=$auto$alumacc.cc:474:replace_alu$46477.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[11] CO=$auto$alumacc.cc:474:replace_alu$46477.C[12] I0=rasteriCEr.rop.paramMem[12][11] I1=rasteriCEr.rop.paramMem[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][12] I2=rasteriCEr.rop.paramMem[14][12] I3=$auto$alumacc.cc:474:replace_alu$46477.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[12] CO=$auto$alumacc.cc:474:replace_alu$46477.C[13] I0=rasteriCEr.rop.paramMem[12][12] I1=rasteriCEr.rop.paramMem[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][13] I2=rasteriCEr.rop.paramMem[14][13] I3=$auto$alumacc.cc:474:replace_alu$46477.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[13] CO=$auto$alumacc.cc:474:replace_alu$46477.C[14] I0=rasteriCEr.rop.paramMem[12][13] I1=rasteriCEr.rop.paramMem[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][14] I2=rasteriCEr.rop.paramMem[14][14] I3=$auto$alumacc.cc:474:replace_alu$46477.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[14] CO=$auto$alumacc.cc:474:replace_alu$46477.C[15] I0=rasteriCEr.rop.paramMem[12][14] I1=rasteriCEr.rop.paramMem[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][15] I2=rasteriCEr.rop.paramMem[14][15] I3=$auto$alumacc.cc:474:replace_alu$46477.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[15] CO=$auto$alumacc.cc:474:replace_alu$46477.C[16] I0=rasteriCEr.rop.paramMem[12][15] I1=rasteriCEr.rop.paramMem[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][16] I2=rasteriCEr.rop.paramMem[14][16] I3=$auto$alumacc.cc:474:replace_alu$46477.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[16] CO=$auto$alumacc.cc:474:replace_alu$46477.C[17] I0=rasteriCEr.rop.paramMem[12][16] I1=rasteriCEr.rop.paramMem[14][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][17] I2=rasteriCEr.rop.paramMem[14][17] I3=$auto$alumacc.cc:474:replace_alu$46477.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[17] CO=$auto$alumacc.cc:474:replace_alu$46477.C[18] I0=rasteriCEr.rop.paramMem[12][17] I1=rasteriCEr.rop.paramMem[14][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][18] I2=rasteriCEr.rop.paramMem[14][18] I3=$auto$alumacc.cc:474:replace_alu$46477.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[18] CO=$auto$alumacc.cc:474:replace_alu$46477.C[19] I0=rasteriCEr.rop.paramMem[12][18] I1=rasteriCEr.rop.paramMem[14][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][19] I2=rasteriCEr.rop.paramMem[14][19] I3=$auto$alumacc.cc:474:replace_alu$46477.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[19] CO=$auto$alumacc.cc:474:replace_alu$46477.C[20] I0=rasteriCEr.rop.paramMem[12][19] I1=rasteriCEr.rop.paramMem[14][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][1] I2=rasteriCEr.rop.paramMem[14][1] I3=$auto$alumacc.cc:474:replace_alu$46477.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[1] CO=$auto$alumacc.cc:474:replace_alu$46477.C[2] I0=rasteriCEr.rop.paramMem[12][1] I1=rasteriCEr.rop.paramMem[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][20] I2=rasteriCEr.rop.paramMem[14][20] I3=$auto$alumacc.cc:474:replace_alu$46477.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[20] CO=$auto$alumacc.cc:474:replace_alu$46477.C[21] I0=rasteriCEr.rop.paramMem[12][20] I1=rasteriCEr.rop.paramMem[14][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][21] I2=rasteriCEr.rop.paramMem[14][21] I3=$auto$alumacc.cc:474:replace_alu$46477.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[21] CO=$auto$alumacc.cc:474:replace_alu$46477.C[22] I0=rasteriCEr.rop.paramMem[12][21] I1=rasteriCEr.rop.paramMem[14][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][22] I2=rasteriCEr.rop.paramMem[14][22] I3=$auto$alumacc.cc:474:replace_alu$46477.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[22] CO=$auto$alumacc.cc:474:replace_alu$46477.C[23] I0=rasteriCEr.rop.paramMem[12][22] I1=rasteriCEr.rop.paramMem[14][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][23] I2=rasteriCEr.rop.paramMem[14][23] I3=$auto$alumacc.cc:474:replace_alu$46477.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[23] CO=$auto$alumacc.cc:474:replace_alu$46477.C[24] I0=rasteriCEr.rop.paramMem[12][23] I1=rasteriCEr.rop.paramMem[14][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][24] I2=rasteriCEr.rop.paramMem[14][24] I3=$auto$alumacc.cc:474:replace_alu$46477.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[24] CO=$auto$alumacc.cc:474:replace_alu$46477.C[25] I0=rasteriCEr.rop.paramMem[12][24] I1=rasteriCEr.rop.paramMem[14][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][25] I2=rasteriCEr.rop.paramMem[14][25] I3=$auto$alumacc.cc:474:replace_alu$46477.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[25] CO=$auto$alumacc.cc:474:replace_alu$46477.C[26] I0=rasteriCEr.rop.paramMem[12][25] I1=rasteriCEr.rop.paramMem[14][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][26] I2=rasteriCEr.rop.paramMem[14][26] I3=$auto$alumacc.cc:474:replace_alu$46477.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[26] CO=$auto$alumacc.cc:474:replace_alu$46477.C[27] I0=rasteriCEr.rop.paramMem[12][26] I1=rasteriCEr.rop.paramMem[14][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][27] I2=rasteriCEr.rop.paramMem[14][27] I3=$auto$alumacc.cc:474:replace_alu$46477.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[27] CO=$auto$alumacc.cc:474:replace_alu$46477.C[28] I0=rasteriCEr.rop.paramMem[12][27] I1=rasteriCEr.rop.paramMem[14][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][28] I2=rasteriCEr.rop.paramMem[14][28] I3=$auto$alumacc.cc:474:replace_alu$46477.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[28] CO=$auto$alumacc.cc:474:replace_alu$46477.C[29] I0=rasteriCEr.rop.paramMem[12][28] I1=rasteriCEr.rop.paramMem[14][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][29] I2=rasteriCEr.rop.paramMem[14][29] I3=$auto$alumacc.cc:474:replace_alu$46477.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[29] CO=$auto$alumacc.cc:474:replace_alu$46477.C[30] I0=rasteriCEr.rop.paramMem[12][29] I1=rasteriCEr.rop.paramMem[14][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][2] I2=rasteriCEr.rop.paramMem[14][2] I3=$auto$alumacc.cc:474:replace_alu$46477.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[2] CO=$auto$alumacc.cc:474:replace_alu$46477.C[3] I0=rasteriCEr.rop.paramMem[12][2] I1=rasteriCEr.rop.paramMem[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][30] I2=rasteriCEr.rop.paramMem[14][30] I3=$auto$alumacc.cc:474:replace_alu$46477.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[30] CO=$auto$alumacc.cc:474:replace_alu$46477.C[31] I0=rasteriCEr.rop.paramMem[12][30] I1=rasteriCEr.rop.paramMem[14][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][31] I2=rasteriCEr.rop.paramMem[14][31] I3=$auto$alumacc.cc:474:replace_alu$46477.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][3] I2=rasteriCEr.rop.paramMem[14][3] I3=$auto$alumacc.cc:474:replace_alu$46477.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[3] CO=$auto$alumacc.cc:474:replace_alu$46477.C[4] I0=rasteriCEr.rop.paramMem[12][3] I1=rasteriCEr.rop.paramMem[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][4] I2=rasteriCEr.rop.paramMem[14][4] I3=$auto$alumacc.cc:474:replace_alu$46477.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[4] CO=$auto$alumacc.cc:474:replace_alu$46477.C[5] I0=rasteriCEr.rop.paramMem[12][4] I1=rasteriCEr.rop.paramMem[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][5] I2=rasteriCEr.rop.paramMem[14][5] I3=$auto$alumacc.cc:474:replace_alu$46477.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[5] CO=$auto$alumacc.cc:474:replace_alu$46477.C[6] I0=rasteriCEr.rop.paramMem[12][5] I1=rasteriCEr.rop.paramMem[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][6] I2=rasteriCEr.rop.paramMem[14][6] I3=$auto$alumacc.cc:474:replace_alu$46477.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[6] CO=$auto$alumacc.cc:474:replace_alu$46477.C[7] I0=rasteriCEr.rop.paramMem[12][6] I1=rasteriCEr.rop.paramMem[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][7] I2=rasteriCEr.rop.paramMem[14][7] I3=$auto$alumacc.cc:474:replace_alu$46477.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[7] CO=$auto$alumacc.cc:474:replace_alu$46477.C[8] I0=rasteriCEr.rop.paramMem[12][7] I1=rasteriCEr.rop.paramMem[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][8] I2=rasteriCEr.rop.paramMem[14][8] I3=$auto$alumacc.cc:474:replace_alu$46477.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[8] CO=$auto$alumacc.cc:474:replace_alu$46477.C[9] I0=rasteriCEr.rop.paramMem[12][8] I1=rasteriCEr.rop.paramMem[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][9] I2=rasteriCEr.rop.paramMem[14][9] I3=$auto$alumacc.cc:474:replace_alu$46477.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:250$42343_DATA[31:0]$42405[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46477.C[9] CO=$auto$alumacc.cc:474:replace_alu$46477.C[10] I0=rasteriCEr.rop.paramMem[12][9] I1=rasteriCEr.rop.paramMem[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:250|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46480.C[1] I0=rasteriCEr.rop.paramMem[12][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46480.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[10] CO=$auto$alumacc.cc:474:replace_alu$46480.C[11] I0=rasteriCEr.rop.paramMem[12][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46480.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[11] CO=$auto$alumacc.cc:474:replace_alu$46480.C[12] I0=rasteriCEr.rop.paramMem[12][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46480.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[12] CO=$auto$alumacc.cc:474:replace_alu$46480.C[13] I0=rasteriCEr.rop.paramMem[12][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46480.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[13] CO=$auto$alumacc.cc:474:replace_alu$46480.C[14] I0=rasteriCEr.rop.paramMem[12][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46480.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[14] CO=$auto$alumacc.cc:474:replace_alu$46480.C[15] I0=rasteriCEr.rop.paramMem[12][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46480.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[15] CO=$auto$alumacc.cc:474:replace_alu$46480.C[16] I0=rasteriCEr.rop.paramMem[12][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46480.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[16] CO=$auto$alumacc.cc:474:replace_alu$46480.C[17] I0=rasteriCEr.rop.paramMem[12][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46480.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[17] CO=$auto$alumacc.cc:474:replace_alu$46480.C[18] I0=rasteriCEr.rop.paramMem[12][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46480.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[18] CO=$auto$alumacc.cc:474:replace_alu$46480.C[19] I0=rasteriCEr.rop.paramMem[12][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46480.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[19] CO=$auto$alumacc.cc:474:replace_alu$46480.C[20] I0=rasteriCEr.rop.paramMem[12][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46480.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[1] CO=$auto$alumacc.cc:474:replace_alu$46480.C[2] I0=rasteriCEr.rop.paramMem[12][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46480.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[20] CO=$auto$alumacc.cc:474:replace_alu$46480.C[21] I0=rasteriCEr.rop.paramMem[12][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46480.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[21] CO=$auto$alumacc.cc:474:replace_alu$46480.C[22] I0=rasteriCEr.rop.paramMem[12][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46480.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[22] CO=$auto$alumacc.cc:474:replace_alu$46480.C[23] I0=rasteriCEr.rop.paramMem[12][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46480.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[23] CO=$auto$alumacc.cc:474:replace_alu$46480.C[24] I0=rasteriCEr.rop.paramMem[12][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46480.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[24] CO=$auto$alumacc.cc:474:replace_alu$46480.C[25] I0=rasteriCEr.rop.paramMem[12][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46480.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[25] CO=$auto$alumacc.cc:474:replace_alu$46480.C[26] I0=rasteriCEr.rop.paramMem[12][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46480.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[26] CO=$auto$alumacc.cc:474:replace_alu$46480.C[27] I0=rasteriCEr.rop.paramMem[12][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46480.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[27] CO=$auto$alumacc.cc:474:replace_alu$46480.C[28] I0=rasteriCEr.rop.paramMem[12][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46480.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[28] CO=$auto$alumacc.cc:474:replace_alu$46480.C[29] I0=rasteriCEr.rop.paramMem[12][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46480.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[29] CO=$auto$alumacc.cc:474:replace_alu$46480.C[30] I0=rasteriCEr.rop.paramMem[12][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46480.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[2] CO=$auto$alumacc.cc:474:replace_alu$46480.C[3] I0=rasteriCEr.rop.paramMem[12][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][30] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[30] I3=$auto$alumacc.cc:474:replace_alu$46480.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[30] CO=$auto$alumacc.cc:474:replace_alu$46480.C[31] I0=rasteriCEr.rop.paramMem[12][30] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[14][31] I1=rasteriCEr.rop.paramMem[12][31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46480.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46480.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[3] CO=$auto$alumacc.cc:474:replace_alu$46480.C[4] I0=rasteriCEr.rop.paramMem[12][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46480.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[4] CO=$auto$alumacc.cc:474:replace_alu$46480.C[5] I0=rasteriCEr.rop.paramMem[12][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46480.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[5] CO=$auto$alumacc.cc:474:replace_alu$46480.C[6] I0=rasteriCEr.rop.paramMem[12][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46480.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[6] CO=$auto$alumacc.cc:474:replace_alu$46480.C[7] I0=rasteriCEr.rop.paramMem[12][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46480.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[7] CO=$auto$alumacc.cc:474:replace_alu$46480.C[8] I0=rasteriCEr.rop.paramMem[12][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46480.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[8] CO=$auto$alumacc.cc:474:replace_alu$46480.C[9] I0=rasteriCEr.rop.paramMem[12][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[12][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46480.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:263$42349_DATA[31:0]$42423[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46480.C[9] CO=$auto$alumacc.cc:474:replace_alu$46480.C[10] I0=rasteriCEr.rop.paramMem[12][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46480.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:263|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][0] I2=rasteriCEr.rop.paramMem[15][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46483.C[1] I0=rasteriCEr.rop.paramMem[13][0] I1=rasteriCEr.rop.paramMem[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][10] I2=rasteriCEr.rop.paramMem[15][10] I3=$auto$alumacc.cc:474:replace_alu$46483.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[10] CO=$auto$alumacc.cc:474:replace_alu$46483.C[11] I0=rasteriCEr.rop.paramMem[13][10] I1=rasteriCEr.rop.paramMem[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][11] I2=rasteriCEr.rop.paramMem[15][11] I3=$auto$alumacc.cc:474:replace_alu$46483.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[11] CO=$auto$alumacc.cc:474:replace_alu$46483.C[12] I0=rasteriCEr.rop.paramMem[13][11] I1=rasteriCEr.rop.paramMem[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][12] I2=rasteriCEr.rop.paramMem[15][12] I3=$auto$alumacc.cc:474:replace_alu$46483.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[12] CO=$auto$alumacc.cc:474:replace_alu$46483.C[13] I0=rasteriCEr.rop.paramMem[13][12] I1=rasteriCEr.rop.paramMem[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][13] I2=rasteriCEr.rop.paramMem[15][13] I3=$auto$alumacc.cc:474:replace_alu$46483.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[13] CO=$auto$alumacc.cc:474:replace_alu$46483.C[14] I0=rasteriCEr.rop.paramMem[13][13] I1=rasteriCEr.rop.paramMem[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][14] I2=rasteriCEr.rop.paramMem[15][14] I3=$auto$alumacc.cc:474:replace_alu$46483.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[14] CO=$auto$alumacc.cc:474:replace_alu$46483.C[15] I0=rasteriCEr.rop.paramMem[13][14] I1=rasteriCEr.rop.paramMem[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][15] I2=rasteriCEr.rop.paramMem[15][15] I3=$auto$alumacc.cc:474:replace_alu$46483.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[15] CO=$auto$alumacc.cc:474:replace_alu$46483.C[16] I0=rasteriCEr.rop.paramMem[13][15] I1=rasteriCEr.rop.paramMem[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][16] I2=rasteriCEr.rop.paramMem[15][16] I3=$auto$alumacc.cc:474:replace_alu$46483.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[16] CO=$auto$alumacc.cc:474:replace_alu$46483.C[17] I0=rasteriCEr.rop.paramMem[13][16] I1=rasteriCEr.rop.paramMem[15][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][17] I2=rasteriCEr.rop.paramMem[15][17] I3=$auto$alumacc.cc:474:replace_alu$46483.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[17] CO=$auto$alumacc.cc:474:replace_alu$46483.C[18] I0=rasteriCEr.rop.paramMem[13][17] I1=rasteriCEr.rop.paramMem[15][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][18] I2=rasteriCEr.rop.paramMem[15][18] I3=$auto$alumacc.cc:474:replace_alu$46483.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[18] CO=$auto$alumacc.cc:474:replace_alu$46483.C[19] I0=rasteriCEr.rop.paramMem[13][18] I1=rasteriCEr.rop.paramMem[15][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][19] I2=rasteriCEr.rop.paramMem[15][19] I3=$auto$alumacc.cc:474:replace_alu$46483.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[19] CO=$auto$alumacc.cc:474:replace_alu$46483.C[20] I0=rasteriCEr.rop.paramMem[13][19] I1=rasteriCEr.rop.paramMem[15][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][1] I2=rasteriCEr.rop.paramMem[15][1] I3=$auto$alumacc.cc:474:replace_alu$46483.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[1] CO=$auto$alumacc.cc:474:replace_alu$46483.C[2] I0=rasteriCEr.rop.paramMem[13][1] I1=rasteriCEr.rop.paramMem[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][20] I2=rasteriCEr.rop.paramMem[15][20] I3=$auto$alumacc.cc:474:replace_alu$46483.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[20] CO=$auto$alumacc.cc:474:replace_alu$46483.C[21] I0=rasteriCEr.rop.paramMem[13][20] I1=rasteriCEr.rop.paramMem[15][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][21] I2=rasteriCEr.rop.paramMem[15][21] I3=$auto$alumacc.cc:474:replace_alu$46483.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[21] CO=$auto$alumacc.cc:474:replace_alu$46483.C[22] I0=rasteriCEr.rop.paramMem[13][21] I1=rasteriCEr.rop.paramMem[15][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][22] I2=rasteriCEr.rop.paramMem[15][22] I3=$auto$alumacc.cc:474:replace_alu$46483.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[22] CO=$auto$alumacc.cc:474:replace_alu$46483.C[23] I0=rasteriCEr.rop.paramMem[13][22] I1=rasteriCEr.rop.paramMem[15][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][23] I2=rasteriCEr.rop.paramMem[15][23] I3=$auto$alumacc.cc:474:replace_alu$46483.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[23] CO=$auto$alumacc.cc:474:replace_alu$46483.C[24] I0=rasteriCEr.rop.paramMem[13][23] I1=rasteriCEr.rop.paramMem[15][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][24] I2=rasteriCEr.rop.paramMem[15][24] I3=$auto$alumacc.cc:474:replace_alu$46483.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[24] CO=$auto$alumacc.cc:474:replace_alu$46483.C[25] I0=rasteriCEr.rop.paramMem[13][24] I1=rasteriCEr.rop.paramMem[15][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][25] I2=rasteriCEr.rop.paramMem[15][25] I3=$auto$alumacc.cc:474:replace_alu$46483.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[25] CO=$auto$alumacc.cc:474:replace_alu$46483.C[26] I0=rasteriCEr.rop.paramMem[13][25] I1=rasteriCEr.rop.paramMem[15][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][26] I2=rasteriCEr.rop.paramMem[15][26] I3=$auto$alumacc.cc:474:replace_alu$46483.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[26] CO=$auto$alumacc.cc:474:replace_alu$46483.C[27] I0=rasteriCEr.rop.paramMem[13][26] I1=rasteriCEr.rop.paramMem[15][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][27] I2=rasteriCEr.rop.paramMem[15][27] I3=$auto$alumacc.cc:474:replace_alu$46483.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[27] CO=$auto$alumacc.cc:474:replace_alu$46483.C[28] I0=rasteriCEr.rop.paramMem[13][27] I1=rasteriCEr.rop.paramMem[15][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][28] I2=rasteriCEr.rop.paramMem[15][28] I3=$auto$alumacc.cc:474:replace_alu$46483.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[28] CO=$auto$alumacc.cc:474:replace_alu$46483.C[29] I0=rasteriCEr.rop.paramMem[13][28] I1=rasteriCEr.rop.paramMem[15][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][29] I2=rasteriCEr.rop.paramMem[15][29] I3=$auto$alumacc.cc:474:replace_alu$46483.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[29] CO=$auto$alumacc.cc:474:replace_alu$46483.C[30] I0=rasteriCEr.rop.paramMem[13][29] I1=rasteriCEr.rop.paramMem[15][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][2] I2=rasteriCEr.rop.paramMem[15][2] I3=$auto$alumacc.cc:474:replace_alu$46483.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[2] CO=$auto$alumacc.cc:474:replace_alu$46483.C[3] I0=rasteriCEr.rop.paramMem[13][2] I1=rasteriCEr.rop.paramMem[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][30] I2=rasteriCEr.rop.paramMem[15][30] I3=$auto$alumacc.cc:474:replace_alu$46483.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[30] CO=$auto$alumacc.cc:474:replace_alu$46483.C[31] I0=rasteriCEr.rop.paramMem[13][30] I1=rasteriCEr.rop.paramMem[15][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][31] I2=rasteriCEr.rop.paramMem[15][31] I3=$auto$alumacc.cc:474:replace_alu$46483.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][3] I2=rasteriCEr.rop.paramMem[15][3] I3=$auto$alumacc.cc:474:replace_alu$46483.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[3] CO=$auto$alumacc.cc:474:replace_alu$46483.C[4] I0=rasteriCEr.rop.paramMem[13][3] I1=rasteriCEr.rop.paramMem[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][4] I2=rasteriCEr.rop.paramMem[15][4] I3=$auto$alumacc.cc:474:replace_alu$46483.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[4] CO=$auto$alumacc.cc:474:replace_alu$46483.C[5] I0=rasteriCEr.rop.paramMem[13][4] I1=rasteriCEr.rop.paramMem[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][5] I2=rasteriCEr.rop.paramMem[15][5] I3=$auto$alumacc.cc:474:replace_alu$46483.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[5] CO=$auto$alumacc.cc:474:replace_alu$46483.C[6] I0=rasteriCEr.rop.paramMem[13][5] I1=rasteriCEr.rop.paramMem[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][6] I2=rasteriCEr.rop.paramMem[15][6] I3=$auto$alumacc.cc:474:replace_alu$46483.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[6] CO=$auto$alumacc.cc:474:replace_alu$46483.C[7] I0=rasteriCEr.rop.paramMem[13][6] I1=rasteriCEr.rop.paramMem[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][7] I2=rasteriCEr.rop.paramMem[15][7] I3=$auto$alumacc.cc:474:replace_alu$46483.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[7] CO=$auto$alumacc.cc:474:replace_alu$46483.C[8] I0=rasteriCEr.rop.paramMem[13][7] I1=rasteriCEr.rop.paramMem[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][8] I2=rasteriCEr.rop.paramMem[15][8] I3=$auto$alumacc.cc:474:replace_alu$46483.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[8] CO=$auto$alumacc.cc:474:replace_alu$46483.C[9] I0=rasteriCEr.rop.paramMem[13][8] I1=rasteriCEr.rop.paramMem[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][9] I2=rasteriCEr.rop.paramMem[15][9] I3=$auto$alumacc.cc:474:replace_alu$46483.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:251$42344_DATA[31:0]$42408[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46483.C[9] CO=$auto$alumacc.cc:474:replace_alu$46483.C[10] I0=rasteriCEr.rop.paramMem[13][9] I1=rasteriCEr.rop.paramMem[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:251|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46486.C[1] I0=rasteriCEr.rop.paramMem[13][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46486.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[10] CO=$auto$alumacc.cc:474:replace_alu$46486.C[11] I0=rasteriCEr.rop.paramMem[13][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46486.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[11] CO=$auto$alumacc.cc:474:replace_alu$46486.C[12] I0=rasteriCEr.rop.paramMem[13][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46486.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[12] CO=$auto$alumacc.cc:474:replace_alu$46486.C[13] I0=rasteriCEr.rop.paramMem[13][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46486.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[13] CO=$auto$alumacc.cc:474:replace_alu$46486.C[14] I0=rasteriCEr.rop.paramMem[13][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46486.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[14] CO=$auto$alumacc.cc:474:replace_alu$46486.C[15] I0=rasteriCEr.rop.paramMem[13][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46486.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[15] CO=$auto$alumacc.cc:474:replace_alu$46486.C[16] I0=rasteriCEr.rop.paramMem[13][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46486.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[16] CO=$auto$alumacc.cc:474:replace_alu$46486.C[17] I0=rasteriCEr.rop.paramMem[13][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46486.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[17] CO=$auto$alumacc.cc:474:replace_alu$46486.C[18] I0=rasteriCEr.rop.paramMem[13][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46486.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[18] CO=$auto$alumacc.cc:474:replace_alu$46486.C[19] I0=rasteriCEr.rop.paramMem[13][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46486.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[19] CO=$auto$alumacc.cc:474:replace_alu$46486.C[20] I0=rasteriCEr.rop.paramMem[13][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46486.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[1] CO=$auto$alumacc.cc:474:replace_alu$46486.C[2] I0=rasteriCEr.rop.paramMem[13][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46486.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[20] CO=$auto$alumacc.cc:474:replace_alu$46486.C[21] I0=rasteriCEr.rop.paramMem[13][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46486.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[21] CO=$auto$alumacc.cc:474:replace_alu$46486.C[22] I0=rasteriCEr.rop.paramMem[13][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46486.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[22] CO=$auto$alumacc.cc:474:replace_alu$46486.C[23] I0=rasteriCEr.rop.paramMem[13][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46486.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[23] CO=$auto$alumacc.cc:474:replace_alu$46486.C[24] I0=rasteriCEr.rop.paramMem[13][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46486.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[24] CO=$auto$alumacc.cc:474:replace_alu$46486.C[25] I0=rasteriCEr.rop.paramMem[13][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46486.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[25] CO=$auto$alumacc.cc:474:replace_alu$46486.C[26] I0=rasteriCEr.rop.paramMem[13][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46486.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[26] CO=$auto$alumacc.cc:474:replace_alu$46486.C[27] I0=rasteriCEr.rop.paramMem[13][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46486.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[27] CO=$auto$alumacc.cc:474:replace_alu$46486.C[28] I0=rasteriCEr.rop.paramMem[13][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46486.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[28] CO=$auto$alumacc.cc:474:replace_alu$46486.C[29] I0=rasteriCEr.rop.paramMem[13][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46486.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[29] CO=$auto$alumacc.cc:474:replace_alu$46486.C[30] I0=rasteriCEr.rop.paramMem[13][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46486.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[2] CO=$auto$alumacc.cc:474:replace_alu$46486.C[3] I0=rasteriCEr.rop.paramMem[13][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][30] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[30] I3=$auto$alumacc.cc:474:replace_alu$46486.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[30] CO=$auto$alumacc.cc:474:replace_alu$46486.C[31] I0=rasteriCEr.rop.paramMem[13][30] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[15][31] I1=rasteriCEr.rop.paramMem[13][31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46486.C[31] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46486.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[3] CO=$auto$alumacc.cc:474:replace_alu$46486.C[4] I0=rasteriCEr.rop.paramMem[13][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46486.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[4] CO=$auto$alumacc.cc:474:replace_alu$46486.C[5] I0=rasteriCEr.rop.paramMem[13][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46486.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[5] CO=$auto$alumacc.cc:474:replace_alu$46486.C[6] I0=rasteriCEr.rop.paramMem[13][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46486.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[6] CO=$auto$alumacc.cc:474:replace_alu$46486.C[7] I0=rasteriCEr.rop.paramMem[13][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46486.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[7] CO=$auto$alumacc.cc:474:replace_alu$46486.C[8] I0=rasteriCEr.rop.paramMem[13][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46486.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[8] CO=$auto$alumacc.cc:474:replace_alu$46486.C[9] I0=rasteriCEr.rop.paramMem[13][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[13][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46486.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:264$42350_DATA[31:0]$42426[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46486.C[9] CO=$auto$alumacc.cc:474:replace_alu$46486.C[10] I0=rasteriCEr.rop.paramMem[13][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46486.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:264|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][0] I2=rasteriCEr.rop.paramMem[19][0] I3=$false O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$46489.C[1] I0=rasteriCEr.rop.paramMem[18][0] I1=rasteriCEr.rop.paramMem[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][10] I2=rasteriCEr.rop.paramMem[19][10] I3=$auto$alumacc.cc:474:replace_alu$46489.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[10] CO=$auto$alumacc.cc:474:replace_alu$46489.C[11] I0=rasteriCEr.rop.paramMem[18][10] I1=rasteriCEr.rop.paramMem[19][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][11] I2=rasteriCEr.rop.paramMem[19][11] I3=$auto$alumacc.cc:474:replace_alu$46489.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[11] CO=$auto$alumacc.cc:474:replace_alu$46489.C[12] I0=rasteriCEr.rop.paramMem[18][11] I1=rasteriCEr.rop.paramMem[19][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][12] I2=rasteriCEr.rop.paramMem[19][12] I3=$auto$alumacc.cc:474:replace_alu$46489.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[12] CO=$auto$alumacc.cc:474:replace_alu$46489.C[13] I0=rasteriCEr.rop.paramMem[18][12] I1=rasteriCEr.rop.paramMem[19][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][13] I2=rasteriCEr.rop.paramMem[19][13] I3=$auto$alumacc.cc:474:replace_alu$46489.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[13] CO=$auto$alumacc.cc:474:replace_alu$46489.C[14] I0=rasteriCEr.rop.paramMem[18][13] I1=rasteriCEr.rop.paramMem[19][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][14] I2=rasteriCEr.rop.paramMem[19][14] I3=$auto$alumacc.cc:474:replace_alu$46489.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[14] CO=$auto$alumacc.cc:474:replace_alu$46489.C[15] I0=rasteriCEr.rop.paramMem[18][14] I1=rasteriCEr.rop.paramMem[19][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][15] I2=rasteriCEr.rop.paramMem[19][15] I3=$auto$alumacc.cc:474:replace_alu$46489.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[15] CO=$auto$alumacc.cc:474:replace_alu$46489.C[16] I0=rasteriCEr.rop.paramMem[18][15] I1=rasteriCEr.rop.paramMem[19][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][16] I2=rasteriCEr.rop.paramMem[19][16] I3=$auto$alumacc.cc:474:replace_alu$46489.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[16] CO=$auto$alumacc.cc:474:replace_alu$46489.C[17] I0=rasteriCEr.rop.paramMem[18][16] I1=rasteriCEr.rop.paramMem[19][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][17] I2=rasteriCEr.rop.paramMem[19][17] I3=$auto$alumacc.cc:474:replace_alu$46489.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[17] CO=$auto$alumacc.cc:474:replace_alu$46489.C[18] I0=rasteriCEr.rop.paramMem[18][17] I1=rasteriCEr.rop.paramMem[19][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][18] I2=rasteriCEr.rop.paramMem[19][18] I3=$auto$alumacc.cc:474:replace_alu$46489.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[18] CO=$auto$alumacc.cc:474:replace_alu$46489.C[19] I0=rasteriCEr.rop.paramMem[18][18] I1=rasteriCEr.rop.paramMem[19][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][19] I2=rasteriCEr.rop.paramMem[19][19] I3=$auto$alumacc.cc:474:replace_alu$46489.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[19] CO=$auto$alumacc.cc:474:replace_alu$46489.C[20] I0=rasteriCEr.rop.paramMem[18][19] I1=rasteriCEr.rop.paramMem[19][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][1] I2=rasteriCEr.rop.paramMem[19][1] I3=$auto$alumacc.cc:474:replace_alu$46489.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[1] CO=$auto$alumacc.cc:474:replace_alu$46489.C[2] I0=rasteriCEr.rop.paramMem[18][1] I1=rasteriCEr.rop.paramMem[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][20] I2=rasteriCEr.rop.paramMem[19][20] I3=$auto$alumacc.cc:474:replace_alu$46489.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[20] CO=$auto$alumacc.cc:474:replace_alu$46489.C[21] I0=rasteriCEr.rop.paramMem[18][20] I1=rasteriCEr.rop.paramMem[19][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][21] I2=rasteriCEr.rop.paramMem[19][21] I3=$auto$alumacc.cc:474:replace_alu$46489.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[21] CO=$auto$alumacc.cc:474:replace_alu$46489.C[22] I0=rasteriCEr.rop.paramMem[18][21] I1=rasteriCEr.rop.paramMem[19][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][22] I2=rasteriCEr.rop.paramMem[19][22] I3=$auto$alumacc.cc:474:replace_alu$46489.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[22] CO=$auto$alumacc.cc:474:replace_alu$46489.C[23] I0=rasteriCEr.rop.paramMem[18][22] I1=rasteriCEr.rop.paramMem[19][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][23] I2=rasteriCEr.rop.paramMem[19][23] I3=$auto$alumacc.cc:474:replace_alu$46489.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[23] CO=$auto$alumacc.cc:474:replace_alu$46489.C[24] I0=rasteriCEr.rop.paramMem[18][23] I1=rasteriCEr.rop.paramMem[19][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][24] I2=rasteriCEr.rop.paramMem[19][24] I3=$auto$alumacc.cc:474:replace_alu$46489.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[24] CO=$auto$alumacc.cc:474:replace_alu$46489.C[25] I0=rasteriCEr.rop.paramMem[18][24] I1=rasteriCEr.rop.paramMem[19][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][25] I2=rasteriCEr.rop.paramMem[19][25] I3=$auto$alumacc.cc:474:replace_alu$46489.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[25] CO=$auto$alumacc.cc:474:replace_alu$46489.C[26] I0=rasteriCEr.rop.paramMem[18][25] I1=rasteriCEr.rop.paramMem[19][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][26] I2=rasteriCEr.rop.paramMem[19][26] I3=$auto$alumacc.cc:474:replace_alu$46489.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[26] CO=$auto$alumacc.cc:474:replace_alu$46489.C[27] I0=rasteriCEr.rop.paramMem[18][26] I1=rasteriCEr.rop.paramMem[19][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][27] I2=rasteriCEr.rop.paramMem[19][27] I3=$auto$alumacc.cc:474:replace_alu$46489.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[27] CO=$auto$alumacc.cc:474:replace_alu$46489.C[28] I0=rasteriCEr.rop.paramMem[18][27] I1=rasteriCEr.rop.paramMem[19][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][28] I2=rasteriCEr.rop.paramMem[19][28] I3=$auto$alumacc.cc:474:replace_alu$46489.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[28] CO=$auto$alumacc.cc:474:replace_alu$46489.C[29] I0=rasteriCEr.rop.paramMem[18][28] I1=rasteriCEr.rop.paramMem[19][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][29] I2=rasteriCEr.rop.paramMem[19][29] I3=$auto$alumacc.cc:474:replace_alu$46489.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[29] CO=$auto$alumacc.cc:474:replace_alu$46489.C[30] I0=rasteriCEr.rop.paramMem[18][29] I1=rasteriCEr.rop.paramMem[19][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][2] I2=rasteriCEr.rop.paramMem[19][2] I3=$auto$alumacc.cc:474:replace_alu$46489.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[2] CO=$auto$alumacc.cc:474:replace_alu$46489.C[3] I0=rasteriCEr.rop.paramMem[18][2] I1=rasteriCEr.rop.paramMem[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][30] I2=rasteriCEr.rop.paramMem[19][30] I3=$auto$alumacc.cc:474:replace_alu$46489.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][3] I2=rasteriCEr.rop.paramMem[19][3] I3=$auto$alumacc.cc:474:replace_alu$46489.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[3] CO=$auto$alumacc.cc:474:replace_alu$46489.C[4] I0=rasteriCEr.rop.paramMem[18][3] I1=rasteriCEr.rop.paramMem[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][4] I2=rasteriCEr.rop.paramMem[19][4] I3=$auto$alumacc.cc:474:replace_alu$46489.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[4] CO=$auto$alumacc.cc:474:replace_alu$46489.C[5] I0=rasteriCEr.rop.paramMem[18][4] I1=rasteriCEr.rop.paramMem[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][5] I2=rasteriCEr.rop.paramMem[19][5] I3=$auto$alumacc.cc:474:replace_alu$46489.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[5] CO=$auto$alumacc.cc:474:replace_alu$46489.C[6] I0=rasteriCEr.rop.paramMem[18][5] I1=rasteriCEr.rop.paramMem[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][6] I2=rasteriCEr.rop.paramMem[19][6] I3=$auto$alumacc.cc:474:replace_alu$46489.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[6] CO=$auto$alumacc.cc:474:replace_alu$46489.C[7] I0=rasteriCEr.rop.paramMem[18][6] I1=rasteriCEr.rop.paramMem[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][7] I2=rasteriCEr.rop.paramMem[19][7] I3=$auto$alumacc.cc:474:replace_alu$46489.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[7] CO=$auto$alumacc.cc:474:replace_alu$46489.C[8] I0=rasteriCEr.rop.paramMem[18][7] I1=rasteriCEr.rop.paramMem[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][8] I2=rasteriCEr.rop.paramMem[19][8] I3=$auto$alumacc.cc:474:replace_alu$46489.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[8] CO=$auto$alumacc.cc:474:replace_alu$46489.C[9] I0=rasteriCEr.rop.paramMem[18][8] I1=rasteriCEr.rop.paramMem[19][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][9] I2=rasteriCEr.rop.paramMem[19][9] I3=$auto$alumacc.cc:474:replace_alu$46489.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:252$42345_DATA[31:0]$42411[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46489.C[9] CO=$auto$alumacc.cc:474:replace_alu$46489.C[10] I0=rasteriCEr.rop.paramMem[18][9] I1=rasteriCEr.rop.paramMem[19][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:252|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][0] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[0] I3=$true O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$46492.C[1] I0=rasteriCEr.rop.paramMem[18][0] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][10] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[10] I3=$auto$alumacc.cc:474:replace_alu$46492.C[10] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[10] CO=$auto$alumacc.cc:474:replace_alu$46492.C[11] I0=rasteriCEr.rop.paramMem[18][10] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][11] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[11] I3=$auto$alumacc.cc:474:replace_alu$46492.C[11] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[11] CO=$auto$alumacc.cc:474:replace_alu$46492.C[12] I0=rasteriCEr.rop.paramMem[18][11] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][12] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[12] I3=$auto$alumacc.cc:474:replace_alu$46492.C[12] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[12] CO=$auto$alumacc.cc:474:replace_alu$46492.C[13] I0=rasteriCEr.rop.paramMem[18][12] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][13] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[13] I3=$auto$alumacc.cc:474:replace_alu$46492.C[13] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[13] CO=$auto$alumacc.cc:474:replace_alu$46492.C[14] I0=rasteriCEr.rop.paramMem[18][13] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][14] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[14] I3=$auto$alumacc.cc:474:replace_alu$46492.C[14] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[14] CO=$auto$alumacc.cc:474:replace_alu$46492.C[15] I0=rasteriCEr.rop.paramMem[18][14] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][15] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[15] I3=$auto$alumacc.cc:474:replace_alu$46492.C[15] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[15] CO=$auto$alumacc.cc:474:replace_alu$46492.C[16] I0=rasteriCEr.rop.paramMem[18][15] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][16] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[16] I3=$auto$alumacc.cc:474:replace_alu$46492.C[16] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[16] CO=$auto$alumacc.cc:474:replace_alu$46492.C[17] I0=rasteriCEr.rop.paramMem[18][16] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][17] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[17] I3=$auto$alumacc.cc:474:replace_alu$46492.C[17] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[17] CO=$auto$alumacc.cc:474:replace_alu$46492.C[18] I0=rasteriCEr.rop.paramMem[18][17] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][18] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[18] I3=$auto$alumacc.cc:474:replace_alu$46492.C[18] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[18] CO=$auto$alumacc.cc:474:replace_alu$46492.C[19] I0=rasteriCEr.rop.paramMem[18][18] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][19] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[19] I3=$auto$alumacc.cc:474:replace_alu$46492.C[19] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[19] CO=$auto$alumacc.cc:474:replace_alu$46492.C[20] I0=rasteriCEr.rop.paramMem[18][19] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][1] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[1] I3=$auto$alumacc.cc:474:replace_alu$46492.C[1] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[1] CO=$auto$alumacc.cc:474:replace_alu$46492.C[2] I0=rasteriCEr.rop.paramMem[18][1] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][20] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[20] I3=$auto$alumacc.cc:474:replace_alu$46492.C[20] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[20] CO=$auto$alumacc.cc:474:replace_alu$46492.C[21] I0=rasteriCEr.rop.paramMem[18][20] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][21] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[21] I3=$auto$alumacc.cc:474:replace_alu$46492.C[21] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[21] CO=$auto$alumacc.cc:474:replace_alu$46492.C[22] I0=rasteriCEr.rop.paramMem[18][21] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][22] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[22] I3=$auto$alumacc.cc:474:replace_alu$46492.C[22] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[22] CO=$auto$alumacc.cc:474:replace_alu$46492.C[23] I0=rasteriCEr.rop.paramMem[18][22] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][23] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[23] I3=$auto$alumacc.cc:474:replace_alu$46492.C[23] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[23] CO=$auto$alumacc.cc:474:replace_alu$46492.C[24] I0=rasteriCEr.rop.paramMem[18][23] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][24] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[24] I3=$auto$alumacc.cc:474:replace_alu$46492.C[24] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[24] CO=$auto$alumacc.cc:474:replace_alu$46492.C[25] I0=rasteriCEr.rop.paramMem[18][24] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][25] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[25] I3=$auto$alumacc.cc:474:replace_alu$46492.C[25] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[25] CO=$auto$alumacc.cc:474:replace_alu$46492.C[26] I0=rasteriCEr.rop.paramMem[18][25] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][26] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[26] I3=$auto$alumacc.cc:474:replace_alu$46492.C[26] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[26] CO=$auto$alumacc.cc:474:replace_alu$46492.C[27] I0=rasteriCEr.rop.paramMem[18][26] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][27] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[27] I3=$auto$alumacc.cc:474:replace_alu$46492.C[27] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[27] CO=$auto$alumacc.cc:474:replace_alu$46492.C[28] I0=rasteriCEr.rop.paramMem[18][27] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][28] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[28] I3=$auto$alumacc.cc:474:replace_alu$46492.C[28] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[28] CO=$auto$alumacc.cc:474:replace_alu$46492.C[29] I0=rasteriCEr.rop.paramMem[18][28] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][29] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[29] I3=$auto$alumacc.cc:474:replace_alu$46492.C[29] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[29] CO=$auto$alumacc.cc:474:replace_alu$46492.C[30] I0=rasteriCEr.rop.paramMem[18][29] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][2] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[2] I3=$auto$alumacc.cc:474:replace_alu$46492.C[2] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[2] CO=$auto$alumacc.cc:474:replace_alu$46492.C[3] I0=rasteriCEr.rop.paramMem[18][2] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.rop.paramMem[19][30] I1=rasteriCEr.rop.paramMem[18][30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$46492.C[30] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001011001101001
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][3] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[3] I3=$auto$alumacc.cc:474:replace_alu$46492.C[3] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[3] CO=$auto$alumacc.cc:474:replace_alu$46492.C[4] I0=rasteriCEr.rop.paramMem[18][3] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][4] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[4] I3=$auto$alumacc.cc:474:replace_alu$46492.C[4] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[4] CO=$auto$alumacc.cc:474:replace_alu$46492.C[5] I0=rasteriCEr.rop.paramMem[18][4] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][5] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[5] I3=$auto$alumacc.cc:474:replace_alu$46492.C[5] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[5] CO=$auto$alumacc.cc:474:replace_alu$46492.C[6] I0=rasteriCEr.rop.paramMem[18][5] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][6] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[6] I3=$auto$alumacc.cc:474:replace_alu$46492.C[6] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[6] CO=$auto$alumacc.cc:474:replace_alu$46492.C[7] I0=rasteriCEr.rop.paramMem[18][6] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][7] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[7] I3=$auto$alumacc.cc:474:replace_alu$46492.C[7] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[7] CO=$auto$alumacc.cc:474:replace_alu$46492.C[8] I0=rasteriCEr.rop.paramMem[18][7] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][8] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[8] I3=$auto$alumacc.cc:474:replace_alu$46492.C[8] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[8] CO=$auto$alumacc.cc:474:replace_alu$46492.C[9] I0=rasteriCEr.rop.paramMem[18][8] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rasteriCEr.rop.paramMem[18][9] I2=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[9] I3=$auto$alumacc.cc:474:replace_alu$46492.C[9] O=$abc$94840$techmap\rasteriCEr.rop.$0$memwr$\paramMem$../../RasteriCEr/Rasterizer.v:265$42351_DATA[31:0]$42429[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$46492.C[9] CO=$auto$alumacc.cc:474:replace_alu$46492.C[10] I0=rasteriCEr.rop.paramMem[18][9] I1=$abc$94840$auto$alumacc.cc:474:replace_alu$46492.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:265|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$51445.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$51442[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$51443[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$51442[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$51443[3] I3=$auto$maccmap.cc:240:synth$51445.C[4] O=$auto$maccmap.cc:245:synth$51446[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$51445.C[4] CO=$auto$maccmap.cc:240:synth$51445.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$51442[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$51443[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$51442[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$51443[4] I3=$auto$maccmap.cc:240:synth$51445.C[5] O=$auto$maccmap.cc:245:synth$51446[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$51445.C[5] CO=$auto$maccmap.cc:240:synth$51445.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$51442[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$51443[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$51442[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$51443[5] I3=$auto$maccmap.cc:240:synth$51445.C[6] O=$auto$maccmap.cc:245:synth$51446[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$51445.C[6] CO=$auto$maccmap.cc:240:synth$51445.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$51442[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$51443[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$53993.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$53990[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$53991[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$53990[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$53991[2] I3=$auto$maccmap.cc:240:synth$53993.C[3] O=$auto$maccmap.cc:245:synth$53994[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$53993.C[3] CO=$auto$maccmap.cc:240:synth$53993.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$53990[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$53991[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$53990[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$53991[3] I3=$auto$maccmap.cc:240:synth$53993.C[4] O=$auto$maccmap.cc:245:synth$53994[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$53993.C[4] CO=$auto$maccmap.cc:240:synth$53993.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$53990[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$53991[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$53990[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$53991[4] I3=$auto$maccmap.cc:240:synth$53993.C[5] O=$auto$maccmap.cc:245:synth$53994[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$53993.C[5] CO=$auto$maccmap.cc:240:synth$53993.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$53990[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$53991[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$53990[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$53991[5] I3=$auto$maccmap.cc:240:synth$53993.C[6] O=$auto$maccmap.cc:245:synth$53994[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$53993.C[6] CO=$auto$maccmap.cc:240:synth$53993.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$53990[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$53991[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6392__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11] I3=$auto$maccmap.cc:240:synth$53993.C[7] O=$auto$maccmap.cc:245:synth$53994[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58440.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58437[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58438[2] I3=$auto$maccmap.cc:240:synth$58440.C[3] O=$auto$maccmap.cc:245:synth$58441[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58440.C[3] CO=$auto$maccmap.cc:240:synth$58440.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58437[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58438[3] I3=$auto$maccmap.cc:240:synth$58440.C[4] O=$auto$maccmap.cc:245:synth$58441[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58440.C[4] CO=$auto$maccmap.cc:240:synth$58440.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58437[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58438[4] I3=$auto$maccmap.cc:240:synth$58440.C[5] O=$auto$maccmap.cc:245:synth$58441[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58440.C[5] CO=$auto$maccmap.cc:240:synth$58440.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58437[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58438[5] I3=$auto$maccmap.cc:240:synth$58440.C[6] O=$auto$maccmap.cc:245:synth$58441[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58440.C[6] CO=$auto$maccmap.cc:240:synth$58440.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58437[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58438[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6423__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$auto$maccmap.cc:240:synth$58440.C[7] O=$auto$maccmap.cc:245:synth$58441[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58458.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58455[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58456[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58455[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58456[2] I3=$auto$maccmap.cc:240:synth$58458.C[3] O=$auto$maccmap.cc:245:synth$58459[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58458.C[3] CO=$auto$maccmap.cc:240:synth$58458.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58455[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58456[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58455[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58456[3] I3=$auto$maccmap.cc:240:synth$58458.C[4] O=$auto$maccmap.cc:245:synth$58459[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58458.C[4] CO=$auto$maccmap.cc:240:synth$58458.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58455[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58456[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58455[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58456[4] I3=$auto$maccmap.cc:240:synth$58458.C[5] O=$auto$maccmap.cc:245:synth$58459[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58458.C[5] CO=$auto$maccmap.cc:240:synth$58458.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58455[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58456[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58455[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58456[5] I3=$auto$maccmap.cc:240:synth$58458.C[6] O=$auto$maccmap.cc:245:synth$58459[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58458.C[6] CO=$auto$maccmap.cc:240:synth$58458.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58455[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58456[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6031__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$auto$maccmap.cc:240:synth$58458.C[7] O=$auto$maccmap.cc:245:synth$58459[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58514.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58511[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58512[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58511[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58512[3] I3=$auto$maccmap.cc:240:synth$58514.C[4] O=$auto$maccmap.cc:245:synth$58515[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58514.C[4] CO=$auto$maccmap.cc:240:synth$58514.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58511[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58512[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58511[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58512[4] I3=$auto$maccmap.cc:240:synth$58514.C[5] O=$auto$maccmap.cc:245:synth$58515[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58514.C[5] CO=$auto$maccmap.cc:240:synth$58514.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58511[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58512[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58508[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58512[5] I3=$auto$maccmap.cc:240:synth$58514.C[6] O=$auto$maccmap.cc:245:synth$58515[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58514.C[6] CO=$auto$maccmap.cc:240:synth$58514.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58508[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58512[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58532.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58529[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58530[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58529[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58530[2] I3=$auto$maccmap.cc:240:synth$58532.C[3] O=$auto$maccmap.cc:245:synth$58533[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58532.C[3] CO=$auto$maccmap.cc:240:synth$58532.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58529[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58530[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58529[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58530[3] I3=$auto$maccmap.cc:240:synth$58532.C[4] O=$auto$maccmap.cc:245:synth$58533[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58532.C[4] CO=$auto$maccmap.cc:240:synth$58532.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58529[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58530[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58529[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58530[4] I3=$auto$maccmap.cc:240:synth$58532.C[5] O=$auto$maccmap.cc:245:synth$58533[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58532.C[5] CO=$auto$maccmap.cc:240:synth$58532.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58529[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58530[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58529[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58530[5] I3=$auto$maccmap.cc:240:synth$58532.C[6] O=$auto$maccmap.cc:245:synth$58533[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58532.C[6] CO=$auto$maccmap.cc:240:synth$58532.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58529[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58530[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6046__new_ I1=$abc$98542$abc$94840$new_n6499__new_ I2=$false I3=$auto$maccmap.cc:240:synth$58532.C[7] O=$auto$maccmap.cc:245:synth$58533[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58577.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[2] CO=$auto$maccmap.cc:240:synth$58577.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[3] CO=$auto$maccmap.cc:240:synth$58577.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58574[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58575[3] I3=$auto$maccmap.cc:240:synth$58577.C[4] O=$auto$maccmap.cc:245:synth$58578[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[4] CO=$auto$maccmap.cc:240:synth$58577.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58574[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58575[4] I3=$auto$maccmap.cc:240:synth$58577.C[5] O=$auto$maccmap.cc:245:synth$58578[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[5] CO=$auto$maccmap.cc:240:synth$58577.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58574[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58575[5] I3=$auto$maccmap.cc:240:synth$58577.C[6] O=$auto$maccmap.cc:245:synth$58578[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[6] CO=$auto$maccmap.cc:240:synth$58577.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58574[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58575[6] I3=$auto$maccmap.cc:240:synth$58577.C[7] O=$auto$maccmap.cc:245:synth$58578[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58577.C[7] CO=$auto$maccmap.cc:240:synth$58577.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58574[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58575[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[7] I2=$false I3=$auto$maccmap.cc:240:synth$58577.C[8] O=$auto$maccmap.cc:245:synth$58578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58595.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58592[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58593[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58592[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58593[2] I3=$auto$maccmap.cc:240:synth$58595.C[3] O=$auto$maccmap.cc:245:synth$58596[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58595.C[3] CO=$auto$maccmap.cc:240:synth$58595.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58592[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58593[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58592[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58593[3] I3=$auto$maccmap.cc:240:synth$58595.C[4] O=$auto$maccmap.cc:245:synth$58596[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58595.C[4] CO=$auto$maccmap.cc:240:synth$58595.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58592[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58593[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58592[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58593[4] I3=$auto$maccmap.cc:240:synth$58595.C[5] O=$auto$maccmap.cc:245:synth$58596[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58595.C[5] CO=$auto$maccmap.cc:240:synth$58595.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58592[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58593[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58592[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58593[5] I3=$auto$maccmap.cc:240:synth$58595.C[6] O=$auto$maccmap.cc:245:synth$58596[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58595.C[6] CO=$auto$maccmap.cc:240:synth$58595.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58592[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58593[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6059__new_inv_ I1=$abc$98542$abc$94840$new_n6580__new_inv_ I2=$false I3=$auto$maccmap.cc:240:synth$58595.C[7] O=$auto$maccmap.cc:245:synth$58596[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58613.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58610[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58611[2] I3=$auto$maccmap.cc:240:synth$58613.C[3] O=$auto$maccmap.cc:245:synth$58614[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58613.C[3] CO=$auto$maccmap.cc:240:synth$58613.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58610[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58611[3] I3=$auto$maccmap.cc:240:synth$58613.C[4] O=$auto$maccmap.cc:245:synth$58614[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58613.C[4] CO=$auto$maccmap.cc:240:synth$58613.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58610[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58611[4] I3=$auto$maccmap.cc:240:synth$58613.C[5] O=$auto$maccmap.cc:245:synth$58614[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58613.C[5] CO=$auto$maccmap.cc:240:synth$58613.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58610[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58611[5] I3=$auto$maccmap.cc:240:synth$58613.C[6] O=$auto$maccmap.cc:245:synth$58614[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58613.C[6] CO=$auto$maccmap.cc:240:synth$58613.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58610[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58611[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] I1=$abc$98542$abc$94840$new_n6628__new_inv_ I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] I3=$auto$maccmap.cc:240:synth$58613.C[7] O=$auto$maccmap.cc:245:synth$58614[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58631.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58628[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58629[2] I3=$auto$maccmap.cc:240:synth$58631.C[3] O=$auto$maccmap.cc:245:synth$58632[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58631.C[3] CO=$auto$maccmap.cc:240:synth$58631.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58628[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58629[3] I3=$auto$maccmap.cc:240:synth$58631.C[4] O=$auto$maccmap.cc:245:synth$58632[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58631.C[4] CO=$auto$maccmap.cc:240:synth$58631.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58628[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58629[4] I3=$auto$maccmap.cc:240:synth$58631.C[5] O=$auto$maccmap.cc:245:synth$58632[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58631.C[5] CO=$auto$maccmap.cc:240:synth$58631.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58628[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58629[5] I3=$auto$maccmap.cc:240:synth$58631.C[6] O=$auto$maccmap.cc:245:synth$58632[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58631.C[6] CO=$auto$maccmap.cc:240:synth$58631.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58628[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58629[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6703__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] I3=$auto$maccmap.cc:240:synth$58631.C[7] O=$auto$maccmap.cc:245:synth$58632[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58638.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[2] CO=$auto$maccmap.cc:240:synth$58638.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[3] CO=$auto$maccmap.cc:240:synth$58638.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58635[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58636[3] I3=$auto$maccmap.cc:240:synth$58638.C[4] O=$auto$maccmap.cc:245:synth$58639[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[4] CO=$auto$maccmap.cc:240:synth$58638.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58635[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58636[4] I3=$auto$maccmap.cc:240:synth$58638.C[5] O=$auto$maccmap.cc:245:synth$58639[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[5] CO=$auto$maccmap.cc:240:synth$58638.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58635[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58636[5] I3=$auto$maccmap.cc:240:synth$58638.C[6] O=$auto$maccmap.cc:245:synth$58639[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[6] CO=$auto$maccmap.cc:240:synth$58638.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58635[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58636[6] I3=$auto$maccmap.cc:240:synth$58638.C[7] O=$auto$maccmap.cc:245:synth$58639[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58638.C[7] CO=$auto$maccmap.cc:240:synth$58638.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58635[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58636[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[7] I2=$false I3=$auto$maccmap.cc:240:synth$58638.C[8] O=$auto$maccmap.cc:245:synth$58639[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58656.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58653[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58654[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58653[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58654[3] I3=$auto$maccmap.cc:240:synth$58656.C[4] O=$auto$maccmap.cc:245:synth$58657[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58656.C[4] CO=$auto$maccmap.cc:240:synth$58656.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58653[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58654[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58653[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58654[4] I3=$auto$maccmap.cc:240:synth$58656.C[5] O=$auto$maccmap.cc:245:synth$58657[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58656.C[5] CO=$auto$maccmap.cc:240:synth$58656.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58653[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58654[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58650[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58654[5] I3=$auto$maccmap.cc:240:synth$58656.C[6] O=$auto$maccmap.cc:245:synth$58657[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58656.C[6] CO=$auto$maccmap.cc:240:synth$58656.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58650[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58654[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58663.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[2] CO=$auto$maccmap.cc:240:synth$58663.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[3] CO=$auto$maccmap.cc:240:synth$58663.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58660[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58661[3] I3=$auto$maccmap.cc:240:synth$58663.C[4] O=$auto$maccmap.cc:245:synth$58664[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[4] CO=$auto$maccmap.cc:240:synth$58663.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58660[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58661[4] I3=$auto$maccmap.cc:240:synth$58663.C[5] O=$auto$maccmap.cc:245:synth$58664[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[5] CO=$auto$maccmap.cc:240:synth$58663.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58660[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58661[5] I3=$auto$maccmap.cc:240:synth$58663.C[6] O=$auto$maccmap.cc:245:synth$58664[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[6] CO=$auto$maccmap.cc:240:synth$58663.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58660[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58661[6] I3=$auto$maccmap.cc:240:synth$58663.C[7] O=$auto$maccmap.cc:245:synth$58664[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58663.C[7] CO=$auto$maccmap.cc:240:synth$58663.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58660[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58661[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[7] I2=$false I3=$auto$maccmap.cc:240:synth$58663.C[8] O=$auto$maccmap.cc:245:synth$58664[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58681.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58678[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58679[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58678[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58679[3] I3=$auto$maccmap.cc:240:synth$58681.C[4] O=$auto$maccmap.cc:245:synth$58682[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58681.C[4] CO=$auto$maccmap.cc:240:synth$58681.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58678[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58679[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58678[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58679[4] I3=$auto$maccmap.cc:240:synth$58681.C[5] O=$auto$maccmap.cc:245:synth$58682[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58681.C[5] CO=$auto$maccmap.cc:240:synth$58681.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58678[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58679[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58675[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58679[5] I3=$auto$maccmap.cc:240:synth$58681.C[6] O=$auto$maccmap.cc:245:synth$58682[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58681.C[6] CO=$auto$maccmap.cc:240:synth$58681.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58675[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58679[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58730.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[2] CO=$auto$maccmap.cc:240:synth$58730.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[3] CO=$auto$maccmap.cc:240:synth$58730.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58727[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58728[3] I3=$auto$maccmap.cc:240:synth$58730.C[4] O=$auto$maccmap.cc:245:synth$58731[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[4] CO=$auto$maccmap.cc:240:synth$58730.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58727[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58728[4] I3=$auto$maccmap.cc:240:synth$58730.C[5] O=$auto$maccmap.cc:245:synth$58731[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[5] CO=$auto$maccmap.cc:240:synth$58730.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58727[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58728[5] I3=$auto$maccmap.cc:240:synth$58730.C[6] O=$auto$maccmap.cc:245:synth$58731[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[6] CO=$auto$maccmap.cc:240:synth$58730.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58727[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58728[6] I3=$auto$maccmap.cc:240:synth$58730.C[7] O=$auto$maccmap.cc:245:synth$58731[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58730.C[7] CO=$auto$maccmap.cc:240:synth$58730.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58727[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58728[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[7] I2=$false I3=$auto$maccmap.cc:240:synth$58730.C[8] O=$auto$maccmap.cc:245:synth$58731[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58737.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[2] CO=$auto$maccmap.cc:240:synth$58737.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[3] CO=$auto$maccmap.cc:240:synth$58737.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58734[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58735[3] I3=$auto$maccmap.cc:240:synth$58737.C[4] O=$auto$maccmap.cc:245:synth$58738[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[4] CO=$auto$maccmap.cc:240:synth$58737.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58734[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58735[4] I3=$auto$maccmap.cc:240:synth$58737.C[5] O=$auto$maccmap.cc:245:synth$58738[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[5] CO=$auto$maccmap.cc:240:synth$58737.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58734[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58735[5] I3=$auto$maccmap.cc:240:synth$58737.C[6] O=$auto$maccmap.cc:245:synth$58738[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[6] CO=$auto$maccmap.cc:240:synth$58737.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58734[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58735[6] I3=$auto$maccmap.cc:240:synth$58737.C[7] O=$auto$maccmap.cc:245:synth$58738[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58737.C[7] CO=$auto$maccmap.cc:240:synth$58737.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58734[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58735[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[7] I2=$false I3=$auto$maccmap.cc:240:synth$58737.C[8] O=$auto$maccmap.cc:245:synth$58738[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58755.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58752[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58753[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58752[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58753[2] I3=$auto$maccmap.cc:240:synth$58755.C[3] O=$auto$maccmap.cc:245:synth$58756[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58755.C[3] CO=$auto$maccmap.cc:240:synth$58755.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58752[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58753[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58752[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58753[3] I3=$auto$maccmap.cc:240:synth$58755.C[4] O=$auto$maccmap.cc:245:synth$58756[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58755.C[4] CO=$auto$maccmap.cc:240:synth$58755.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58752[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58753[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58752[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58753[4] I3=$auto$maccmap.cc:240:synth$58755.C[5] O=$auto$maccmap.cc:245:synth$58756[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58755.C[5] CO=$auto$maccmap.cc:240:synth$58755.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58752[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58753[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58752[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58753[5] I3=$auto$maccmap.cc:240:synth$58755.C[6] O=$auto$maccmap.cc:245:synth$58756[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58755.C[6] CO=$auto$maccmap.cc:240:synth$58755.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58752[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58753[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6657__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15] I3=$auto$maccmap.cc:240:synth$58755.C[7] O=$auto$maccmap.cc:245:synth$58756[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58762.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[2] CO=$auto$maccmap.cc:240:synth$58762.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[3] CO=$auto$maccmap.cc:240:synth$58762.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58759[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58760[3] I3=$auto$maccmap.cc:240:synth$58762.C[4] O=$auto$maccmap.cc:245:synth$58763[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[4] CO=$auto$maccmap.cc:240:synth$58762.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58759[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58760[4] I3=$auto$maccmap.cc:240:synth$58762.C[5] O=$auto$maccmap.cc:245:synth$58763[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[5] CO=$auto$maccmap.cc:240:synth$58762.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58759[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58760[5] I3=$auto$maccmap.cc:240:synth$58762.C[6] O=$auto$maccmap.cc:245:synth$58763[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[6] CO=$auto$maccmap.cc:240:synth$58762.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58759[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58760[6] I3=$auto$maccmap.cc:240:synth$58762.C[7] O=$auto$maccmap.cc:245:synth$58763[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58762.C[7] CO=$auto$maccmap.cc:240:synth$58762.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58759[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58760[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[7] I2=$false I3=$auto$maccmap.cc:240:synth$58762.C[8] O=$auto$maccmap.cc:245:synth$58763[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58783.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58780[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58781[2] I3=$auto$maccmap.cc:240:synth$58783.C[3] O=$auto$maccmap.cc:245:synth$58784[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58783.C[3] CO=$auto$maccmap.cc:240:synth$58783.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58780[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58781[3] I3=$auto$maccmap.cc:240:synth$58783.C[4] O=$auto$maccmap.cc:245:synth$58784[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58783.C[4] CO=$auto$maccmap.cc:240:synth$58783.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58780[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58781[4] I3=$auto$maccmap.cc:240:synth$58783.C[5] O=$auto$maccmap.cc:245:synth$58784[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58783.C[5] CO=$auto$maccmap.cc:240:synth$58783.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58780[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58781[5] I3=$auto$maccmap.cc:240:synth$58783.C[6] O=$auto$maccmap.cc:245:synth$58784[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58783.C[6] CO=$auto$maccmap.cc:240:synth$58783.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58780[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58781[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6750__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3] I3=$auto$maccmap.cc:240:synth$58783.C[7] O=$auto$maccmap.cc:245:synth$58784[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58801.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58798[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58799[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58798[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58799[2] I3=$auto$maccmap.cc:240:synth$58801.C[3] O=$auto$maccmap.cc:245:synth$58802[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58801.C[3] CO=$auto$maccmap.cc:240:synth$58801.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58798[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58799[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58798[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58799[3] I3=$auto$maccmap.cc:240:synth$58801.C[4] O=$auto$maccmap.cc:245:synth$58802[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58801.C[4] CO=$auto$maccmap.cc:240:synth$58801.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58798[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58799[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58798[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58799[4] I3=$auto$maccmap.cc:240:synth$58801.C[5] O=$auto$maccmap.cc:245:synth$58802[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58801.C[5] CO=$auto$maccmap.cc:240:synth$58801.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58798[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58799[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58798[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58799[5] I3=$auto$maccmap.cc:240:synth$58801.C[6] O=$auto$maccmap.cc:245:synth$58802[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58801.C[6] CO=$auto$maccmap.cc:240:synth$58801.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58798[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58799[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6801__new_inv_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] I2=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7] I3=$auto$maccmap.cc:240:synth$58801.C[7] O=$auto$maccmap.cc:245:synth$58802[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$58808.C[2] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[1] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[2] CO=$auto$maccmap.cc:240:synth$58808.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[3] CO=$auto$maccmap.cc:240:synth$58808.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58805[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58806[3] I3=$auto$maccmap.cc:240:synth$58808.C[4] O=$auto$maccmap.cc:245:synth$58809[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[4] CO=$auto$maccmap.cc:240:synth$58808.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58805[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58806[4] I3=$auto$maccmap.cc:240:synth$58808.C[5] O=$auto$maccmap.cc:245:synth$58809[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[5] CO=$auto$maccmap.cc:240:synth$58808.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58805[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58806[5] I3=$auto$maccmap.cc:240:synth$58808.C[6] O=$auto$maccmap.cc:245:synth$58809[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[6] CO=$auto$maccmap.cc:240:synth$58808.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$58805[7] I2=$abc$94840$auto$maccmap.cc:112:fulladd$58806[6] I3=$auto$maccmap.cc:240:synth$58808.C[7] O=$auto$maccmap.cc:245:synth$58809[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$58808.C[7] CO=$auto$maccmap.cc:240:synth$58808.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$58805[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$58806[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[7] I1=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[7] I2=$false I3=$auto$maccmap.cc:240:synth$58808.C[8] O=$auto$maccmap.cc:245:synth$58809[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001000
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$62009.C[3] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[2] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62006[3] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62007[2] I3=$auto$maccmap.cc:240:synth$62009.C[3] O=$auto$maccmap.cc:245:synth$62010[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62009.C[3] CO=$auto$maccmap.cc:240:synth$62009.C[4] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[3] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62006[4] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62007[3] I3=$auto$maccmap.cc:240:synth$62009.C[4] O=$auto$maccmap.cc:245:synth$62010[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62009.C[4] CO=$auto$maccmap.cc:240:synth$62009.C[5] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[4] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62006[5] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62007[4] I3=$auto$maccmap.cc:240:synth$62009.C[5] O=$auto$maccmap.cc:245:synth$62010[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62009.C[5] CO=$auto$maccmap.cc:240:synth$62009.C[6] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[5] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62006[6] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62007[5] I3=$auto$maccmap.cc:240:synth$62009.C[6] O=$auto$maccmap.cc:245:synth$62010[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62009.C[6] CO=$auto$maccmap.cc:240:synth$62009.C[7] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62006[6] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62007[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6862__new_ I1=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] I2=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] I3=$auto$maccmap.cc:240:synth$62009.C[7] O=$auto$maccmap.cc:245:synth$62010[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111110000000
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[10] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62099[9] I3=$auto$maccmap.cc:240:synth$62101.C[10] O=rasteriCEr.rop.fbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62101.C[10] CO=$auto$maccmap.cc:240:synth$62101.C[11] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[10] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[11] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62099[10] I3=$auto$maccmap.cc:240:synth$62101.C[11] O=rasteriCEr.rop.fbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62101.C[11] CO=$auto$maccmap.cc:240:synth$62101.C[12] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[11] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[12] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62099[11] I3=$auto$maccmap.cc:240:synth$62101.C[12] O=rasteriCEr.rop.fbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62101.C[12] CO=$auto$maccmap.cc:240:synth$62101.C[13] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[12] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$abc$98542$abc$94840$new_n6936__new_ I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[13] I2=$abc$98542$abc$94840$new_n6946__new_inv_ I3=$auto$maccmap.cc:240:synth$62101.C[13] O=rasteriCEr.rop.fbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001001101101100
.gate SB_CARRY CI=$false CO=$auto$maccmap.cc:240:synth$62101.C[8] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[7] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[8] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62099[7] I3=$auto$maccmap.cc:240:synth$62101.C[8] O=rasteriCEr.rop.fbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62101.C[8] CO=$auto$maccmap.cc:240:synth$62101.C[9] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[8] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$94840$auto$maccmap.cc:111:fulladd$62098[9] I2=$abc$94840$auto$maccmap.cc:112:fulladd$62099[8] I3=$auto$maccmap.cc:240:synth$62101.C[9] O=rasteriCEr.rop.fbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:53|/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$maccmap.cc:240:synth$62101.C[9] CO=$auto$maccmap.cc:240:synth$62101.C[10] I0=$abc$94840$auto$maccmap.cc:111:fulladd$62098[9] I1=$abc$94840$auto$maccmap.cc:112:fulladd$62099[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=resetn_in Q=resetn
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:161|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial_tft_mux Q=display_mux_reg
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$rtlil.cc:1832:Not$46250 Q=serial2axis.serial_cts
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:74|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=clk D=$abc$94840$techmap$techmap\serial2axis.$procmux$43732.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$75237 Q=serial2axis.fifoReadEnable S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.axisData[31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75261 Q=serial2axis.m_axis_tdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\serial2axis.$procmux$43771.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$75854 Q=serial2axis.m_axis_tvalid R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[0] Q=rasteriCEr.rop.edgeWalkingState[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[1] Q=rasteriCEr.rop.edgeWalkingState[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[2] Q=rasteriCEr.rop.edgeWalkingState[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[3] Q=rasteriCEr.rop.edgeWalkingState[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46718[4] Q=rasteriCEr.rop.edgeWalkingState[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75967 Q=lcd.pixelCount[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[10] S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[11] S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[12] S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[13] S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[14] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\lcd.$procmux$45610_Y[15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$75906 Q=lcd.pixelCount[15] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45566.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.memWr
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45576.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76679 Q=lcd.enableSck R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52081_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52082_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52083_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52084_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52085_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52086_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52087_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52088_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52089_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52090_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52091_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52092_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52093_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45596.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$52094_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76675 Q=lcd.streamAddr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51958_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51959_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51960_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51961_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51962_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51963_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45615.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51964_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$76969 Q=lcd.serCount[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45630.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51795_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960 Q=lcd.stateSerializer[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45630.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51796_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960 Q=lcd.stateSerializer[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960 Q=lcd.stateSerializer[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76960 Q=lcd.stateSerializer[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45650.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51075_Y Q=lcd.serializerCacheEmpty R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=lcd.serializerCache[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[10] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[11] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[12] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[13] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[14] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=lcd.serializerCache[15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77144 Q=lcd.serializerCacheWorking[15] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45672.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51843_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76666 Q=lcd.stateAxis[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76666 Q=lcd.stateAxis[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76666 Q=lcd.stateAxis[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76666 Q=lcd.stateAxis[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=lcd.mem.readData[15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77574 Q=lcd.serializerCache[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45685.$and$/usr/local/bin/../share/yosys/techmap.v:434$51794_Y[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77863 Q=lcd.stateBufferReq[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45685.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51796_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77863 Q=lcd.stateBufferReq[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77863 Q=lcd.stateBufferReq[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77863 Q=lcd.stateBufferReq[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\lcd.$0\s_axis_tready[0:0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$77914 Q=lcd.s_axis_tready
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\lcd.$procmux$45702.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$76679 Q=lcd.mosi R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:122|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial_mosi E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 Q=serial2axis.spiSlave.r_RX_Byte[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=serial_sck D=serial_mosi Q=serial2axis.spiSlave.r_Temp_RX_Byte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[0] Q=serial2axis.spiSlave.r_Temp_RX_Byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[1] Q=serial2axis.spiSlave.r_Temp_RX_Byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[2] Q=serial2axis.spiSlave.r_Temp_RX_Byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[3] Q=serial2axis.spiSlave.r_Temp_RX_Byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[4] Q=serial2axis.spiSlave.r_Temp_RX_Byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=serial_sck D=serial2axis.spiSlave.r_Temp_RX_Byte[5] Q=serial2axis.spiSlave.r_Temp_RX_Byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$auto$simplemap.cc:309:simplemap_lut$73503[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78005 Q=serial2axis.sfifoInst.wr_addr[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[10] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[11] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77975 Q=serial2axis.sfifoInst.wr_addr[12] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[0] Q=serial2axis.sfifoInst.o_fill[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[1] Q=serial2axis.sfifoInst.o_fill[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[2] Q=serial2axis.sfifoInst.o_fill[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[3] Q=serial2axis.sfifoInst.o_fill[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[4] Q=serial2axis.sfifoInst.o_fill[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[5] Q=serial2axis.sfifoInst.o_fill[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[6] Q=serial2axis.sfifoInst.o_fill[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[7] Q=serial2axis.sfifoInst.o_fill[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[8] Q=serial2axis.sfifoInst.o_fill[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[9] Q=serial2axis.sfifoInst.o_fill[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[10] Q=serial2axis.sfifoInst.o_fill[10] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[11] Q=serial2axis.sfifoInst.o_fill[11] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43682.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$52501_Y[12] Q=serial2axis.sfifoInst.o_fill[12] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$94840$techmap$techmap\serial2axis.sfifoInst.$procmux$43675.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51075_Y Q=serial2axis.sfifoInst.r_full R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] Q=serial2axis.sfifoInst.rd_addr[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[10] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[11] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:455:run$46130[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78108 Q=serial2axis.sfifoInst.rd_addr[12] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:117|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$ice40_ffinit.cc:140:execute$94592 E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78216 Q=$abc$94840$auto$ice40_ffinit.cc:141:execute$94593
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:130|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$94840$techmap\serial2axis.sfifoInst.$procmux$43641_Y Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_valid R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:174|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[0] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[1] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[2] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[3] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[4] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[5] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[6] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=serial2axis.spiSlave.o_RX_Byte[7] Q=serial2axis.sfifoInst.REGISTERED_READ.bypass_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:56|../../3rdParty/sfifo.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[0] Q=rasteriCEr.commandParser.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[1] Q=rasteriCEr.commandParser.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[2] Q=rasteriCEr.commandParser.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[3] Q=rasteriCEr.commandParser.state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46586[4] Q=rasteriCEr.commandParser.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.colorBuffer.$procmux$43779.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53059_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78225 Q=rasteriCEr.colorBuffer.fbWr R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70124 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70128 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70132 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70136 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70140 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70144 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70148 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70152 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70156 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70160 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70164 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70168 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70172 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$70176 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78249 Q=rasteriCEr.colorBuffer.counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rasteriCEr.commandParser.colorBufferApply E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78500 Q=rasteriCEr.colorBuffer.commandRunning R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\rasteriCEr.colorBuffer.$procmux$43852_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78500 Q=rasteriCEr.colorBuffer.applied S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$auto$simplemap.cc:256:simplemap_eqne$53090 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78541 Q=rasteriCEr.colorBuffer.m_axis_tlast R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.colorBuffer.$procmux$43872.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78545 Q=rasteriCEr.colorBuffer.m_axis_tvalid R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.depthBuffer.$procmux$43779.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53059_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78554 Q=rasteriCEr.depthBuffer.fbWr R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69806 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69810 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69814 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69818 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69822 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69826 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69830 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69834 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69838 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69842 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69846 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69850 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69854 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$simplemap.cc:127:simplemap_reduce$69858 E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78578 Q=rasteriCEr.depthBuffer.counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rasteriCEr.commandParser.depthBufferApply E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78829 Q=rasteriCEr.depthBuffer.commandRunning R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$94840$techmap\rasteriCEr.depthBuffer.$procmux$43852_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78829 Q=rasteriCEr.depthBuffer.applied S=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:139|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78847 Q=rasteriCEr.rop.paramMem[0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$78975 Q=rasteriCEr.texCache.memWriteAddr[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[8] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[9] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[10] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[11] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[12] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.texCache.$procmux$43879_Y[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$78943 Q=rasteriCEr.texCache.memWriteAddr[13] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:118|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[0] Q=rasteriCEr.colorBuffer.stateTileControl[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[1] Q=rasteriCEr.colorBuffer.stateTileControl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46537[2] Q=rasteriCEr.colorBuffer.stateTileControl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46584 Q=rasteriCEr.colorBuffer.stateTileControl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79114 Q=rasteriCEr.commandParser.Copy16.lsp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial2axis.m_axis_tvalid E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.wlsp R=rasteriCEr.commandParser.wlsp
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43260.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$54634_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$79634 Q=rasteriCEr.commandParser.fbControlState[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$false E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$79634 Q=rasteriCEr.commandParser.fbControlState[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53035_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53036_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53037_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53038_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53039_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53040_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53041_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53042_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53043_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53044_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53045_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53046_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53047_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43279.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$53048_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79667 Q=rasteriCEr.commandParser.streamCounter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$0\m_texture_axis_tdata[15:0][15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$79630 Q=rasteriCEr.commandParser.m_texture_axis_tdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43374.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$80222 Q=rasteriCEr.commandParser.m_texture_axis_tlast R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43393.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$80222 Q=rasteriCEr.commandParser.m_texture_axis_tvalid R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[14] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$80267 Q=rasteriCEr.commandParser.m_rasterizer_axis_tdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43421.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81296 Q=rasteriCEr.commandParser.m_rasterizer_axis_tlast R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43432.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81296 Q=rasteriCEr.commandParser.m_rasterizer_axis_tvalid R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355 Q=rasteriCEr.commandParser.confTextureMode[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355 Q=rasteriCEr.commandParser.confTextureMode[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355 Q=rasteriCEr.commandParser.confTextureMode[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81355 Q=rasteriCEr.commandParser.confTextureMode[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81547 Q=rasteriCEr.commandParser.depthBufferCmdMemset
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81547 Q=rasteriCEr.commandParser.depthBufferCmdCommit
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81651 Q=rasteriCEr.commandParser.depthBufferApply R=$abc$94840$auto$simplemap.cc:250:simplemap_eqne$81610[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81547 Q=rasteriCEr.commandParser.colorBufferCmdMemset
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81547 Q=rasteriCEr.commandParser.colorBufferCmdCommit
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81651 Q=rasteriCEr.commandParser.colorBufferApply R=$abc$94840$auto$simplemap.cc:250:simplemap_eqne$81610[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap\rasteriCEr.commandParser.$procmux$43564_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81853 Q=rasteriCEr.commandParser.apply R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.commandParser.$procmux$43571.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$54229_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81859 Q=rasteriCEr.commandParser.s_cmd_axis_tready R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:129|../../RasteriCEr/CommandParser.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[0] Q=rasteriCEr.depthBuffer.stateTileControl[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[1] Q=rasteriCEr.depthBuffer.stateTileControl[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46669[2] Q=rasteriCEr.depthBuffer.stateTileControl[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46716 Q=rasteriCEr.depthBuffer.stateTileControl[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[0] Q=serial2axis.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[2] Q=serial2axis.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[3] Q=serial2axis.state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[4] Q=serial2axis.state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46902[5] Q=serial2axis.state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[0] Q=rasteriCEr.rop.rasterizerState[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:118:implement_pattern_cache$46874 Q=rasteriCEr.rop.rasterizerState[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[2] Q=rasteriCEr.rop.rasterizerState[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$fsm_map.cc:170:map_fsm$46861[3] Q=rasteriCEr.rop.rasterizerState[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45291.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.edgeWalkingDirection
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45323.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.edgeWalkTryOtherside
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921 Q=rasteriCEr.rop.paramIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921 Q=rasteriCEr.rop.paramIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921 Q=rasteriCEr.rop.paramIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921 Q=rasteriCEr.rop.paramIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45421.$and$/usr/local/bin/../share/yosys/techmap.v:434$57689_Y[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81921 Q=rasteriCEr.rop.paramIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57641_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57642_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57643_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57644_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57645_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57646_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57647_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57648_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57649_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45463.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57650_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57582_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.fbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57583_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57584_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57585_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57586_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57587_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57588_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57589_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45482.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$57590_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$81883 Q=rasteriCEr.rop.x[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[12][31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[13][31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][15] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[18][30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][16] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][17] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][18] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][19] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][20] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][21] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][22] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][23] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][24] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][25] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][26] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][27] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][28] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][29] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][30] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.paramMem[0][31] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.x[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.x[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.x[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[8] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[9] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[10] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[11] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[12] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.fbIndex[13] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$82389 Q=rasteriCEr.rop.m_axis_tdata[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45521.$and$/usr/local/bin/../share/yosys/techmap.v:434$51076_Y E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$84951 Q=rasteriCEr.rop.m_axis_tvalid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$94840$techmap$techmap\rasteriCEr.rop.$procmux$45536.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$51078_Y E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$81912 Q=rasteriCEr.rop.s_axis_tready R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:251|../../RasteriCEr/Rasterizer.v:98|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[16] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[17] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[18] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[19] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[20] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[21] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[22] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[23] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[24] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[25] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[26] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[27] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[28] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[29] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[30] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[31] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[48] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[49] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[50] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[51] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[52] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[53] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[54] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[55] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[56] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[57] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[58] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[59] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[60] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[61] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[62] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[63] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[79] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[80] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[81] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[82] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[83] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[96] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[97] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[98] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[99] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[100] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[101] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[102] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[103] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[104] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[105] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[106] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[107] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[108] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[109] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[110] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[111] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[112] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[113] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[114] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[115] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[116] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[117] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[118] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[119] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[120] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[121] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[122] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[123] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[124] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.rop.m_axis_tdata[125] E=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=rasteriCEr.rop.m_axis_tvalid Q=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid R=$abc$94840$auto$rtlil.cc:1969:NotGate$94827
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$rtlil.cc:1969:NotGate$94827 Q=rasteriCEr.fragmentPipeline.enablePipeline
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.enablePipeline Q=rasteriCEr.fragmentPipeline.s_axis_tready
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:95|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[96] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[97] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[98] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[99] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[100] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[101] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[102] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[103] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[104] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[105] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[106] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[107] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[108] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[109] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[110] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[111] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[0] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[1] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[2] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[3] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[4] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[5] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[6] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[7] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[8] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[9] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[10] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[11] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[12] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[13] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[14] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[15] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[48] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[49] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[50] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[51] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[52] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[53] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[54] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[55] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[56] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[57] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[58] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[59] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[60] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[61] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[62] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[63] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[16] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[17] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[18] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[19] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[20] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[21] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[22] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[23] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[24] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[25] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[26] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[27] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[28] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[29] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[30] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[31] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[112] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[113] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[114] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[115] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[116] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[117] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[118] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[119] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[120] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[121] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[122] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[123] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[124] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[125] E=rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:302|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTriangleColor[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[14] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[15] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.fbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][14] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][24] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][25] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][26] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][27] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][28] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][29] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\texelIndex[31:0][30] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:319|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionTriangleColor[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryTriangleColor[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[14] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionDepthBufferVal[15] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionfbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepCalculatePerspectiveCorrectionValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:348|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42736.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v32[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42744.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v31[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42752.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v30[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42768.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v22[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42776.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v21[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42784.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51791_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v20[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42792.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42800.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42808.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42816.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61878_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42824.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v03[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42832.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v02[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42840.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v01[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42848.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$51840_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v00[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58628[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58628[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58632[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58632[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58632[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58632[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58632[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58632[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV12[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58526[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58529[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58533[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58533[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58533[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58533[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58533[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58533[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58508[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58508[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58511[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58515[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58515[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58515[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58515[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:240:synth$58514.C[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV10[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58452[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58455[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58459[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58459[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58459[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58459[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58459[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58459[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58437[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58437[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58441[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58441[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58441[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58441[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58441[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58441[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV02[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$62006[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$62006[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$62010[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$62010[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$62010[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$62010[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$62010[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$62010[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV01[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$51439[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$51439[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$51442[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$51446[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$51446[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$51446[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$51446[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:240:synth$51445.C[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV00[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=lcd.mem.writeData[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryFbIndex[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.depthBuffer.ramTile.readData[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestDepthBufferVal[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForMemoryDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestFragmentVal[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:372|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\stepTexEnvResultWriteColor[0:0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultWriteColor
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[0] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[1] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[2] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[3] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58578[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[4] S=$auto$maccmap.cc:245:synth$58578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58578[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[5] S=$auto$maccmap.cc:245:synth$58578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58578[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[6] S=$auto$maccmap.cc:245:synth$58578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58578[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[7] S=$auto$maccmap.cc:245:synth$58578[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58639[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[8] S=$auto$maccmap.cc:245:synth$58639[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58639[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[9] S=$auto$maccmap.cc:245:synth$58639[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58639[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[10] S=$auto$maccmap.cc:245:synth$58639[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58639[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[11] S=$auto$maccmap.cc:245:synth$58639[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58664[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[12] S=$auto$maccmap.cc:245:synth$58664[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58664[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[13] S=$auto$maccmap.cc:245:synth$58664[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58664[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[14] S=$auto$maccmap.cc:245:synth$58664[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58664[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorTex[15] S=$auto$maccmap.cc:245:synth$58664[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvColorFrag[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultColorFrag[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvFbIndex[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[0] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[1] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[2] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestFragmentVal[3] S=$auto$alumacc.cc:474:replace_alu$46356.C[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:609|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42644.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42654.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42664.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42674.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62045_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42684.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$62014_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v03[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42695.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v02[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42706.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v01[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$procmux$42717.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$61975_Y[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.BlendCalc.v00[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58780[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58780[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58784[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58784[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58784[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58784[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58784[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58784[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV13[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58798[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58798[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58802[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58802[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58802[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58802[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58802[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58802[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV12[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$53990[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$53990[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$53994[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$53994[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$53994[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$53994[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$53994[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$53994[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV11[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58752[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58752[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58756[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58756[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58756[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58756[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58756[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58756[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV10[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58675[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58675[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58678[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58682[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58682[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58682[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58682[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:240:synth$58681.C[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV03[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58650[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58650[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58653[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58657[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58657[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58657[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58657[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:240:synth$58656.C[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV02[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58610[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58610[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58614[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58614[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58614[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58614[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58614[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58614[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV01[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58589[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:111:fulladd$58592[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$auto$maccmap.cc:245:synth$58596[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58596[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58596[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58596[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58596[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$auto$maccmap.cc:245:synth$58596[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendV00[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\stepBlendWriteColor[0:0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendWriteColor
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultFbIndex[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvResultValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:651|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendWriteColor Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultWriteColor
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58809[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[0] S=$auto$maccmap.cc:245:synth$58809[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58809[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[1] S=$auto$maccmap.cc:245:synth$58809[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58809[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[2] S=$auto$maccmap.cc:245:synth$58809[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58809[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[3] S=$auto$maccmap.cc:245:synth$58809[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58763[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[4] S=$auto$maccmap.cc:245:synth$58763[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58763[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[5] S=$auto$maccmap.cc:245:synth$58763[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58763[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[6] S=$auto$maccmap.cc:245:synth$58763[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58763[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[7] S=$auto$maccmap.cc:245:synth$58763[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58738[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[8] S=$auto$maccmap.cc:245:synth$58738[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58738[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[9] S=$auto$maccmap.cc:245:synth$58738[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58738[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[10] S=$auto$maccmap.cc:245:synth$58738[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58738[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[11] S=$auto$maccmap.cc:245:synth$58738[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58731[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[12] S=$auto$maccmap.cc:245:synth$58731[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58731[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[13] S=$auto$maccmap.cc:245:synth$58731[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58731[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[14] S=$auto$maccmap.cc:245:synth$58731[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=clk D=$auto$maccmap.cc:245:synth$58731[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[15] S=$auto$maccmap.cc:245:synth$58731[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendFbIndex[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:836|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultWriteColor Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleWriteColor
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultDepthValue[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[14] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultColorFrag[15] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[1] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[2] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[3] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[4] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[5] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[6] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[7] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[8] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[9] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[10] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[11] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[12] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultFbIndex[13] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBlendResultValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:868|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[14] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleDepthValue[15] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\depthWriteEnable[0:0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[14] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleColorFrag[15] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\colorWriteEnable[0:0] Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[0] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[1] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[2] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[3] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[4] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[5] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[6] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[7] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[8] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[9] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[10] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[11] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[12] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleFbIndex[13] E=rasteriCEr.fragmentPipeline.fragmentPipeline.stepBubbleValid Q=rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:879|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$86833 Q=serial2axis.axisData[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87097 Q=serial2axis.axisData[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87361 Q=serial2axis.axisData[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[0] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[1] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[2] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[3] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[4] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[5] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[6] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.fifoReadData[7] E=$abc$94840$auto$dff2dffe.cc:175:make_patterns_logic$87625 Q=serial2axis.axisData[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:87|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87862 Q=rasteriCEr.commandParser.configReg[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$87958 Q=rasteriCEr.commandParser.configReg[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88054 Q=rasteriCEr.commandParser.configReg[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88126 Q=rasteriCEr.commandParser.configReg[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial2axis.m_axis_tdata[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88210 Q=rasteriCEr.commandParser.configReg[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88306 Q=rasteriCEr.rop.paramMem[1][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[4][1][0]$y$50339[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88420 Q=rasteriCEr.rop.paramMem[4][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88708 Q=rasteriCEr.rop.paramMem[2][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[5][2][0]$y$50385[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$88822 Q=rasteriCEr.rop.paramMem[5][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89110 Q=rasteriCEr.rop.paramMem[7][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89302 Q=rasteriCEr.rop.paramMem[3][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89494 Q=rasteriCEr.rop.paramMem[8][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89686 Q=rasteriCEr.rop.paramMem[10][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$89878 Q=rasteriCEr.rop.paramMem[11][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90070 Q=rasteriCEr.rop.paramMem[9][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[12][3][0]$y$50661[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90262 Q=rasteriCEr.rop.paramMem[12][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90550 Q=rasteriCEr.rop.paramMem[15][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90742 Q=rasteriCEr.rop.paramMem[16][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[18][5][0]$y$50903[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$90934 Q=rasteriCEr.rop.paramMem[18][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91213 Q=rasteriCEr.rop.paramMem[14][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91405 Q=rasteriCEr.rop.paramMem[19][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91591 Q=rasteriCEr.rop.paramMem[6][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$memory\rasteriCEr.rop.paramMem$wrmux[13][4][0]$y$50705[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$91783 Q=rasteriCEr.rop.paramMem[13][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[31] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92071 Q=rasteriCEr.rop.paramMem[17][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[8] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[9] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[10] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[11] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[12] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[13] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[14] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[15] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[16] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[17] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[18] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[19] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[20] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[21] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[22] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[23] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[24] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[25] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[26] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[27] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[28] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[29] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$94840$auto$rtlil.cc:1906:Mux$47755[30] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92263 Q=rasteriCEr.rop.paramMem[20][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$94840$auto$rtlil.cc:1874:Eq$47780 Q=$abc$94840$auto$memory_bram.cc:960:replace_cell$47784
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[0] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[0] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[1] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[1] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[2] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[2] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[3] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[3] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[4] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[4] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[5] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[5] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[6] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[6] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial2axis.spiSlave.r_RX_Byte[7] E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_Byte[7] R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=serial_sck D=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$77927 E=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92497 Q=serial2axis.spiSlave.r_RX_Done R=serial2axis.spiSlave.i_SPI_CS_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=serial_sck D=$techmap\serial2axis.spiSlave.$0\r_RX_Bit_Count[2:0][0] Q=serial2axis.spiSlave.r_RX_Bit_Count[0] R=serial2axis.spiSlave.i_SPI_CS_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=serial_sck D=$abc$94840$auto$simplemap.cc:309:simplemap_lut$73408[1] E=serial2axis.spiSlave.r_RX_Bit_Count[0] Q=serial2axis.spiSlave.r_RX_Bit_Count[1] R=serial2axis.spiSlave.i_SPI_CS_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=serial_sck D=$techmap\serial2axis.spiSlave.$0\r_RX_Bit_Count[2:0][2] Q=serial2axis.spiSlave.r_RX_Bit_Count[2] R=serial2axis.spiSlave.i_SPI_CS_n
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:75|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=clk D=serial2axis.spiSlave.r2_RX_Done Q=serial2axis.spiSlave.r3_RX_Done R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial2axis.spiSlave.r_RX_Done Q=serial2axis.spiSlave.r2_RX_Done R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=$abc$94840$auto$dff2dffe.cc:158:make_patterns_logic$92449 Q=serial2axis.spiSlave.o_RX_DV R=$abc$94840$auto$fsm_map.cc:74:implement_pattern_cache$46541
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:144|../../RasteriCEr/Serial2AXIS.v:53|../../3rdParty/SPI_Slave.v:106|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_SPRAM256KA ADDRESS[0]=lcd.mem.readAddr[0] ADDRESS[1]=lcd.mem.readAddr[1] ADDRESS[2]=lcd.mem.readAddr[2] ADDRESS[3]=lcd.mem.readAddr[3] ADDRESS[4]=lcd.mem.readAddr[4] ADDRESS[5]=lcd.mem.readAddr[5] ADDRESS[6]=lcd.mem.readAddr[6] ADDRESS[7]=lcd.mem.readAddr[7] ADDRESS[8]=lcd.mem.readAddr[8] ADDRESS[9]=lcd.mem.readAddr[9] ADDRESS[10]=lcd.mem.readAddr[10] ADDRESS[11]=lcd.mem.readAddr[11] ADDRESS[12]=lcd.mem.readAddr[12] ADDRESS[13]=lcd.mem.readAddr[13] CHIPSELECT=$true CLOCK=clk DATAIN[0]=lcd.mem.writeData[0] DATAIN[1]=lcd.mem.writeData[1] DATAIN[2]=lcd.mem.writeData[2] DATAIN[3]=lcd.mem.writeData[3] DATAIN[4]=lcd.mem.writeData[4] DATAIN[5]=lcd.mem.writeData[5] DATAIN[6]=lcd.mem.writeData[6] DATAIN[7]=lcd.mem.writeData[7] DATAIN[8]=lcd.mem.writeData[8] DATAIN[9]=lcd.mem.writeData[9] DATAIN[10]=lcd.mem.writeData[10] DATAIN[11]=lcd.mem.writeData[11] DATAIN[12]=lcd.mem.writeData[12] DATAIN[13]=lcd.mem.writeData[13] DATAIN[14]=lcd.mem.writeData[14] DATAIN[15]=lcd.mem.writeData[15] DATAOUT[0]=lcd.mem.readData[0] DATAOUT[1]=lcd.mem.readData[1] DATAOUT[2]=lcd.mem.readData[2] DATAOUT[3]=lcd.mem.readData[3] DATAOUT[4]=lcd.mem.readData[4] DATAOUT[5]=lcd.mem.readData[5] DATAOUT[6]=lcd.mem.readData[6] DATAOUT[7]=lcd.mem.readData[7] DATAOUT[8]=lcd.mem.readData[8] DATAOUT[9]=lcd.mem.readData[9] DATAOUT[10]=lcd.mem.readData[10] DATAOUT[11]=lcd.mem.readData[11] DATAOUT[12]=lcd.mem.readData[12] DATAOUT[13]=lcd.mem.readData[13] DATAOUT[14]=lcd.mem.readData[14] DATAOUT[15]=lcd.mem.readData[15] MASKWREN[0]=$true MASKWREN[1]=$true MASKWREN[2]=$true MASKWREN[3]=$true POWEROFF=$true SLEEP=$false STANDBY=$false WREN=lcd.memWr
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:98|../../Display/DisplayControllerSpi.v:94|../../RasteriCEr/SinglePortRam32k.v:43"
.gate SB_HFOSC CLKHF=clk CLKHFEN=$true CLKHFPU=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:76"
.param CLKHF_DIV "0b01"
.gate SB_SPRAM256KA ADDRESS[0]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0] ADDRESS[1]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1] ADDRESS[2]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2] ADDRESS[3]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3] ADDRESS[4]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4] ADDRESS[5]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5] ADDRESS[6]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6] ADDRESS[7]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7] ADDRESS[8]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8] ADDRESS[9]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9] ADDRESS[10]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10] ADDRESS[11]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11] ADDRESS[12]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12] ADDRESS[13]=$abc$94840$techmap\rasteriCEr.colorBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13] CHIPSELECT=$true CLOCK=clk DATAIN[0]=rasteriCEr.colorBuffer.ramTile.writeData[0] DATAIN[1]=rasteriCEr.colorBuffer.ramTile.writeData[1] DATAIN[2]=rasteriCEr.colorBuffer.ramTile.writeData[2] DATAIN[3]=rasteriCEr.colorBuffer.ramTile.writeData[3] DATAIN[4]=rasteriCEr.colorBuffer.ramTile.writeData[4] DATAIN[5]=rasteriCEr.colorBuffer.ramTile.writeData[5] DATAIN[6]=rasteriCEr.colorBuffer.ramTile.writeData[6] DATAIN[7]=rasteriCEr.colorBuffer.ramTile.writeData[7] DATAIN[8]=rasteriCEr.colorBuffer.ramTile.writeData[8] DATAIN[9]=rasteriCEr.colorBuffer.ramTile.writeData[9] DATAIN[10]=rasteriCEr.colorBuffer.ramTile.writeData[10] DATAIN[11]=rasteriCEr.colorBuffer.ramTile.writeData[11] DATAIN[12]=rasteriCEr.colorBuffer.ramTile.writeData[12] DATAIN[13]=rasteriCEr.colorBuffer.ramTile.writeData[13] DATAIN[14]=rasteriCEr.colorBuffer.ramTile.writeData[14] DATAIN[15]=rasteriCEr.colorBuffer.ramTile.writeData[15] DATAOUT[0]=lcd.mem.writeData[0] DATAOUT[1]=lcd.mem.writeData[1] DATAOUT[2]=lcd.mem.writeData[2] DATAOUT[3]=lcd.mem.writeData[3] DATAOUT[4]=lcd.mem.writeData[4] DATAOUT[5]=lcd.mem.writeData[5] DATAOUT[6]=lcd.mem.writeData[6] DATAOUT[7]=lcd.mem.writeData[7] DATAOUT[8]=lcd.mem.writeData[8] DATAOUT[9]=lcd.mem.writeData[9] DATAOUT[10]=lcd.mem.writeData[10] DATAOUT[11]=lcd.mem.writeData[11] DATAOUT[12]=lcd.mem.writeData[12] DATAOUT[13]=lcd.mem.writeData[13] DATAOUT[14]=lcd.mem.writeData[14] DATAOUT[15]=lcd.mem.writeData[15] MASKWREN[0]=rasteriCEr.commandParser.configReg[2][12] MASKWREN[1]=rasteriCEr.commandParser.configReg[2][13] MASKWREN[2]=rasteriCEr.commandParser.configReg[2][14] MASKWREN[3]=rasteriCEr.commandParser.configReg[2][15] POWEROFF=$true SLEEP=$false STANDBY=$false WREN=rasteriCEr.colorBuffer.ramTile.write
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:222|../../RasteriCEr/FrameBuffer.v:121|../../RasteriCEr/SinglePortRam32k.v:43"
.gate SB_SPRAM256KA ADDRESS[0]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0] ADDRESS[1]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1] ADDRESS[2]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2] ADDRESS[3]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3] ADDRESS[4]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4] ADDRESS[5]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5] ADDRESS[6]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6] ADDRESS[7]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7] ADDRESS[8]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8] ADDRESS[9]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9] ADDRESS[10]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10] ADDRESS[11]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11] ADDRESS[12]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12] ADDRESS[13]=$abc$94840$techmap\rasteriCEr.depthBuffer.ramTile.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13] CHIPSELECT=$true CLOCK=clk DATAIN[0]=rasteriCEr.depthBuffer.ramTile.writeData[0] DATAIN[1]=rasteriCEr.depthBuffer.ramTile.writeData[1] DATAIN[2]=rasteriCEr.depthBuffer.ramTile.writeData[2] DATAIN[3]=rasteriCEr.depthBuffer.ramTile.writeData[3] DATAIN[4]=rasteriCEr.depthBuffer.ramTile.writeData[4] DATAIN[5]=rasteriCEr.depthBuffer.ramTile.writeData[5] DATAIN[6]=rasteriCEr.depthBuffer.ramTile.writeData[6] DATAIN[7]=rasteriCEr.depthBuffer.ramTile.writeData[7] DATAIN[8]=rasteriCEr.depthBuffer.ramTile.writeData[8] DATAIN[9]=rasteriCEr.depthBuffer.ramTile.writeData[9] DATAIN[10]=rasteriCEr.depthBuffer.ramTile.writeData[10] DATAIN[11]=rasteriCEr.depthBuffer.ramTile.writeData[11] DATAIN[12]=rasteriCEr.depthBuffer.ramTile.writeData[12] DATAIN[13]=rasteriCEr.depthBuffer.ramTile.writeData[13] DATAIN[14]=rasteriCEr.depthBuffer.ramTile.writeData[14] DATAIN[15]=rasteriCEr.depthBuffer.ramTile.writeData[15] DATAOUT[0]=rasteriCEr.depthBuffer.ramTile.readData[0] DATAOUT[1]=rasteriCEr.depthBuffer.ramTile.readData[1] DATAOUT[2]=rasteriCEr.depthBuffer.ramTile.readData[2] DATAOUT[3]=rasteriCEr.depthBuffer.ramTile.readData[3] DATAOUT[4]=rasteriCEr.depthBuffer.ramTile.readData[4] DATAOUT[5]=rasteriCEr.depthBuffer.ramTile.readData[5] DATAOUT[6]=rasteriCEr.depthBuffer.ramTile.readData[6] DATAOUT[7]=rasteriCEr.depthBuffer.ramTile.readData[7] DATAOUT[8]=rasteriCEr.depthBuffer.ramTile.readData[8] DATAOUT[9]=rasteriCEr.depthBuffer.ramTile.readData[9] DATAOUT[10]=rasteriCEr.depthBuffer.ramTile.readData[10] DATAOUT[11]=rasteriCEr.depthBuffer.ramTile.readData[11] DATAOUT[12]=rasteriCEr.depthBuffer.ramTile.readData[12] DATAOUT[13]=rasteriCEr.depthBuffer.ramTile.readData[13] DATAOUT[14]=rasteriCEr.depthBuffer.ramTile.readData[14] DATAOUT[15]=rasteriCEr.depthBuffer.ramTile.readData[15] MASKWREN[0]=rasteriCEr.commandParser.configReg[2][11] MASKWREN[1]=rasteriCEr.commandParser.configReg[2][11] MASKWREN[2]=rasteriCEr.commandParser.configReg[2][11] MASKWREN[3]=rasteriCEr.commandParser.configReg[2][11] POWEROFF=$true SLEEP=$false STANDBY=$false WREN=rasteriCEr.depthBuffer.ramTile.write
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:196|../../RasteriCEr/FrameBuffer.v:121|../../RasteriCEr/SinglePortRam32k.v:43"
.gate SB_MAC16 A[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[0] A[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[1] A[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[2] A[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[3] A[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[4] A[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[5] A[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[6] A[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[7] A[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[8] A[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[9] A[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[10] A[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[11] A[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[12] A[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[13] A[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[14] A[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[15] ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$true B[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[0] B[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[1] B[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[2] B[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[3] B[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[4] B[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[5] B[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[6] B[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[7] B[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[8] B[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[9] B[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[10] B[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[11] B[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[12] B[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[13] B[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[14] B[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSTmp[15] BHOLD=$true C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CE=$true CHOLD=$false CI=$false CLK=$false D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[0] O[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[1] O[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[2] O[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[3] O[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[4] O[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[5] O[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[6] O[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[7] O[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[8] O[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[9] O[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[10] O[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[11] O[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[12] O[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[13] O[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[14] O[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[15] O[16]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[16] O[17]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[17] O[18]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[18] O[19]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[19] O[20]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[20] O[21]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[21] O[22]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[22] O[23]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[23] O[24]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[24] O[25]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[25] O[26]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[26] O[27]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[27] O[28]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[28] O[29]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[29] O[30]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[30] O[31]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureSCorrected[31] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:198"
.param A_SIGNED 0
.param BOTOUTPUT_SELECT 11
.param B_SIGNED 1
.param TOPOUTPUT_SELECT 11
.gate SB_MAC16 A[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[0] A[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[1] A[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[2] A[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[3] A[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[4] A[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[5] A[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[6] A[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[7] A[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[8] A[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[9] A[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[10] A[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[11] A[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[12] A[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[13] A[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[14] A[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.wValue[15] ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$true B[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[0] B[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[1] B[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[2] B[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[3] B[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[4] B[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[5] B[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[6] B[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[7] B[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[8] B[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[9] B[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[10] B[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[11] B[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[12] B[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[13] B[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[14] B[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTTmp[15] BHOLD=$true C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CE=$true CHOLD=$false CI=$false CLK=$false D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[0] O[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[1] O[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[2] O[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[3] O[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[4] O[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[5] O[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[6] O[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[7] O[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[8] O[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[9] O[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[10] O[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[11] O[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[12] O[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[13] O[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[14] O[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[15] O[16]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[16] O[17]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[17] O[18]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[18] O[19]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[19] O[20]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[20] O[21]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[21] O[22]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[22] O[23]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[23] O[24]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[24] O[25]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[25] O[26]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[26] O[27]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[27] O[28]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[28] O[29]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[29] O[30]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[30] O[31]=rasteriCEr.fragmentPipeline.fragmentPipeline.textureTCorrected[31] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:239"
.param A_SIGNED 0
.param BOTOUTPUT_SELECT 11
.param B_SIGNED 1
.param TOPOUTPUT_SELECT 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[0] RDATA[1]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[1] RDATA[2]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[0] RDATA[4]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[4] RDATA[5]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[5] RDATA[6]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[6] RDATA[7]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[7] RDATA[8]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[8] RDATA[9]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[9] RDATA[10]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[1] RDATA[12]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[12] RDATA[13]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[13] RDATA[14]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[14] RDATA[15]=$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1100111000110111110010100011010111011101001011101111000111000101111101011101100111111010110100111110111111101000101000101010000010100101101110100000000000011011000111010000001000011000000010000001010101110001000100000111100000001100011000000010100111001001
.param INIT_1 0100011001010011010001000101111001011001011001010101111001101101010110010111111000010110001101110010001010001000001011001000000100101011100110110010011111110001001100011110001000110101111010001001111101010110100110010101111111000100000001001100000000101100
.param INIT_2 0111111111101001011100011110000000010011100011011001110000010100100110000001011110001111001010111000000000100010100001110111101110001001011100111011101001000111101111011100111011110000100101001111011010111000111010001010000011101110101010001100100010001000
.param INIT_3 1011100110001000101100001011011010110111101101011010001111101110100011011100000010001011110110010000001101010110000001010101010001010010001011010101111000100011010110000011101001111111000110000110010000000100011000011100111001101110110101100110100111111011
.param INIT_4 0011110001011111001000110100010000100110110000010010001111111011001010011111010101101100101111110101101110001000010101111000000001010110100111101101100100010100110011010110001011001011011010001100011001110011111001000101110011100001010111101011111000000000
.param INIT_5 1000001101110001111000110001010011100111000111001111101100000011111110100000011111111110101111111111000111110001111101011111000011000101110011101100100011000110110011101101100010001011100110000001001000100111000101110010111000011000001000010011110100010000
.param INIT_6 0101010100100011010101010110110001011001011100000111110101011001011011000100110001100001010000000110010001101001001001001011110100101001101101000011110010101000000111011000111100010001100001110001010011011010000101011101111010001000011001111000110001101011
.param INIT_7 0100100011100010010011001110000100001101101011001000000000110000101001110001001110100110000111111011101000000011101111100100000110111111011111001011001101110001101101101111000110000100110011101100100110000011110011011001001111001100100111101101000010100011
.param INIT_8 1000001110010000100101001010001010010101111011101001000011101001000110100111011000111111010111110010101101001001011000010000011101100100001010100110000000111001011010010011010001111110001010100101111111001110010100101100010101010110110100000101010011011110
.param INIT_9 0001101011010111000011111110010001001001101010110100100010101111010001011011000101100110100111101110001100011001111111000100001111111100010001001111101101111011111100110111011111110111011100001010000100101011100010011000010110001110100000101000111010011111
.param INIT_A 1100010010010100110100101110101111010011111011011101110011100110110110011111000011111010110111101011011110010000101001001000011100100011000010110010001100111100001011010011001000101000001110010011101001101110000101100100000000010100010001100001000011011001
.param INIT_B 0000110000001011000011011010110100000011101000000000000010110111000001101011101000101111100101010011100111000010001110001100110100111110110010011011010001110111101100000111010111110110001110011110110000100111110010000000000111001011000111101100111100011001
.param INIT_C 1001100001100101100111100110001110011101111111101001100111111000101100111101010111100101100010111110011010001110111010101000000111101001100101011110111010111010011011000111111101110001011001010111011001100011010101010100111101011000010100010101101101010101
.param INIT_D 0100001100101111010011010011001001001110001101100110100111011011011110011100110001110110110000010111010011000100011100111101101101110001111111110011110110110000001011101010010110101000001010011000001000010111100001000001001110000100000111011001001001001001
.param INIT_E 1101011101111010100101010011111110101010000000101010101110000100101011011000100110101110100111011010000110110000101000101111010010110101111010101011011011101110101110001110001100011010010100100001100101011110010111000001100001000111000001000100000000101001
.param INIT_F 0011001001001000001100000100100000111010010101000011110011010001001111101101110101101000101010010110001110100100011001011010000001100111101111010100000110011001010010101001010011001100010100111101111101001010110111010100111011010011011000111101000001110111
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[0] RDATA[1]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[1] RDATA[2]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[2] RDATA[4]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[4] RDATA[5]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[5] RDATA[6]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[6] RDATA[7]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[7] RDATA[8]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[8] RDATA[9]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[9] RDATA[10]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[3] RDATA[12]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[12] RDATA[13]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[13] RDATA[14]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[14] RDATA[15]=$techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0001101100101010000110010010111000011011001011100001010100100010000101110010001100010101001001010001011100110101000100000111100000010010011110000011000011011101001100111101110000110100110110000011111111010000001111001101010000101110110001000010100111000001
.param INIT_1 0100000001000100010000100100010101000101010000010100010001000011010001110100011000000100000011010000001100011001000000000001100100000001000111100000101000010111000011000001001100001110000100110000110100110000000011100011010100011101001011000001101000101000
.param INIT_2 1111010010000000111101101000110111110110111011101111010111101111111100101110100011110010111110101111100011110111111110101111010011111100111100001111110011110011111111111111001011111100111111111111111011111101111010011110100111101000111010101100101011001110
.param INIT_3 1100001000101010110010010010000011001000001000101100101000110100111010000001010111101101000100111110111110011001111011001001100011101101100111111110111110011101111010001001100111101000100110101111001110000010111100001000010111110001100001111111011110000010
.param INIT_4 1001101101000111100111000101100010011101010110101001111001011100100111010101110110011101010111111001101101111001100100100111001010010001011100001001001001110100100000110110011110000101011000011000010001101010100001110110101010000100011011001100010000101110
.param INIT_5 0010000110110011001000111011000000100010101100110010000010110100001000001011011000100010101101000010010010111000001001001011101100010111100010000001011010001110000101011000110000010000110010101001101101000001100110110100001010011001010001101001101101000100
.param INIT_6 0111010011011010011101111101100101110111110111100111010011011101011001001100111101101010110000000110101011000010001010001000000000101000100001100010101010000101001010101010011100101101101010000010110010101010001011101010100100101111101111110010110010111101
.param INIT_7 0101101000100100010110100010011001011000011001000101110001101011010111000110101101011111011010000101111101101111010111000110110001011100011011110101001101100000010100100110001001110001010100000111000101010111011100100101010101110010010101100111010101011000
.param INIT_8 1100000010000000110000011000001111000010100000011100001010000110010000110000011101000000000001010100010000010010010001110001100101000111000110110100010100011100010001000001111101000100000111110100011000111100010010100011001001001000001100000100100000110010
.param INIT_9 1011011011101110101101001111110110110001111110101011001011111000101110101111001110111011111100111011100011110100101110011111011010111010111101001011111011110001101111111111101110111100111110011110110110101111110011101000110111001110100011001100111110001110
.param INIT_A 1010110000011001101011000001110110101100000111111010111100011100101010110001101010101011000110111010000101010001101100000100001010110000110001101011001011000101101100111100011010110101110000011011010011000000101101001110101110110111111010001011011111101111
.param INIT_B 1000010100100010100001100010000110000110001011011000011000101111100001100010111110000100001011001000000000101010100000100010100010000010001010001000101000100010100010000010010010001000001001001000100000110110101011100001000010101110000100001010111000010010
.param INIT_C 0101111011000011010111101100001001011101110000010101110111000110010111001100111101011110110111000101111011011100010110111101101101011001110110000101100111011000110110000101101111010010010101001101001001010100110100110111011111010101011100011101010101110000
.param INIT_D 0110010110110011011001111011000001100110101100010110011110110111011001011011010001100100101111010110010010111110011000011011101001100010101110010110001011111010011100111110101101110001111011000101100011000101010110001100011001011011110001010101111111000000
.param INIT_E 0011110001010000011111010001001001101100000001110110111100000101011011100000011101101110000001100110100100001000011010000000100101101001000010110110100100001010011010100000110001101011101011010110101010101111011010001010110001100001101101000110010010110011
.param INIT_F 0001010101100100000101000110011000010101011001100001011001100100000101110110010000010010011100100001001101111010000100000111100000010001011110000011000001011110001100010101111100110010010111010011001101011101001100100101111100111111010100110011110101010000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[0] RDATA[1]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[1] RDATA[2]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[4] RDATA[4]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[4] RDATA[5]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[5] RDATA[6]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[6] RDATA[7]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[7] RDATA[8]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[8] RDATA[9]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[9] RDATA[10]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[5] RDATA[12]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[12] RDATA[13]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[13] RDATA[14]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[14] RDATA[15]=$techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 1001010001111000100101000111101010010100011110101001111101110000100111110111000010011110011100101001111001110010100111000111010010011100011101011001110001110111100111000111011110011110011101001001111101110100100111100111011010001110011001101000100101100001
.param INIT_1 1001001000111001100100100011100010010010001110111001001100111010100100100011101110010000011110001001000101111100100100000111111110010000011111101001000001111111100100100111110010010011011111001001001001111110100100100111111010010001011111011001010001111000
.param INIT_2 0001010010000001000101001000000000010100100000000001010010000010000101011000011000010100100001100001011110000101000101111000010100010110100001100001011110000110000101101000011100010101100001000001010010000100000100011001001100010000100100110001000010110010
.param INIT_3 0001101010001100000110101000111000011010100011110001101110001110000110011000110100011000100011000001100110001100000110001000111100011001100011110001100110001110000111111000100000011111100010000001011110000000000101111000001100010110100000100001011110000010
.param INIT_4 0000110110010110000011101001010000001110100101010000111110010101000011101001011000001111100101100000101010010010000010111001101100001000100110010000100010011000000110011000100000011000100010110001100010001011000110001000101000011010100010000001101010001000
.param INIT_5 0010110010110010001011001011001000101100101100100010111010110000001011101011000000101110101100000010111010110010001011101011001000001110100100100000111010010011000011001001000100001101100101000000110110010100000011011001010100001100100101100000110010010111
.param INIT_6 0110000111101011011000001110101101100000111010100110001111101001011000111111100001100010111111010110001011111100001000111011111100100011101111100010001010111111001000101011111000100001101111010010000110111101001000011011110000100000101111010010000010111111
.param INIT_7 0110010111100110011001001110011001100111111001000110011011100100011001111110010001100110111001000110011111100100011001101110011101100111111001110110001011101011011000101110101001100001111010000110000011101000011000011110100101100001111010000110000011101010
.param INIT_8 0110011001100001011001110110000001100110011000000110011101100000011001111110000101100110111000110110011111100011011001101110001001100111111000100110010011100000011001011110000001100100111000000110010111100000011001001110010001100101111001100110010011100110
.param INIT_9 0111101101011000011110110101101101111010010111100111101101011110011110110101111101111010010111100111100101011100011110010101110101111000010111010111100101011100011110010101110101111000010111110110100101001110011010000110111001101001011011100110100101101111
.param INIT_A 0111110101010101011111000101010001111100010101010111110101010100011110010101000101111000010100000111100001011011011110010101101101111000010110100111100001011011011110010101101001111011010110010111101001011001011110110101100001111011010110010111101001011000
.param INIT_B 0111110101010011011111000101001001111100010100110111110101010010011111010101001101111110010100000111111001010101011111110101010001111111010101010111111001010100011111100101011101111111010101100111111101010111011111100101011001111110010101110111111101010110
.param INIT_C 0111001100001100011100110000110101110011000011110111001000001110011100100000111101110011000011100111001100001111011101110000101101110100000010000111010000001001011101010000100001111101000000010111110000000000011111000000000001111100000000110111110100000010
.param INIT_D 0101000100101000010100010010100101010000001010000101000000101000010100000010101101010001001010100101000100101011010100010010111101010000001011100101000000101111010100000010111101010011001011000111001100001101011100100000110001110010000011000111001000001101
.param INIT_E 0100011000110101010001100011010101010111001001000101011100100100010101110010010101010110001001000101001000100010010100100010001101010010001000110101001100100010010100110010001101010011001000110101001000100010010100000010000101010000001010010101000100101000
.param INIT_F 0100010000110000010001000011000101000100001100010100010100110000010001010011000001000101001101010100010100110101010001000011011001000100001101100100010000110111010001000011011101000101001101100100010100110110010001010011011101000101001101110100011000110100
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[0] RDATA[1]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[1] RDATA[2]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[6] RDATA[4]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[4] RDATA[5]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[5] RDATA[6]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[6] RDATA[7]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[7] RDATA[8]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[8] RDATA[9]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[9] RDATA[10]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[7] RDATA[12]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[12] RDATA[13]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[13] RDATA[14]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[14] RDATA[15]=$techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0011111101010100001111100101010100111111010101000011111101010100001111100101010000111111010101010011111101010100001111100101011000111111010101100011111001010111001111110101011000111110010101100011111101010110001111100101011000101110010001100010100101000001
.param INIT_1 0011110001010100001111000101010100111101010101000011110001010100001111010101010100111101010101110011110101010111001111000101011100111100010101100011110001010110001111010101011000111100010101110011110101010111001111010101011100111110010101010011111001010100
.param INIT_2 0011111101010010001111110101001000111111010100100011111101010010001111110101001000111111010100110011111101010011001111100101001000111111010100100011111101010011001111100101001100111101010100010011110101010000001111000101010000111100010101000011110001010100
.param INIT_3 0011010101011010001101000101101000110101010110100011010001011010001101110101100000110110010110010011011101011001001101110101100000110110010110000011011101011001001101110101100000110110010110010011111001010000001111110101000100111111010100010011111101010000
.param INIT_4 0011000101011101001100000101110100110001010111000011000101011101001100000101110100110001010111000011010001011000001101000101100100110101010110110011010001011011001101010101101000110100010110100011010101011010001101000101101000110101010110100011010001011010
.param INIT_5 0001001101111110000100110111111100010010011111100001001001111111000100110111111000010011011111110001001001111110000100100111111100110011010111100011001101011111001100000101110000110000010111010011000101011100001100010101110100110000010111010011000101011100
.param INIT_6 0001001000111101000100110011110000010011001111010001001100111101000100100011110000010010001111010001001100111100000100110111110000010011011111010001001001111100000100100111110100010010011111110001001101111110000100110111111100010010011111100001001001111111
.param INIT_7 0001000000111010000100000011101100010000001110110001000100111010000100010011101000010001001110110001000100111011000100000011101000010000001110100001000000111111000100010011111000010011001111000001001100111101000100110011110100010010001111000001001000111101
.param INIT_8 0001000000111001000100000011100100010001001110000001000100111000000100010011100000010001001110010001000100111001000100000011100000010000001110000001000000111011000100000011101100010001001110100001000100111010000100010011101100010001001110110001000000111010
.param INIT_9 0001001100100011000100110010001100010010001000100001001000100010000100100010001000010010001000110001000000100001000100000010000100010001001000000001000100100000000100010010000000010001001000010001000100110001000100000011000000010000001100000001000000110000
.param INIT_A 0001011100100110000101110010011100010111001001110001011100100111000100110010001100010010001000100001001000100010000100100010001000010010001000110001001000100011000100100010001100010010001000110001001100100010000100110010001000010011001000100001001100100011
.param INIT_B 0001011100100100000101110010010100010111001001010001011100100101000101110010010100010110001001000001011000100100000101100010010000010110001001000001011000100101000101100010010100010110001001010001011000100101000101110010010000010111001001000001011100100100
.param INIT_C 0001010100100111000101010010011100010101001001110001010000100110000101000010011000010100001001100001010000100110000101000010011000010110001001010001011000100101000101100010010100010110001001010001011100100100000101110010010000010111001001000001011100100100
.param INIT_D 0001010000100110000101000010011000010100001001110001010000100111000101000010011100010100001001110001010000100111000101000010011100010101001001100001010100100110000101010010011000010101001001100001010100100110000101010010011100010101001001110001010100100111
.param INIT_E 0001010100100000000101010010000000010101001000000001010100100000000101010010000000010101001000010001010100100101000101010010010100010101001001010001010100100101000101010010010100010101001001010001010000100100000101000010011000010100001001100001010000100110
.param INIT_F 0001010000100000000101000010000000010100001000000001010000100000000101000010000000010100001000000001010000100000000101000010000100010100001000010001010000100001000101000010000100010100001000010001010000100001000101000010000100010100001000010001010100100000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[0] RDATA[1]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[1] RDATA[2]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[8] RDATA[4]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[4] RDATA[5]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[5] RDATA[6]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[6] RDATA[7]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[7] RDATA[8]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[8] RDATA[9]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[9] RDATA[10]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[9] RDATA[12]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[12] RDATA[13]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[13] RDATA[14]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[14] RDATA[15]=$techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000111011110110000011111111011000001110111101110000111111110110000011111111011000001110111101100000111111110111000011101111011000001110111101100000111011110111000011101111011100001110111101100000111111110110000011101111011000011110111001100001100111100001
.param INIT_1 0000111111110110000011101111011000001111111101100000111011110111000011111111011100001111111101100000111011110111000011101111011100001110111101110000111011110111000011101111011100001111111101100000111111110111000011101111011100001110111101100000111011110110
.param INIT_2 0000111111110101000011101111010000001110111101010000111111110100000011111111010100001110111101000000111011110101000011111111010100001110111101000000111011110101000011111111010100001110111101100000111111110110000011101111011000001111111101100000111011110110
.param INIT_3 0000111011110100000011101111010100001110111101010000111111110100000011111111010000001111111101010000111111110101000011101111010000001110111101010000111011110101000011111111010000001111111101010000111011110100000011101111010000001110111101010000111111110100
.param INIT_4 0000111011110101000011111111010000001111111101000000111111110100000011111111010100001111111101010000111011110100000011101111010000001110111101000000111011110101000011101111010100001111111101000000111111110100000011111111010100001111111101010000111011110100
.param INIT_5 0000110011110111000011001111011100001101111101100000110111110110000011011111011000001101111101100000110111110111000011011111011100001101111101110000110111110111000011101111010000001110111101000000111011110100000011101111010000001110111101010000111011110101
.param INIT_6 0000110111110110000011011111011000001101111101100000110111110110000011011111011100001101111101110000110111110111000011011111011100001101111101110000110011110110000011001111011000001100111101100000110011110110000011001111011000001100111101110000110011110111
.param INIT_7 0000110011110110000011001111011000001100111101100000110011110110000011001111011000001100111101100000110011110110000011001111011100001100111101110000110011110111000011001111011100001100111101110000110011110111000011001111011100001101111101100000110111110110
.param INIT_8 0000110111110110000011011111011000001101111101100000110111110110000011011111011000001101111101100000110111110110000011011111011100001101111101110000110111110111000011011111011100001101111101110000110111110111000011011111011100001101111101110000110011110110
.param INIT_9 0000110011110100000011001111010000001100111101010000110011110101000011001111010100001100111101010000110011110111000011001111011100001100111101110000110011110111000011001111011100001100111101110000110011110111000011011111011000001101111101100000110111110110
.param INIT_A 0000110111110001000011011111000100001101111100010000110111110001000011011111010100001100111101000000110011110100000011001111010000001100111101000000110011110100000011001111010000001100111101000000110011110100000011001111010000001100111101000000110011110100
.param INIT_B 0000110111110000000011011111000000001101111100000000110111110000000011011111000000001101111100010000110111110001000011011111000100001101111100010000110111110001000011011111000100001101111100010000110111110001000011011111000100001101111100010000110111110001
.param INIT_C 0000110011110001000011001111000100001100111100010000110111110000000011011111000000001101111100000000110111110000000011011111000000001101111100000000110111110000000011011111000000001101111100000000110111110000000011011111000000001101111100000000110111110000
.param INIT_D 0000110011110001000011001111000100001100111100010000110011110001000011001111000100001100111100010000110011110001000011001111000100001100111100010000110011110001000011001111000100001100111100010000110011110001000011001111000100001100111100010000110011110001
.param INIT_E 0000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110001000011001111000100001100111100010000110011110001
.param INIT_F 0000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000000011001111000000001100111100000000110011110000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[0] RDATA[1]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[1] RDATA[2]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[10] RDATA[4]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[4] RDATA[5]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[5] RDATA[6]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[6] RDATA[7]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[7] RDATA[8]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[8] RDATA[9]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[9] RDATA[10]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[11] RDATA[12]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[12] RDATA[13]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[13] RDATA[14]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[14] RDATA[15]=$techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000100000010000000000000001000000001000000110000000100000010000000010000001000000001000000110000000000000010000000000000001000000000000000110000000000000011000000010000001000000000000000100000000100000010000000000000001000000000000000100000001100000101
.param INIT_1 0000000000000010000000000000001100000000000000110000000100000010000000010000001000000001000000110000000000000010000000000000001100000001000000100000000100000011000000000000001000000000000000110000000100000010000000000000001000000001000000100000000000000010
.param INIT_2 0000000100000010000000010000001100000001000000110000000100000011000000010000001100000000000000100000000000000010000000000000001000000000000000110000000000000011000000000000001100000001000000100000000100000010000000010000001100000001000000110000000000000010
.param INIT_3 0000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001100000000000000110000000000000011000000000000001100000000000000110000000100000010000000010000001000000001000000100000000100000010
.param INIT_4 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000000000010
.param INIT_5 0000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param INIT_6 0000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011
.param INIT_7 0000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010
.param INIT_8 0000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000000000010
.param INIT_9 0000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011
.param INIT_A 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011000000010000001100000001000000110000000100000011
.param INIT_B 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param INIT_C 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param INIT_D 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param INIT_E 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param INIT_F 0000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010000000010000001000000001000000100000000100000010
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[0] RDATA[1]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[1] RDATA[2]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[12] RDATA[4]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[4] RDATA[5]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[5] RDATA[6]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[6] RDATA[7]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[7] RDATA[8]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[8] RDATA[9]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[9] RDATA[10]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[13] RDATA[12]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[12] RDATA[13]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[13] RDATA[14]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[14] RDATA[15]=$techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000100000000000000010000000100000000000000010000000100000000000000000000000100000000000000000000000000000001000000000000000000000001000000000000000100000000000000000000000100000000000000000000000000000000000000000000000100000001
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000010000000000000001000000010000000000000001000000000000000100000000000000010000000100000001000000010000000000000000
.param INIT_2 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000000000000
.param INIT_3 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000
.param INIT_4 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000100000000
.param INIT_5 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_6 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_7 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[0] RDATA[1]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[1] RDATA[2]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[14] RDATA[4]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[4] RDATA[5]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[5] RDATA[6]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[6] RDATA[7]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[7] RDATA[8]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[8] RDATA[9]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[9] RDATA[10]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[15] RDATA[12]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[12] RDATA[13]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[13] RDATA[14]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[14] RDATA[15]=$techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000010000000100000001000000000000000000000000000000000000000000000001000000010000000000000000000000000000000100000000000000000000000000000000000000000000000100000001
.param INIT_1 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000100000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[0] RDATA[1]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[1] RDATA[2]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[0] RDATA[4]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[4] RDATA[5]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[5] RDATA[6]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[6] RDATA[7]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[7] RDATA[8]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[8] RDATA[9]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[9] RDATA[10]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[1] RDATA[12]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[12] RDATA[13]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[13] RDATA[14]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[14] RDATA[15]=$techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000011000011011000001100000001000000110000110110000011011101011000000000001110000000111000010100000011000111011000001010100100000000111000110100000010110100001000001000001100100000111000010100000010101111001000001000000100100000100000110000000010110101001
.param INIT_1 0000011011011011000000110000110100000111001110110000011100001000000001100001001100000111010010010000001110111111000001100000100100000111000110100000011001101010000001110001001100000110000010100000001010111110000001100000100100000110010110110000010000101000
.param INIT_2 0000010000010010000001110000100100000010011011010000011010011001000001000000001100000011001111000000011000001001000001110101100100000110000010000000001100110100000001101000100100000111010110100000001000101100000001100001100000000110000010000000011000100000
.param INIT_3 0000011110001000000000010011111000000101000000110000010101011011000000000010111000000110000110010000000110001111000001000000001000000111011110010000000000001110000001110001100100000101001000100000001100011100000001011100101000000111000110000000001100101101
.param INIT_4 0000000101001111000001000001101100000001100001010000010100111010000000000000111000000101010010100000000000110111000001000000100000000001000111100000010110001010000000000111011000000100000010100000010100011011000000010010111100000101000000100000000101011110
.param INIT_5 0000010100011010000000010110010100000100000010000000000000011111000000010000010000000100101110000000000101001110000001010000000100000000001111100000010100001000000000000001111000000101010000000000000110111111000001000000100100000001000011110000010000110001
.param INIT_6 0000010110000000000000110100111100000000000111000000010000101001000000000001010100000001000011000000010100101001000000001101010000000100000010010000000100011100000000010010011100000100000010000000000001011101000000010000010000000101101110010000000000001100
.param INIT_7 0000000000111100000001100000001100000000010011010000000110011100000001110010001100000001000011000000000000011100000001100100001000000000001111010000000000001101000001011000000000000011001111110000000101001101000001000001000000000000000011010000000000111101
.param INIT_8 0000001000001111000001110011001000000001010011000000001100000111000000111001111100000101001010010000001000010110000000100100111000000000001011010000011000010011000000000000110100000011000111100000000111100100000001110000101100000001000101010000001000001110
.param INIT_9 0000001000001110000001100011001100000010010011110000000100000100000000110001111000000010001011110000001110000111000001110101101000000011000001110000001100111111000000000000110000000011000001110000011001011011000000101010111000000010000001110000000000011101
.param INIT_A 0000001010001101000000100111111100000011000001100000011000001011000000110001011000000011001011100000001101001110000000110001011100000011100011000000001100110111000000100000111000000111000010110000001101010111000000100010111000000010000001100000001010011111
.param INIT_B 0000001101011110000000111010011000000011000011010000001100010111000000110000110100000011001011110000001101010111000000110000111100000010000001000000001010111110000001100000001000000010010011000000001000011110000000100010011000000010000111110000001000000111
.param INIT_C 0000001000101100000000100000011000000010100111010000001000000110000000100010110100000010010111100000001000000101000000100000111100000011000101000000001000101111000000101100010100000111000110100000001100000110000000110010110000000011000111100000001100000100
.param INIT_D 0000001100000110000000110001110100000011000001000000001111101101000000110001011100000011000011010000001100000101000000110001111100000010001001000000001101001111000000110001010100000010100011000000001000111110000000100000010000000010000011100000001001010100
.param INIT_E 0000001000001101000000100100010100000010001111010000001110000110000000100000110100000011000101000000001000101101000000110100010000000011000111100000001100000100000000100000110100000011101100010000001100001100000000110100011000000011000111000000001100101101
.param INIT_F 0000001000101100000000100000000000000010000111000000001010000101000000100000110000000010011101000000001000001101000000100000010000000010000111010000001000100100000000100000110100000010110001110000001000011001000000100000010000000010001011010000001100010100
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[0] RDATA[1]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[1] RDATA[2]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[2] RDATA[4]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[4] RDATA[5]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[5] RDATA[6]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[6] RDATA[7]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[7] RDATA[8]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[8] RDATA[9]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[9] RDATA[10]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[3] RDATA[12]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[12] RDATA[13]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[13] RDATA[14]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[14] RDATA[15]=$techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000100000010000000000000001000000000000000100000000000000010000000100000000100000001000000110000000000000010000000100000000000000000000000100000001000000000000000100000000100000000000000110000001100000000000000100000000100000010000000000000001100000001
.param INIT_1 0000000000000010000000000000001000000001000000100000000000000011000000000000001100000001000000100000000000000011000000010000001000000000000000110000000100000011000000010000001100000000000000100000000000000011000000010000001100000000000000100000001100000000
.param INIT_2 0000000100000010000000000000001000000001000000110000000100000010000000000000001100000000000000100000000000000010000000010000001100000000000000100000000000000010000000000000001100000001000000100000000000000010000000010000001000000000000000110000000000000010
.param INIT_3 0000000000000010000000000000001100000001000000100000000100000011000000000000001100000001000000100000000100000011000000000000001100000001000000100000000000000010000000000000001100000001000000110000000000000011000000010000001100000000000000110000000100000011
.param INIT_4 0000000000000010000000000000001100000000000000110000000100000010000000010000001100000001000000110000000000000010000000000000001100000000000000110000000100000010000000010000001100000000000000100000000000000010000000000000001100000001000000100000000100000011
.param INIT_5 0000000100000010000000010000001000000001000000110000000100000011000000010000001100000000000000100000000000000010000000000000001000000000000000110000000000000011000000010000001000000001000000100000000100000010000000010000001100000001000000110000000000000010
.param INIT_6 0000000100000010000000010000000000000001000000110000000100000011000000010000001100000001000000110000000100000011000000000000001000000000000000100000000000000010000000000000001000000000000000110000000000000011000000000000001100000000000000110000000100000010
.param INIT_7 0000000000000010000000000000000000000000000000100000000000000010000000000000000000000000000000100000000000000011000000000000000100000000000000110000000000000011000000000000001100000000000000010000000000000011000000010000001000000001000000100000000100000010
.param INIT_8 0000000100000000000000010000000000000001000000100000000100000000000000010000000000000001000000100000000100000001000000010000000100000001000000110000000100000001000000010000001100000001000000010000000100000011000000010000000100000001000000110000000000000000
.param INIT_9 0000000000000001000000000000000100000000000000010000000000000011000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000010000001000000000000000010000000100000000000000010000000000000001000000000000000100000010
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000100000000000000010000000000000001
.param INIT_B 0000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
.param INIT_D 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000010000000100000000000000010000000000000001000000010000000100000001000000010000000100000001000000010000000100000001
.param INIT_E 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000
.param INIT_F 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[0] RDATA[1]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[1] RDATA[2]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[4] RDATA[4]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[4] RDATA[5]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[5] RDATA[6]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[6] RDATA[7]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[7] RDATA[8]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[8] RDATA[9]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[9] RDATA[10]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[5] RDATA[12]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[12] RDATA[13]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[13] RDATA[14]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[14] RDATA[15]=$techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000010000000000000000000000010000000100000000000000010000000000000000000000000000000000000001000000000000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000000000001000000010000000100000000000000010000000000000000000000010000000100000001000000000000000100000000000000010000000000000001000000010000000000000000000000010000000000000001000000000000000100000000000000010000000100000001000000010000000000000000
.param INIT_2 0000000100000000000000010000000100000001000000010000000000000000000000000000000100000001000000000000000100000001000000010000000100000000000000010000000100000000000000010000000100000000000000000000000100000000000000010000000100000000000000010000000100000001
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000000000001000000010000000000000001000000000000000100000001000000010000000100000001000000010000000000000000000000000000000000000000000000010000000000000001
.param INIT_4 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000010000000100000001000000010000000100000001000000010000000100000001
.param INIT_5 0000000100000001000000010000000100000001000000010000000100000001000000010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
.param INIT_6 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001
.param INIT_7 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000
.param INIT_8 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000100000000
.param INIT_9 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_A 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[0] RDATA[1]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[1] RDATA[2]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[6] RDATA[4]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[4] RDATA[5]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[5] RDATA[6]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[6] RDATA[7]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[7] RDATA[8]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[8] RDATA[9]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[9] RDATA[10]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[7] RDATA[12]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[12] RDATA[13]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[13] RDATA[14]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[14] RDATA[15]=$techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000100000000000000010000000100000000000000010000000000000000000000010000000000000001000000000000000100000001000000000000000100000001000000000000000100000001000000000000000100000000000000010000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000000000000000000000000000000000000000000010000000100000000000000010000000000000001000000010000000000000000000000000000000100000001000000000000000000000000000000000000000100000001000000010000000000000001000000010000000100000001000000000000000100000000
.param INIT_2 0000000100000001000000010000000100000001000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000001000000000000000100000000000000010000000000000001000000010000000100000001
.param INIT_3 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000001000000010000000100000001000000010000000100000001
.param INIT_4 0000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[0] RDATA[1]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[1] RDATA[2]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[8] RDATA[4]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[4] RDATA[5]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[5] RDATA[6]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[6] RDATA[7]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[7] RDATA[8]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[8] RDATA[9]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[9] RDATA[10]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[9] RDATA[12]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[12] RDATA[13]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[13] RDATA[14]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[14] RDATA[15]=$techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000100000001000000010000000000000001000000010000000100000001000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000001000000010000000100000001000000010000000000000000000000000000000000000000000000000000000000000001000000000000000100000001000000000000000100000001
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[0] RDATA[1]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[1] RDATA[2]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[10] RDATA[4]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[4] RDATA[5]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[5] RDATA[6]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[6] RDATA[7]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[7] RDATA[8]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[8] RDATA[9]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[9] RDATA[10]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[11] RDATA[12]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[12] RDATA[13]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[13] RDATA[14]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[14] RDATA[15]=$techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000100000000000000010000000000000001000000000000000100000001000000010000000100000000000000000000000000000001000000010000000100000000000000010000000000000000000000000000000100000000000000010000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[0] RDATA[1]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[1] RDATA[2]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[12] RDATA[4]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[4] RDATA[5]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[5] RDATA[6]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[6] RDATA[7]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[7] RDATA[8]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[8] RDATA[9]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[9] RDATA[10]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[13] RDATA[12]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[12] RDATA[13]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[13] RDATA[14]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[14] RDATA[15]=$techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000001000000000000000100000001000000000000000100000001000000000000000000000001000000000000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1ADDR_11[10] RCLK=clk RCLKE=$true RDATA[0]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[0] RDATA[1]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[1] RDATA[2]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[2] RDATA[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[14] RDATA[4]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[4] RDATA[5]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[5] RDATA[6]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[6] RDATA[7]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[7] RDATA[8]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[8] RDATA[9]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[9] RDATA[10]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[10] RDATA[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[15] RDATA[12]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[12] RDATA[13]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[13] RDATA[14]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[14] RDATA[15]=$techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=$false WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=$false WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010000000100000000000000000000000100000000000000000000000100000001
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_MAC16 A[0]=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79] A[1]=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80] A[2]=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81] A[3]=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82] A[4]=rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83] A[5]=$false A[6]=$false A[7]=$false A[8]=$false A[9]=$false A[10]=$false A[11]=$false A[12]=$false A[13]=$false A[14]=$false A[15]=$false ADDSUBBOT=$false ADDSUBTOP=$false AHOLD=$true B[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[0] B[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[1] B[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[2] B[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[3] B[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[4] B[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[5] B[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[6] B[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[7] B[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[8] B[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[9] B[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[10] B[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[11] B[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[12] B[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[13] B[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[14] B[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[15] BHOLD=$true C[0]=$false C[1]=$false C[2]=$false C[3]=$false C[4]=$false C[5]=$false C[6]=$false C[7]=$false C[8]=$false C[9]=$false C[10]=$false C[11]=$false C[12]=$false C[13]=$false C[14]=$false C[15]=$false CE=$true CHOLD=$false CI=$false CLK=$false D[0]=$false D[1]=$false D[2]=$false D[3]=$false D[4]=$false D[5]=$false D[6]=$false D[7]=$false D[8]=$false D[9]=$false D[10]=$false D[11]=$false D[12]=$false D[13]=$false D[14]=$false D[15]=$false DHOLD=$false IRSTBOT=$false IRSTTOP=$false O[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[0] O[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[1] O[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[2] O[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[3] O[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[4] O[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[5] O[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[6] O[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[7] O[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[8] O[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[9] O[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[10] O[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[11] O[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[12] O[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[13] O[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[14] O[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[15] O[16]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[16] O[17]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[17] O[18]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[18] O[19]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[19] O[20]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[20] O[21]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[21] O[22]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[22] O[23]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[23] O[24]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[24] O[25]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[25] O[26]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[26] O[27]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[27] O[28]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[28] O[29]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[29] O[30]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[30] O[31]=rasteriCEr.fragmentPipeline.fragmentPipeline.recip.prod[31] OHOLDBOT=$false OHOLDTOP=$false OLOADBOT=$false OLOADTOP=$false ORSTBOT=$false ORSTTOP=$false SIGNEXTIN=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:274|../../RasteriCEr/FragmentPipelineIce40Wrapper.v:116|../../RasteriCEr/FragmentPipeline.v:278|../../RasteriCEr/Recip.v:46"
.param BOTOUTPUT_SELECT 11
.param B_SIGNED 0
.param TOPOUTPUT_SELECT 11
.gate SB_SPRAM256KA ADDRESS[0]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[0] ADDRESS[1]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[1] ADDRESS[2]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[2] ADDRESS[3]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[3] ADDRESS[4]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[4] ADDRESS[5]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[5] ADDRESS[6]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[6] ADDRESS[7]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[7] ADDRESS[8]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[8] ADDRESS[9]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[9] ADDRESS[10]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[10] ADDRESS[11]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[11] ADDRESS[12]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[12] ADDRESS[13]=$abc$94840$techmap\rasteriCEr.texCache.texCache.$ternary$../../RasteriCEr/SinglePortRam32k.v:45$21569_Y[13] CHIPSELECT=$true CLOCK=clk DATAIN[0]=rasteriCEr.commandParser.m_texture_axis_tdata[0] DATAIN[1]=rasteriCEr.commandParser.m_texture_axis_tdata[1] DATAIN[2]=rasteriCEr.commandParser.m_texture_axis_tdata[2] DATAIN[3]=rasteriCEr.commandParser.m_texture_axis_tdata[3] DATAIN[4]=rasteriCEr.commandParser.m_texture_axis_tdata[4] DATAIN[5]=rasteriCEr.commandParser.m_texture_axis_tdata[5] DATAIN[6]=rasteriCEr.commandParser.m_texture_axis_tdata[6] DATAIN[7]=rasteriCEr.commandParser.m_texture_axis_tdata[7] DATAIN[8]=rasteriCEr.commandParser.m_texture_axis_tdata[8] DATAIN[9]=rasteriCEr.commandParser.m_texture_axis_tdata[9] DATAIN[10]=rasteriCEr.commandParser.m_texture_axis_tdata[10] DATAIN[11]=rasteriCEr.commandParser.m_texture_axis_tdata[11] DATAIN[12]=rasteriCEr.commandParser.m_texture_axis_tdata[12] DATAIN[13]=rasteriCEr.commandParser.m_texture_axis_tdata[13] DATAIN[14]=rasteriCEr.commandParser.m_texture_axis_tdata[14] DATAIN[15]=rasteriCEr.commandParser.m_texture_axis_tdata[15] DATAOUT[0]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] DATAOUT[1]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] DATAOUT[2]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] DATAOUT[3]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] DATAOUT[4]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] DATAOUT[5]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] DATAOUT[6]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] DATAOUT[7]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] DATAOUT[8]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] DATAOUT[9]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] DATAOUT[10]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] DATAOUT[11]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] DATAOUT[12]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] DATAOUT[13]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] DATAOUT[14]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] DATAOUT[15]=rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] MASKWREN[0]=$true MASKWREN[1]=$true MASKWREN[2]=$true MASKWREN[3]=$true POWEROFF=$true SLEEP=$false STANDBY=$false WREN=rasteriCEr.commandParser.m_texture_axis_tvalid
.attr module_not_derived 00000000000000000000000000000001
.attr src "./topUP5k.v:117|../../RasteriCEr/RasteriCEr.v:180|../../RasteriCEr/TextureBuffer.v:66|../../RasteriCEr/SinglePortRam32k.v:43"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47780 RDATA[0]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[0] RDATA[1]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[1] RDATA[2]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47783[0] RDATA[4]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[4] RDATA[5]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[5] RDATA[6]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[6] RDATA[7]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[7] RDATA[8]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[8] RDATA[9]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[9] RDATA[10]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47783[1] RDATA[12]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[12] RDATA[13]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[13] RDATA[14]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[14] RDATA[15]=$techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47791 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxx0
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47793 RDATA[0]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[0] RDATA[1]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[1] RDATA[2]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47796[0] RDATA[4]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[4] RDATA[5]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[5] RDATA[6]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[6] RDATA[7]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[7] RDATA[8]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[8] RDATA[9]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[9] RDATA[10]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47796[1] RDATA[12]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[12] RDATA[13]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[13] RDATA[14]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[14] RDATA[15]=$techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47804 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[0] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[1] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47780 RDATA[0]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[0] RDATA[1]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[1] RDATA[2]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47809[0] RDATA[4]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[4] RDATA[5]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[5] RDATA[6]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[6] RDATA[7]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[7] RDATA[8]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[8] RDATA[9]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[9] RDATA[10]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47809[1] RDATA[12]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[12] RDATA[13]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[13] RDATA[14]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[14] RDATA[15]=$techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47791 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxx0
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47793 RDATA[0]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[0] RDATA[1]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[1] RDATA[2]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47822[0] RDATA[4]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[4] RDATA[5]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[5] RDATA[6]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[6] RDATA[7]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[7] RDATA[8]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[8] RDATA[9]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[9] RDATA[10]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47822[1] RDATA[12]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[12] RDATA[13]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[13] RDATA[14]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[14] RDATA[15]=$techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47804 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[2] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[3] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47780 RDATA[0]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[0] RDATA[1]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[1] RDATA[2]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47835[0] RDATA[4]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[4] RDATA[5]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[5] RDATA[6]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[6] RDATA[7]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[7] RDATA[8]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[8] RDATA[9]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[9] RDATA[10]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47835[1] RDATA[12]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[12] RDATA[13]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[13] RDATA[14]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[14] RDATA[15]=$techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47791 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxx0
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47793 RDATA[0]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[0] RDATA[1]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[1] RDATA[2]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47848[0] RDATA[4]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[4] RDATA[5]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[5] RDATA[6]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[6] RDATA[7]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[7] RDATA[8]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[8] RDATA[9]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[9] RDATA[10]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47848[1] RDATA[12]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[12] RDATA[13]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[13] RDATA[14]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[14] RDATA[15]=$techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47804 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[4] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[5] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47780 RDATA[0]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[0] RDATA[1]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[1] RDATA[2]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47861[0] RDATA[4]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[4] RDATA[5]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[5] RDATA[6]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[6] RDATA[7]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[7] RDATA[8]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[8] RDATA[9]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[9] RDATA[10]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47861[1] RDATA[12]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[12] RDATA[13]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[13] RDATA[14]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[14] RDATA[15]=$techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47791 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0xxxxxxx0
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[0] RADDR[1]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[1] RADDR[2]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[2] RADDR[3]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[3] RADDR[4]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[4] RADDR[5]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[5] RADDR[6]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[6] RADDR[7]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[7] RADDR[8]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[8] RADDR[9]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[9] RADDR[10]=$abc$94840$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1ADDR_11[10] RCLK=clk RCLKE=$abc$94840$auto$rtlil.cc:1874:Eq$47793 RDATA[0]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[0] RDATA[1]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[1] RDATA[2]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[2] RDATA[3]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47874[0] RDATA[4]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[4] RDATA[5]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[5] RDATA[6]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[6] RDATA[7]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[7] RDATA[8]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[8] RDATA[9]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[9] RDATA[10]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[10] RDATA[11]=$abc$94840$auto$memory_bram.cc:922:replace_cell$47874[1] RDATA[12]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[12] RDATA[13]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[13] RDATA[14]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[14] RDATA[15]=$techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[15] RE=$true WADDR[0]=serial2axis.sfifoInst.wr_addr[0] WADDR[1]=serial2axis.sfifoInst.wr_addr[1] WADDR[2]=serial2axis.sfifoInst.wr_addr[2] WADDR[3]=serial2axis.sfifoInst.wr_addr[3] WADDR[4]=serial2axis.sfifoInst.wr_addr[4] WADDR[5]=serial2axis.sfifoInst.wr_addr[5] WADDR[6]=serial2axis.sfifoInst.wr_addr[6] WADDR[7]=serial2axis.sfifoInst.wr_addr[7] WADDR[8]=serial2axis.sfifoInst.wr_addr[8] WADDR[9]=serial2axis.sfifoInst.wr_addr[9] WADDR[10]=serial2axis.sfifoInst.wr_addr[10] WCLK=clk WCLKE=$abc$94840$auto$rtlil.cc:1906:Mux$47804 WDATA[0]=$undef WDATA[1]=$undef WDATA[2]=$undef WDATA[3]=serial2axis.spiSlave.o_RX_Byte[6] WDATA[4]=$undef WDATA[5]=$undef WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$undef WDATA[10]=$undef WDATA[11]=serial2axis.spiSlave.o_RX_Byte[7] WDATA[12]=$undef WDATA[13]=$undef WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 11
.param WRITE_MODE 11
.names $true $auto$alumacc.cc:474:replace_alu$46240.C[0]
1 1
.names $abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[0] $auto$alumacc.cc:474:replace_alu$46240.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46251.C[0]
1 1
.names $abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[0] $auto$alumacc.cc:474:replace_alu$46251.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46262.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46267.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46280.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46293.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46304.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46315.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46326.C[0]
1 1
.names lcd.streamAddr[0] $auto$alumacc.cc:474:replace_alu$46326.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46329.C[0]
1 1
.names lcd.pixelCount[0] $auto$alumacc.cc:474:replace_alu$46329.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46332.C[0]
1 1
.names lcd.serCount[0] $auto$alumacc.cc:474:replace_alu$46332.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46338.C[0]
1 1
.names rasteriCEr.colorBuffer.counter[0] $auto$alumacc.cc:474:replace_alu$46338.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46341.C[0]
1 1
.names rasteriCEr.commandParser.streamCounter[0] $auto$alumacc.cc:474:replace_alu$46341.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46344.C[0]
1 1
.names rasteriCEr.depthBuffer.counter[0] $auto$alumacc.cc:474:replace_alu$46344.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46347.C[0]
1 1
.names serial2axis.spiSlave.r_RX_Bit_Count[0] $auto$alumacc.cc:474:replace_alu$46347.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46350.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46353.C[0]
1 1
.names serial2axis.sfifoInst.o_fill[0] $auto$alumacc.cc:474:replace_alu$46353.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46356.C[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV03[0] $auto$alumacc.cc:474:replace_alu$46356.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46359.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46359.C[1]
1 1
.names $abc$94840$auto$alumacc.cc:474:replace_alu$46240.BB[1] $auto$alumacc.cc:474:replace_alu$46359.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46372.C[0]
1 1
.names serial2axis.sfifoInst.o_fill[0] $auto$alumacc.cc:474:replace_alu$46372.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46375.C[0]
1 1
.names serial2axis.sfifoInst.rd_addr[0] $auto$alumacc.cc:474:replace_alu$46375.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46378.C[0]
1 1
.names serial2axis.sfifoInst.rd_addr[0] $auto$alumacc.cc:474:replace_alu$46378.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46381.C[0]
1 1
.names serial2axis.sfifoInst.wr_addr[0] $auto$alumacc.cc:474:replace_alu$46381.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46420.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46423.C[0]
1 1
.names rasteriCEr.texCache.memWriteAddr[0] $auto$alumacc.cc:474:replace_alu$46423.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46426.C[0]
1 1
.names rasteriCEr.rop.paramIndex[0] $auto$alumacc.cc:474:replace_alu$46426.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46429.C[0]
1 1
.names rasteriCEr.rop.y[0] $auto$alumacc.cc:474:replace_alu$46429.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46432.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46435.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46438.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46441.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46444.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46447.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46450.C[0]
1 1
.names rasteriCEr.rop.fbIndex[0] $auto$alumacc.cc:474:replace_alu$46450.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46453.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46456.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46459.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[3]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[5]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46462.C[6]
1 1
.names $abc$94840$auto$alumacc.cc:474:replace_alu$46251.BB[6] $auto$alumacc.cc:474:replace_alu$46462.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46465.C[0]
1 1
.names rasteriCEr.rop.fbIndex[0] $auto$alumacc.cc:474:replace_alu$46465.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46468.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46471.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46474.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46477.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46480.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46483.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46486.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$46489.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$46492.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$51445.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$51445.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$51445.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$51445.C[3]
1 1
.names $false $auto$maccmap.cc:240:synth$53993.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$53993.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$53993.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58440.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58440.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58440.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58458.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58458.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58458.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58514.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58514.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58514.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58514.C[3]
1 1
.names $false $auto$maccmap.cc:240:synth$58532.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58532.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58532.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58577.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58577.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58595.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58595.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58595.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58613.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58613.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58613.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58631.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58631.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58631.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58638.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58638.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58656.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58656.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58656.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58656.C[3]
1 1
.names $false $auto$maccmap.cc:240:synth$58663.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58663.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58681.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58681.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58681.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58681.C[3]
1 1
.names $false $auto$maccmap.cc:240:synth$58730.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58730.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58737.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58737.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58755.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58755.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58755.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58762.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58762.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58783.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58783.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58783.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58801.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58801.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$58801.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$58808.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$58808.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$62009.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$62009.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$62009.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[0]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[1]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[2]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[3]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[4]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[5]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[6]
1 1
.names $false $auto$maccmap.cc:240:synth$62101.C[7]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$51439[0] $auto$maccmap.cc:245:synth$51446[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$51439[1] $auto$maccmap.cc:245:synth$51446[1]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$51442[2] $auto$maccmap.cc:245:synth$51446[2]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$51446[3] $auto$maccmap.cc:245:synth$51446[3]
1 1
.names $auto$maccmap.cc:240:synth$51445.C[7] $auto$maccmap.cc:245:synth$51446[7]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$53990[0] $auto$maccmap.cc:245:synth$53994[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$53990[1] $auto$maccmap.cc:245:synth$53994[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$53994[2] $auto$maccmap.cc:245:synth$53994[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58437[0] $auto$maccmap.cc:245:synth$58441[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58437[1] $auto$maccmap.cc:245:synth$58441[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58441[2] $auto$maccmap.cc:245:synth$58441[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58452[0] $auto$maccmap.cc:245:synth$58459[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58455[1] $auto$maccmap.cc:245:synth$58459[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58459[2] $auto$maccmap.cc:245:synth$58459[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58508[0] $auto$maccmap.cc:245:synth$58515[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58508[1] $auto$maccmap.cc:245:synth$58515[1]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58511[2] $auto$maccmap.cc:245:synth$58515[2]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58515[3] $auto$maccmap.cc:245:synth$58515[3]
1 1
.names $auto$maccmap.cc:240:synth$58514.C[7] $auto$maccmap.cc:245:synth$58515[7]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58526[0] $auto$maccmap.cc:245:synth$58533[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58529[1] $auto$maccmap.cc:245:synth$58533[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58533[2] $auto$maccmap.cc:245:synth$58533[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58589[0] $auto$maccmap.cc:245:synth$58596[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58592[1] $auto$maccmap.cc:245:synth$58596[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58596[2] $auto$maccmap.cc:245:synth$58596[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58610[0] $auto$maccmap.cc:245:synth$58614[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58610[1] $auto$maccmap.cc:245:synth$58614[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58614[2] $auto$maccmap.cc:245:synth$58614[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58628[0] $auto$maccmap.cc:245:synth$58632[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58628[1] $auto$maccmap.cc:245:synth$58632[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58632[2] $auto$maccmap.cc:245:synth$58632[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58650[0] $auto$maccmap.cc:245:synth$58657[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58650[1] $auto$maccmap.cc:245:synth$58657[1]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58653[2] $auto$maccmap.cc:245:synth$58657[2]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58657[3] $auto$maccmap.cc:245:synth$58657[3]
1 1
.names $auto$maccmap.cc:240:synth$58656.C[7] $auto$maccmap.cc:245:synth$58657[7]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58675[0] $auto$maccmap.cc:245:synth$58682[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58675[1] $auto$maccmap.cc:245:synth$58682[1]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58678[2] $auto$maccmap.cc:245:synth$58682[2]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58682[3] $auto$maccmap.cc:245:synth$58682[3]
1 1
.names $auto$maccmap.cc:240:synth$58681.C[7] $auto$maccmap.cc:245:synth$58682[7]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58752[0] $auto$maccmap.cc:245:synth$58756[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58752[1] $auto$maccmap.cc:245:synth$58756[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58756[2] $auto$maccmap.cc:245:synth$58756[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58780[0] $auto$maccmap.cc:245:synth$58784[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58780[1] $auto$maccmap.cc:245:synth$58784[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58784[2] $auto$maccmap.cc:245:synth$58784[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58798[0] $auto$maccmap.cc:245:synth$58802[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$58798[1] $auto$maccmap.cc:245:synth$58802[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$58802[2] $auto$maccmap.cc:245:synth$58802[2]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$62006[0] $auto$maccmap.cc:245:synth$62010[0]
1 1
.names $abc$94840$auto$maccmap.cc:111:fulladd$62006[1] $auto$maccmap.cc:245:synth$62010[1]
1 1
.names $abc$94840$auto$maccmap.cc:245:synth$62010[2] $auto$maccmap.cc:245:synth$62010[2]
1 1
.names $undef $auto$wreduce.cc:455:run$46130[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[0] $techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[1] $techmap47891\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.0.0.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47874[0] $techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47874[1] $techmap47893\serial2axis.sfifoInst.mem.3.1.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47861[0] $techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47861[1] $techmap47895\serial2axis.sfifoInst.mem.3.0.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47848[0] $techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47848[1] $techmap47896\serial2axis.sfifoInst.mem.2.1.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47835[0] $techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47835[1] $techmap47897\serial2axis.sfifoInst.mem.2.0.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47822[0] $techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47822[1] $techmap47898\serial2axis.sfifoInst.mem.1.1.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47809[0] $techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47809[1] $techmap47899\serial2axis.sfifoInst.mem.1.0.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47796[0] $techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47796[1] $techmap47900\serial2axis.sfifoInst.mem.0.1.0.A1DATA_16[11]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47783[0] $techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[3]
1 1
.names $abc$94840$auto$memory_bram.cc:922:replace_cell$47783[1] $techmap47901\serial2axis.sfifoInst.mem.0.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[14] $techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[15] $techmap47903\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.7.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[12] $techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[13] $techmap47905\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.6.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[10] $techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[11] $techmap47907\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.5.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[8] $techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[9] $techmap47909\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.4.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[6] $techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[7] $techmap47911\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.3.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[4] $techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[5] $techmap47913\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.2.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[2] $techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[3] $techmap47915\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.1.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[0] $techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulB[1] $techmap47917\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutM.0.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[14] $techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[15] $techmap47919\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.7.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[12] $techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[13] $techmap47921\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.6.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[10] $techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[11] $techmap47923\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.5.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[8] $techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[9] $techmap47925\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.4.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[6] $techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[7] $techmap47927\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.3.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[4] $techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[5] $techmap47929\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.2.0.0.A1DATA_16[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[2] $techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recip.b[3] $techmap47931\rasteriCEr.fragmentPipeline.fragmentPipeline.recip.lutB.1.0.0.A1DATA_16[11]
1 1
.names $auto$alumacc.cc:474:replace_alu$46356.C[8] $techmap\rasteriCEr.fragmentPipeline.fragmentPipeline.$0\TexEnvResultCalc.a[8:0][8]
1 1
.names $abc$94840$auto$simplemap.cc:309:simplemap_lut$73503[1] $techmap\serial2axis.sfifoInst.$add$../../3rdParty/sfifo.v:104$21515_Y[1]
1 1
.names $abc$94840$auto$simplemap.cc:309:simplemap_lut$73408[1] $techmap\serial2axis.spiSlave.$0\r_RX_Bit_Count[2:0][1]
1 1
.names lcd.mosi display_mosi_out
1 1
.names resetn display_reset
1 1
.names $undef display_sck_out
1 1
.names $undef lcd.bufferClean
1 1
.names clk lcd.clk
1 1
.names clk lcd.mem.clk
1 1
.names $true lcd.mem.readCs
1 1
.names lcd.memWr lcd.mem.write
1 1
.names lcd.mem.readAddr[0] lcd.mem.writeAddr[0]
1 1
.names lcd.mem.readAddr[1] lcd.mem.writeAddr[1]
1 1
.names lcd.mem.readAddr[2] lcd.mem.writeAddr[2]
1 1
.names lcd.mem.readAddr[3] lcd.mem.writeAddr[3]
1 1
.names lcd.mem.readAddr[4] lcd.mem.writeAddr[4]
1 1
.names lcd.mem.readAddr[5] lcd.mem.writeAddr[5]
1 1
.names lcd.mem.readAddr[6] lcd.mem.writeAddr[6]
1 1
.names lcd.mem.readAddr[7] lcd.mem.writeAddr[7]
1 1
.names lcd.mem.readAddr[8] lcd.mem.writeAddr[8]
1 1
.names lcd.mem.readAddr[9] lcd.mem.writeAddr[9]
1 1
.names lcd.mem.readAddr[10] lcd.mem.writeAddr[10]
1 1
.names lcd.mem.readAddr[11] lcd.mem.writeAddr[11]
1 1
.names lcd.mem.readAddr[12] lcd.mem.writeAddr[12]
1 1
.names lcd.mem.readAddr[13] lcd.mem.writeAddr[13]
1 1
.names $true lcd.mem.writeCs
1 1
.names $true lcd.mem.writeMask[0]
1 1
.names $true lcd.mem.writeMask[1]
1 1
.names $true lcd.mem.writeMask[2]
1 1
.names $true lcd.mem.writeMask[3]
1 1
.names lcd.mem.readAddr[0] lcd.memAddr[0]
1 1
.names lcd.mem.readAddr[1] lcd.memAddr[1]
1 1
.names lcd.mem.readAddr[2] lcd.memAddr[2]
1 1
.names lcd.mem.readAddr[3] lcd.memAddr[3]
1 1
.names lcd.mem.readAddr[4] lcd.memAddr[4]
1 1
.names lcd.mem.readAddr[5] lcd.memAddr[5]
1 1
.names lcd.mem.readAddr[6] lcd.memAddr[6]
1 1
.names lcd.mem.readAddr[7] lcd.memAddr[7]
1 1
.names lcd.mem.readAddr[8] lcd.memAddr[8]
1 1
.names lcd.mem.readAddr[9] lcd.memAddr[9]
1 1
.names lcd.mem.readAddr[10] lcd.memAddr[10]
1 1
.names lcd.mem.readAddr[11] lcd.memAddr[11]
1 1
.names lcd.mem.readAddr[12] lcd.memAddr[12]
1 1
.names lcd.mem.readAddr[13] lcd.memAddr[13]
1 1
.names lcd.mem.writeData[0] lcd.memIn[0]
1 1
.names lcd.mem.writeData[1] lcd.memIn[1]
1 1
.names lcd.mem.writeData[2] lcd.memIn[2]
1 1
.names lcd.mem.writeData[3] lcd.memIn[3]
1 1
.names lcd.mem.writeData[4] lcd.memIn[4]
1 1
.names lcd.mem.writeData[5] lcd.memIn[5]
1 1
.names lcd.mem.writeData[6] lcd.memIn[6]
1 1
.names lcd.mem.writeData[7] lcd.memIn[7]
1 1
.names lcd.mem.writeData[8] lcd.memIn[8]
1 1
.names lcd.mem.writeData[9] lcd.memIn[9]
1 1
.names lcd.mem.writeData[10] lcd.memIn[10]
1 1
.names lcd.mem.writeData[11] lcd.memIn[11]
1 1
.names lcd.mem.writeData[12] lcd.memIn[12]
1 1
.names lcd.mem.writeData[13] lcd.memIn[13]
1 1
.names lcd.mem.writeData[14] lcd.memIn[14]
1 1
.names lcd.mem.writeData[15] lcd.memIn[15]
1 1
.names lcd.mem.readData[0] lcd.memOut[0]
1 1
.names lcd.mem.readData[1] lcd.memOut[1]
1 1
.names lcd.mem.readData[2] lcd.memOut[2]
1 1
.names lcd.mem.readData[3] lcd.memOut[3]
1 1
.names lcd.mem.readData[4] lcd.memOut[4]
1 1
.names lcd.mem.readData[5] lcd.memOut[5]
1 1
.names lcd.mem.readData[6] lcd.memOut[6]
1 1
.names lcd.mem.readData[7] lcd.memOut[7]
1 1
.names lcd.mem.readData[8] lcd.memOut[8]
1 1
.names lcd.mem.readData[9] lcd.memOut[9]
1 1
.names lcd.mem.readData[10] lcd.memOut[10]
1 1
.names lcd.mem.readData[11] lcd.memOut[11]
1 1
.names lcd.mem.readData[12] lcd.memOut[12]
1 1
.names lcd.mem.readData[13] lcd.memOut[13]
1 1
.names lcd.mem.readData[14] lcd.memOut[14]
1 1
.names lcd.mem.readData[15] lcd.memOut[15]
1 1
.names lcd.mem.writeData[0] lcd.s_axis_tdata[0]
1 1
.names lcd.mem.writeData[1] lcd.s_axis_tdata[1]
1 1
.names lcd.mem.writeData[2] lcd.s_axis_tdata[2]
1 1
.names lcd.mem.writeData[3] lcd.s_axis_tdata[3]
1 1
.names lcd.mem.writeData[4] lcd.s_axis_tdata[4]
1 1
.names lcd.mem.writeData[5] lcd.s_axis_tdata[5]
1 1
.names lcd.mem.writeData[6] lcd.s_axis_tdata[6]
1 1
.names lcd.mem.writeData[7] lcd.s_axis_tdata[7]
1 1
.names lcd.mem.writeData[8] lcd.s_axis_tdata[8]
1 1
.names lcd.mem.writeData[9] lcd.s_axis_tdata[9]
1 1
.names lcd.mem.writeData[10] lcd.s_axis_tdata[10]
1 1
.names lcd.mem.writeData[11] lcd.s_axis_tdata[11]
1 1
.names lcd.mem.writeData[12] lcd.s_axis_tdata[12]
1 1
.names lcd.mem.writeData[13] lcd.s_axis_tdata[13]
1 1
.names lcd.mem.writeData[14] lcd.s_axis_tdata[14]
1 1
.names lcd.mem.writeData[15] lcd.s_axis_tdata[15]
1 1
.names rasteriCEr.colorBuffer.m_axis_tlast lcd.s_axis_tlast
1 1
.names rasteriCEr.colorBuffer.m_axis_tvalid lcd.s_axis_tvalid
1 1
.names $undef lcd.sck
1 1
.names $undef lcd.startTransfer
1 1
.names $undef lcd.streamAddr[14]
1 1
.names $undef lcd.streamAddr[15]
1 1
.names lcd.mem.writeData[0] m_framebuffer_axis_tdata[0]
1 1
.names lcd.mem.writeData[1] m_framebuffer_axis_tdata[1]
1 1
.names lcd.mem.writeData[2] m_framebuffer_axis_tdata[2]
1 1
.names lcd.mem.writeData[3] m_framebuffer_axis_tdata[3]
1 1
.names lcd.mem.writeData[4] m_framebuffer_axis_tdata[4]
1 1
.names lcd.mem.writeData[5] m_framebuffer_axis_tdata[5]
1 1
.names lcd.mem.writeData[6] m_framebuffer_axis_tdata[6]
1 1
.names lcd.mem.writeData[7] m_framebuffer_axis_tdata[7]
1 1
.names lcd.mem.writeData[8] m_framebuffer_axis_tdata[8]
1 1
.names lcd.mem.writeData[9] m_framebuffer_axis_tdata[9]
1 1
.names lcd.mem.writeData[10] m_framebuffer_axis_tdata[10]
1 1
.names lcd.mem.writeData[11] m_framebuffer_axis_tdata[11]
1 1
.names lcd.mem.writeData[12] m_framebuffer_axis_tdata[12]
1 1
.names lcd.mem.writeData[13] m_framebuffer_axis_tdata[13]
1 1
.names lcd.mem.writeData[14] m_framebuffer_axis_tdata[14]
1 1
.names lcd.mem.writeData[15] m_framebuffer_axis_tdata[15]
1 1
.names rasteriCEr.colorBuffer.m_axis_tlast m_framebuffer_axis_tlast
1 1
.names lcd.s_axis_tready m_framebuffer_axis_tready
1 1
.names rasteriCEr.colorBuffer.m_axis_tvalid m_framebuffer_axis_tvalid
1 1
.names clk rasteriCEr.aclk
1 1
.names rasteriCEr.commandParser.colorBufferApply rasteriCEr.colorBuffer.apply
1 1
.names rasteriCEr.commandParser.configReg[0][0] rasteriCEr.colorBuffer.clearColor[0]
1 1
.names rasteriCEr.commandParser.configReg[0][1] rasteriCEr.colorBuffer.clearColor[1]
1 1
.names rasteriCEr.commandParser.configReg[0][2] rasteriCEr.colorBuffer.clearColor[2]
1 1
.names rasteriCEr.commandParser.configReg[0][3] rasteriCEr.colorBuffer.clearColor[3]
1 1
.names rasteriCEr.commandParser.configReg[0][4] rasteriCEr.colorBuffer.clearColor[4]
1 1
.names rasteriCEr.commandParser.configReg[0][5] rasteriCEr.colorBuffer.clearColor[5]
1 1
.names rasteriCEr.commandParser.configReg[0][6] rasteriCEr.colorBuffer.clearColor[6]
1 1
.names rasteriCEr.commandParser.configReg[0][7] rasteriCEr.colorBuffer.clearColor[7]
1 1
.names rasteriCEr.commandParser.configReg[0][8] rasteriCEr.colorBuffer.clearColor[8]
1 1
.names rasteriCEr.commandParser.configReg[0][9] rasteriCEr.colorBuffer.clearColor[9]
1 1
.names rasteriCEr.commandParser.configReg[0][10] rasteriCEr.colorBuffer.clearColor[10]
1 1
.names rasteriCEr.commandParser.configReg[0][11] rasteriCEr.colorBuffer.clearColor[11]
1 1
.names rasteriCEr.commandParser.configReg[0][12] rasteriCEr.colorBuffer.clearColor[12]
1 1
.names rasteriCEr.commandParser.configReg[0][13] rasteriCEr.colorBuffer.clearColor[13]
1 1
.names rasteriCEr.commandParser.configReg[0][14] rasteriCEr.colorBuffer.clearColor[14]
1 1
.names rasteriCEr.commandParser.configReg[0][15] rasteriCEr.colorBuffer.clearColor[15]
1 1
.names clk rasteriCEr.colorBuffer.clk
1 1
.names rasteriCEr.commandParser.colorBufferCmdCommit rasteriCEr.colorBuffer.cmdCommit
1 1
.names rasteriCEr.commandParser.colorBufferCmdMemset rasteriCEr.colorBuffer.cmdMemset
1 1
.names $undef rasteriCEr.colorBuffer.counterNext[1]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[0]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[1]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[2]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[3]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[4]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[5]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[6]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[7]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[8]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[9]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[10]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[11]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[12]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusRead[13]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[0]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[1]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[2]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[3]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[4]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[5]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[6]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[7]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[8]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[9]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[10]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[11]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[12]
1 1
.names $undef rasteriCEr.colorBuffer.fbAddrBusWrite[13]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[0] rasteriCEr.colorBuffer.fbDataInBus[0]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[1] rasteriCEr.colorBuffer.fbDataInBus[1]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[2] rasteriCEr.colorBuffer.fbDataInBus[2]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[3] rasteriCEr.colorBuffer.fbDataInBus[3]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[4] rasteriCEr.colorBuffer.fbDataInBus[4]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[5] rasteriCEr.colorBuffer.fbDataInBus[5]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[6] rasteriCEr.colorBuffer.fbDataInBus[6]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[7] rasteriCEr.colorBuffer.fbDataInBus[7]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[8] rasteriCEr.colorBuffer.fbDataInBus[8]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[9] rasteriCEr.colorBuffer.fbDataInBus[9]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[10] rasteriCEr.colorBuffer.fbDataInBus[10]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[11] rasteriCEr.colorBuffer.fbDataInBus[11]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[12] rasteriCEr.colorBuffer.fbDataInBus[12]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[13] rasteriCEr.colorBuffer.fbDataInBus[13]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[14] rasteriCEr.colorBuffer.fbDataInBus[14]
1 1
.names rasteriCEr.colorBuffer.ramTile.writeData[15] rasteriCEr.colorBuffer.fbDataInBus[15]
1 1
.names rasteriCEr.colorBuffer.ramTile.write rasteriCEr.colorBuffer.fbWrBus
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.colorBuffer.fbWrMaskBus[0]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.colorBuffer.fbWrMaskBus[1]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.colorBuffer.fbWrMaskBus[2]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.colorBuffer.fbWrMaskBus[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0] rasteriCEr.colorBuffer.fragAddrRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1] rasteriCEr.colorBuffer.fragAddrRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2] rasteriCEr.colorBuffer.fragAddrRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3] rasteriCEr.colorBuffer.fragAddrRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4] rasteriCEr.colorBuffer.fragAddrRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5] rasteriCEr.colorBuffer.fragAddrRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6] rasteriCEr.colorBuffer.fragAddrRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7] rasteriCEr.colorBuffer.fragAddrRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8] rasteriCEr.colorBuffer.fragAddrRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9] rasteriCEr.colorBuffer.fragAddrRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10] rasteriCEr.colorBuffer.fragAddrRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11] rasteriCEr.colorBuffer.fragAddrRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12] rasteriCEr.colorBuffer.fragAddrRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13] rasteriCEr.colorBuffer.fragAddrRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0] rasteriCEr.colorBuffer.fragAddrWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1] rasteriCEr.colorBuffer.fragAddrWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2] rasteriCEr.colorBuffer.fragAddrWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3] rasteriCEr.colorBuffer.fragAddrWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4] rasteriCEr.colorBuffer.fragAddrWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5] rasteriCEr.colorBuffer.fragAddrWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6] rasteriCEr.colorBuffer.fragAddrWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7] rasteriCEr.colorBuffer.fragAddrWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8] rasteriCEr.colorBuffer.fragAddrWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9] rasteriCEr.colorBuffer.fragAddrWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10] rasteriCEr.colorBuffer.fragAddrWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11] rasteriCEr.colorBuffer.fragAddrWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12] rasteriCEr.colorBuffer.fragAddrWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13] rasteriCEr.colorBuffer.fragAddrWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0] rasteriCEr.colorBuffer.fragIn[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1] rasteriCEr.colorBuffer.fragIn[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2] rasteriCEr.colorBuffer.fragIn[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3] rasteriCEr.colorBuffer.fragIn[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4] rasteriCEr.colorBuffer.fragIn[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5] rasteriCEr.colorBuffer.fragIn[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6] rasteriCEr.colorBuffer.fragIn[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7] rasteriCEr.colorBuffer.fragIn[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8] rasteriCEr.colorBuffer.fragIn[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9] rasteriCEr.colorBuffer.fragIn[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10] rasteriCEr.colorBuffer.fragIn[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11] rasteriCEr.colorBuffer.fragIn[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12] rasteriCEr.colorBuffer.fragIn[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13] rasteriCEr.colorBuffer.fragIn[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14] rasteriCEr.colorBuffer.fragIn[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15] rasteriCEr.colorBuffer.fragIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0] rasteriCEr.colorBuffer.fragIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1] rasteriCEr.colorBuffer.fragIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2] rasteriCEr.colorBuffer.fragIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3] rasteriCEr.colorBuffer.fragIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4] rasteriCEr.colorBuffer.fragIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5] rasteriCEr.colorBuffer.fragIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6] rasteriCEr.colorBuffer.fragIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7] rasteriCEr.colorBuffer.fragIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8] rasteriCEr.colorBuffer.fragIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9] rasteriCEr.colorBuffer.fragIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10] rasteriCEr.colorBuffer.fragIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11] rasteriCEr.colorBuffer.fragIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12] rasteriCEr.colorBuffer.fragIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13] rasteriCEr.colorBuffer.fragIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0] rasteriCEr.colorBuffer.fragIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1] rasteriCEr.colorBuffer.fragIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2] rasteriCEr.colorBuffer.fragIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3] rasteriCEr.colorBuffer.fragIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4] rasteriCEr.colorBuffer.fragIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5] rasteriCEr.colorBuffer.fragIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6] rasteriCEr.colorBuffer.fragIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7] rasteriCEr.colorBuffer.fragIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8] rasteriCEr.colorBuffer.fragIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9] rasteriCEr.colorBuffer.fragIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10] rasteriCEr.colorBuffer.fragIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11] rasteriCEr.colorBuffer.fragIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12] rasteriCEr.colorBuffer.fragIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13] rasteriCEr.colorBuffer.fragIndexWrite[13]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.colorBuffer.fragMask[0]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.colorBuffer.fragMask[1]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.colorBuffer.fragMask[2]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.colorBuffer.fragMask[3]
1 1
.names lcd.mem.writeData[0] rasteriCEr.colorBuffer.fragOut[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.colorBuffer.fragOut[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.colorBuffer.fragOut[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.colorBuffer.fragOut[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.colorBuffer.fragOut[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.colorBuffer.fragOut[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.colorBuffer.fragOut[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.colorBuffer.fragOut[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.colorBuffer.fragOut[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.colorBuffer.fragOut[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.colorBuffer.fragOut[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.colorBuffer.fragOut[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.colorBuffer.fragOut[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.colorBuffer.fragOut[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.colorBuffer.fragOut[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.colorBuffer.fragOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0] rasteriCEr.colorBuffer.fragValIn[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1] rasteriCEr.colorBuffer.fragValIn[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2] rasteriCEr.colorBuffer.fragValIn[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3] rasteriCEr.colorBuffer.fragValIn[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4] rasteriCEr.colorBuffer.fragValIn[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5] rasteriCEr.colorBuffer.fragValIn[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6] rasteriCEr.colorBuffer.fragValIn[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7] rasteriCEr.colorBuffer.fragValIn[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8] rasteriCEr.colorBuffer.fragValIn[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9] rasteriCEr.colorBuffer.fragValIn[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10] rasteriCEr.colorBuffer.fragValIn[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11] rasteriCEr.colorBuffer.fragValIn[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12] rasteriCEr.colorBuffer.fragValIn[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13] rasteriCEr.colorBuffer.fragValIn[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14] rasteriCEr.colorBuffer.fragValIn[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15] rasteriCEr.colorBuffer.fragValIn[15]
1 1
.names lcd.mem.writeData[0] rasteriCEr.colorBuffer.fragValOut[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.colorBuffer.fragValOut[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.colorBuffer.fragValOut[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.colorBuffer.fragValOut[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.colorBuffer.fragValOut[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.colorBuffer.fragValOut[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.colorBuffer.fragValOut[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.colorBuffer.fragValOut[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.colorBuffer.fragValOut[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.colorBuffer.fragValOut[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.colorBuffer.fragValOut[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.colorBuffer.fragValOut[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.colorBuffer.fragValOut[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.colorBuffer.fragValOut[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.colorBuffer.fragValOut[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.colorBuffer.fragValOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable rasteriCEr.colorBuffer.fragWriteEnable
1 1
.names lcd.mem.writeData[0] rasteriCEr.colorBuffer.m_axis_tdata[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.colorBuffer.m_axis_tdata[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.colorBuffer.m_axis_tdata[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.colorBuffer.m_axis_tdata[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.colorBuffer.m_axis_tdata[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.colorBuffer.m_axis_tdata[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.colorBuffer.m_axis_tdata[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.colorBuffer.m_axis_tdata[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.colorBuffer.m_axis_tdata[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.colorBuffer.m_axis_tdata[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.colorBuffer.m_axis_tdata[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.colorBuffer.m_axis_tdata[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.colorBuffer.m_axis_tdata[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.colorBuffer.m_axis_tdata[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.colorBuffer.m_axis_tdata[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.colorBuffer.m_axis_tdata[15]
1 1
.names lcd.s_axis_tready rasteriCEr.colorBuffer.m_axis_tready
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[0]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[1]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[2]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[3]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[4]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[5]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[6]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[7]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[8]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[9]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[10]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[11]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[12]
1 1
.names $undef rasteriCEr.colorBuffer.memsetWriteAddr[13]
1 1
.names clk rasteriCEr.colorBuffer.ramTile.clk
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[0]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[1]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[2]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[3]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[4]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[5]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[6]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[7]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[8]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[9]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[10]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[11]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[12]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.readAddr[13]
1 1
.names $true rasteriCEr.colorBuffer.ramTile.readCs
1 1
.names lcd.mem.writeData[0] rasteriCEr.colorBuffer.ramTile.readData[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.colorBuffer.ramTile.readData[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.colorBuffer.ramTile.readData[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.colorBuffer.ramTile.readData[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.colorBuffer.ramTile.readData[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.colorBuffer.ramTile.readData[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.colorBuffer.ramTile.readData[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.colorBuffer.ramTile.readData[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.colorBuffer.ramTile.readData[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.colorBuffer.ramTile.readData[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.colorBuffer.ramTile.readData[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.colorBuffer.ramTile.readData[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.colorBuffer.ramTile.readData[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.colorBuffer.ramTile.readData[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.colorBuffer.ramTile.readData[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.colorBuffer.ramTile.readData[15]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[0]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[1]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[2]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[3]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[4]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[5]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[6]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[7]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[8]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[9]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[10]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[11]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[12]
1 1
.names $undef rasteriCEr.colorBuffer.ramTile.writeAddr[13]
1 1
.names $true rasteriCEr.colorBuffer.ramTile.writeCs
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.colorBuffer.ramTile.writeMask[0]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.colorBuffer.ramTile.writeMask[1]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.colorBuffer.ramTile.writeMask[2]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.colorBuffer.ramTile.writeMask[3]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.colorBuffer.writeStrobe[0]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.colorBuffer.writeStrobe[1]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.colorBuffer.writeStrobe[2]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.colorBuffer.writeStrobe[3]
1 1
.names rasteriCEr.colorBuffer.applied rasteriCEr.colorBufferApplied
1 1
.names rasteriCEr.commandParser.colorBufferApply rasteriCEr.colorBufferApply
1 1
.names rasteriCEr.commandParser.colorBufferCmdCommit rasteriCEr.colorBufferCmdCommit
1 1
.names rasteriCEr.commandParser.colorBufferCmdMemset rasteriCEr.colorBufferCmdMemset
1 1
.names lcd.mem.writeData[0] rasteriCEr.colorIn[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.colorIn[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.colorIn[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.colorIn[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.colorIn[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.colorIn[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.colorIn[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.colorIn[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.colorIn[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.colorIn[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.colorIn[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.colorIn[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.colorIn[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.colorIn[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.colorIn[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.colorIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0] rasteriCEr.colorIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1] rasteriCEr.colorIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2] rasteriCEr.colorIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3] rasteriCEr.colorIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4] rasteriCEr.colorIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5] rasteriCEr.colorIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6] rasteriCEr.colorIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7] rasteriCEr.colorIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8] rasteriCEr.colorIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9] rasteriCEr.colorIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10] rasteriCEr.colorIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11] rasteriCEr.colorIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12] rasteriCEr.colorIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13] rasteriCEr.colorIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0] rasteriCEr.colorIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1] rasteriCEr.colorIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2] rasteriCEr.colorIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3] rasteriCEr.colorIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4] rasteriCEr.colorIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5] rasteriCEr.colorIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6] rasteriCEr.colorIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7] rasteriCEr.colorIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8] rasteriCEr.colorIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9] rasteriCEr.colorIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10] rasteriCEr.colorIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11] rasteriCEr.colorIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12] rasteriCEr.colorIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13] rasteriCEr.colorIndexWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0] rasteriCEr.colorOut[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1] rasteriCEr.colorOut[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2] rasteriCEr.colorOut[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3] rasteriCEr.colorOut[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4] rasteriCEr.colorOut[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5] rasteriCEr.colorOut[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6] rasteriCEr.colorOut[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7] rasteriCEr.colorOut[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8] rasteriCEr.colorOut[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9] rasteriCEr.colorOut[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10] rasteriCEr.colorOut[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11] rasteriCEr.colorOut[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12] rasteriCEr.colorOut[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13] rasteriCEr.colorOut[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14] rasteriCEr.colorOut[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15] rasteriCEr.colorOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable rasteriCEr.colorWriteEnable
1 1
.names clk rasteriCEr.commandParser.aclk
1 1
.names $undef rasteriCEr.commandParser.applied
1 1
.names rasteriCEr.colorBuffer.applied rasteriCEr.commandParser.colorBufferApplied
1 1
.names rasteriCEr.commandParser.configReg[0][0] rasteriCEr.commandParser.confColorBufferClearColor[0]
1 1
.names rasteriCEr.commandParser.configReg[0][1] rasteriCEr.commandParser.confColorBufferClearColor[1]
1 1
.names rasteriCEr.commandParser.configReg[0][2] rasteriCEr.commandParser.confColorBufferClearColor[2]
1 1
.names rasteriCEr.commandParser.configReg[0][3] rasteriCEr.commandParser.confColorBufferClearColor[3]
1 1
.names rasteriCEr.commandParser.configReg[0][4] rasteriCEr.commandParser.confColorBufferClearColor[4]
1 1
.names rasteriCEr.commandParser.configReg[0][5] rasteriCEr.commandParser.confColorBufferClearColor[5]
1 1
.names rasteriCEr.commandParser.configReg[0][6] rasteriCEr.commandParser.confColorBufferClearColor[6]
1 1
.names rasteriCEr.commandParser.configReg[0][7] rasteriCEr.commandParser.confColorBufferClearColor[7]
1 1
.names rasteriCEr.commandParser.configReg[0][8] rasteriCEr.commandParser.confColorBufferClearColor[8]
1 1
.names rasteriCEr.commandParser.configReg[0][9] rasteriCEr.commandParser.confColorBufferClearColor[9]
1 1
.names rasteriCEr.commandParser.configReg[0][10] rasteriCEr.commandParser.confColorBufferClearColor[10]
1 1
.names rasteriCEr.commandParser.configReg[0][11] rasteriCEr.commandParser.confColorBufferClearColor[11]
1 1
.names rasteriCEr.commandParser.configReg[0][12] rasteriCEr.commandParser.confColorBufferClearColor[12]
1 1
.names rasteriCEr.commandParser.configReg[0][13] rasteriCEr.commandParser.confColorBufferClearColor[13]
1 1
.names rasteriCEr.commandParser.configReg[0][14] rasteriCEr.commandParser.confColorBufferClearColor[14]
1 1
.names rasteriCEr.commandParser.configReg[0][15] rasteriCEr.commandParser.confColorBufferClearColor[15]
1 1
.names rasteriCEr.commandParser.configReg[1][0] rasteriCEr.commandParser.confDepthBufferClearDepth[0]
1 1
.names rasteriCEr.commandParser.configReg[1][1] rasteriCEr.commandParser.confDepthBufferClearDepth[1]
1 1
.names rasteriCEr.commandParser.configReg[1][2] rasteriCEr.commandParser.confDepthBufferClearDepth[2]
1 1
.names rasteriCEr.commandParser.configReg[1][3] rasteriCEr.commandParser.confDepthBufferClearDepth[3]
1 1
.names rasteriCEr.commandParser.configReg[1][4] rasteriCEr.commandParser.confDepthBufferClearDepth[4]
1 1
.names rasteriCEr.commandParser.configReg[1][5] rasteriCEr.commandParser.confDepthBufferClearDepth[5]
1 1
.names rasteriCEr.commandParser.configReg[1][6] rasteriCEr.commandParser.confDepthBufferClearDepth[6]
1 1
.names rasteriCEr.commandParser.configReg[1][7] rasteriCEr.commandParser.confDepthBufferClearDepth[7]
1 1
.names rasteriCEr.commandParser.configReg[1][8] rasteriCEr.commandParser.confDepthBufferClearDepth[8]
1 1
.names rasteriCEr.commandParser.configReg[1][9] rasteriCEr.commandParser.confDepthBufferClearDepth[9]
1 1
.names rasteriCEr.commandParser.configReg[1][10] rasteriCEr.commandParser.confDepthBufferClearDepth[10]
1 1
.names rasteriCEr.commandParser.configReg[1][11] rasteriCEr.commandParser.confDepthBufferClearDepth[11]
1 1
.names rasteriCEr.commandParser.configReg[1][12] rasteriCEr.commandParser.confDepthBufferClearDepth[12]
1 1
.names rasteriCEr.commandParser.configReg[1][13] rasteriCEr.commandParser.confDepthBufferClearDepth[13]
1 1
.names rasteriCEr.commandParser.configReg[1][14] rasteriCEr.commandParser.confDepthBufferClearDepth[14]
1 1
.names rasteriCEr.commandParser.configReg[1][15] rasteriCEr.commandParser.confDepthBufferClearDepth[15]
1 1
.names rasteriCEr.commandParser.configReg[2][0] rasteriCEr.commandParser.confReg1[0]
1 1
.names rasteriCEr.commandParser.configReg[2][1] rasteriCEr.commandParser.confReg1[1]
1 1
.names rasteriCEr.commandParser.configReg[2][2] rasteriCEr.commandParser.confReg1[2]
1 1
.names rasteriCEr.commandParser.configReg[2][3] rasteriCEr.commandParser.confReg1[3]
1 1
.names rasteriCEr.commandParser.configReg[2][4] rasteriCEr.commandParser.confReg1[4]
1 1
.names rasteriCEr.commandParser.configReg[2][5] rasteriCEr.commandParser.confReg1[5]
1 1
.names rasteriCEr.commandParser.configReg[2][6] rasteriCEr.commandParser.confReg1[6]
1 1
.names rasteriCEr.commandParser.configReg[2][7] rasteriCEr.commandParser.confReg1[7]
1 1
.names rasteriCEr.commandParser.configReg[2][8] rasteriCEr.commandParser.confReg1[8]
1 1
.names rasteriCEr.commandParser.configReg[2][9] rasteriCEr.commandParser.confReg1[9]
1 1
.names rasteriCEr.commandParser.configReg[2][10] rasteriCEr.commandParser.confReg1[10]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.commandParser.confReg1[11]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.commandParser.confReg1[12]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.commandParser.confReg1[13]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.commandParser.confReg1[14]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.commandParser.confReg1[15]
1 1
.names rasteriCEr.commandParser.configReg[3][0] rasteriCEr.commandParser.confReg2[0]
1 1
.names rasteriCEr.commandParser.configReg[3][1] rasteriCEr.commandParser.confReg2[1]
1 1
.names rasteriCEr.commandParser.configReg[3][2] rasteriCEr.commandParser.confReg2[2]
1 1
.names rasteriCEr.commandParser.configReg[3][3] rasteriCEr.commandParser.confReg2[3]
1 1
.names rasteriCEr.commandParser.configReg[3][4] rasteriCEr.commandParser.confReg2[4]
1 1
.names rasteriCEr.commandParser.configReg[3][5] rasteriCEr.commandParser.confReg2[5]
1 1
.names rasteriCEr.commandParser.configReg[3][6] rasteriCEr.commandParser.confReg2[6]
1 1
.names rasteriCEr.commandParser.configReg[3][7] rasteriCEr.commandParser.confReg2[7]
1 1
.names rasteriCEr.commandParser.configReg[3][8] rasteriCEr.commandParser.confReg2[8]
1 1
.names rasteriCEr.commandParser.configReg[3][9] rasteriCEr.commandParser.confReg2[9]
1 1
.names rasteriCEr.commandParser.configReg[3][10] rasteriCEr.commandParser.confReg2[10]
1 1
.names rasteriCEr.commandParser.configReg[3][11] rasteriCEr.commandParser.confReg2[11]
1 1
.names rasteriCEr.commandParser.configReg[3][12] rasteriCEr.commandParser.confReg2[12]
1 1
.names rasteriCEr.commandParser.configReg[3][13] rasteriCEr.commandParser.confReg2[13]
1 1
.names $undef rasteriCEr.commandParser.confReg2[14]
1 1
.names $undef rasteriCEr.commandParser.confReg2[15]
1 1
.names $undef rasteriCEr.commandParser.confTextureEnvColor[0]
1 1
.names $undef rasteriCEr.commandParser.confTextureEnvColor[1]
1 1
.names $undef rasteriCEr.commandParser.confTextureEnvColor[2]
1 1
.names $undef rasteriCEr.commandParser.confTextureEnvColor[3]
1 1
.names rasteriCEr.commandParser.configReg[4][4] rasteriCEr.commandParser.confTextureEnvColor[4]
1 1
.names rasteriCEr.commandParser.configReg[4][5] rasteriCEr.commandParser.confTextureEnvColor[5]
1 1
.names rasteriCEr.commandParser.configReg[4][6] rasteriCEr.commandParser.confTextureEnvColor[6]
1 1
.names rasteriCEr.commandParser.configReg[4][7] rasteriCEr.commandParser.confTextureEnvColor[7]
1 1
.names rasteriCEr.commandParser.configReg[4][8] rasteriCEr.commandParser.confTextureEnvColor[8]
1 1
.names rasteriCEr.commandParser.configReg[4][9] rasteriCEr.commandParser.confTextureEnvColor[9]
1 1
.names rasteriCEr.commandParser.configReg[4][10] rasteriCEr.commandParser.confTextureEnvColor[10]
1 1
.names rasteriCEr.commandParser.configReg[4][11] rasteriCEr.commandParser.confTextureEnvColor[11]
1 1
.names rasteriCEr.commandParser.configReg[4][12] rasteriCEr.commandParser.confTextureEnvColor[12]
1 1
.names rasteriCEr.commandParser.configReg[4][13] rasteriCEr.commandParser.confTextureEnvColor[13]
1 1
.names rasteriCEr.commandParser.configReg[4][14] rasteriCEr.commandParser.confTextureEnvColor[14]
1 1
.names rasteriCEr.commandParser.configReg[4][15] rasteriCEr.commandParser.confTextureEnvColor[15]
1 1
.names $undef rasteriCEr.commandParser.configReg[3][14]
1 1
.names $undef rasteriCEr.commandParser.configReg[3][15]
1 1
.names $undef rasteriCEr.commandParser.configReg[4][0]
1 1
.names $undef rasteriCEr.commandParser.configReg[4][1]
1 1
.names $undef rasteriCEr.commandParser.configReg[4][2]
1 1
.names $undef rasteriCEr.commandParser.configReg[4][3]
1 1
.names rasteriCEr.depthBuffer.applied rasteriCEr.commandParser.depthBufferApplied
1 1
.names rasteriCEr.rop.s_axis_tready rasteriCEr.commandParser.m_rasterizer_axis_tready
1 1
.names $true rasteriCEr.commandParser.m_texture_axis_tready
1 1
.names $undef rasteriCEr.commandParser.pixelInPipeline
1 1
.names resetn rasteriCEr.commandParser.resetn
1 1
.names serial2axis.m_axis_tdata[0] rasteriCEr.commandParser.s_cmd_axis_tdata[0]
1 1
.names serial2axis.m_axis_tdata[1] rasteriCEr.commandParser.s_cmd_axis_tdata[1]
1 1
.names serial2axis.m_axis_tdata[2] rasteriCEr.commandParser.s_cmd_axis_tdata[2]
1 1
.names serial2axis.m_axis_tdata[3] rasteriCEr.commandParser.s_cmd_axis_tdata[3]
1 1
.names serial2axis.m_axis_tdata[4] rasteriCEr.commandParser.s_cmd_axis_tdata[4]
1 1
.names serial2axis.m_axis_tdata[5] rasteriCEr.commandParser.s_cmd_axis_tdata[5]
1 1
.names serial2axis.m_axis_tdata[6] rasteriCEr.commandParser.s_cmd_axis_tdata[6]
1 1
.names serial2axis.m_axis_tdata[7] rasteriCEr.commandParser.s_cmd_axis_tdata[7]
1 1
.names serial2axis.m_axis_tdata[8] rasteriCEr.commandParser.s_cmd_axis_tdata[8]
1 1
.names serial2axis.m_axis_tdata[9] rasteriCEr.commandParser.s_cmd_axis_tdata[9]
1 1
.names serial2axis.m_axis_tdata[10] rasteriCEr.commandParser.s_cmd_axis_tdata[10]
1 1
.names serial2axis.m_axis_tdata[11] rasteriCEr.commandParser.s_cmd_axis_tdata[11]
1 1
.names serial2axis.m_axis_tdata[12] rasteriCEr.commandParser.s_cmd_axis_tdata[12]
1 1
.names serial2axis.m_axis_tdata[13] rasteriCEr.commandParser.s_cmd_axis_tdata[13]
1 1
.names serial2axis.m_axis_tdata[14] rasteriCEr.commandParser.s_cmd_axis_tdata[14]
1 1
.names serial2axis.m_axis_tdata[15] rasteriCEr.commandParser.s_cmd_axis_tdata[15]
1 1
.names serial2axis.m_axis_tdata[16] rasteriCEr.commandParser.s_cmd_axis_tdata[16]
1 1
.names serial2axis.m_axis_tdata[17] rasteriCEr.commandParser.s_cmd_axis_tdata[17]
1 1
.names serial2axis.m_axis_tdata[18] rasteriCEr.commandParser.s_cmd_axis_tdata[18]
1 1
.names serial2axis.m_axis_tdata[19] rasteriCEr.commandParser.s_cmd_axis_tdata[19]
1 1
.names serial2axis.m_axis_tdata[20] rasteriCEr.commandParser.s_cmd_axis_tdata[20]
1 1
.names serial2axis.m_axis_tdata[21] rasteriCEr.commandParser.s_cmd_axis_tdata[21]
1 1
.names serial2axis.m_axis_tdata[22] rasteriCEr.commandParser.s_cmd_axis_tdata[22]
1 1
.names serial2axis.m_axis_tdata[23] rasteriCEr.commandParser.s_cmd_axis_tdata[23]
1 1
.names serial2axis.m_axis_tdata[24] rasteriCEr.commandParser.s_cmd_axis_tdata[24]
1 1
.names serial2axis.m_axis_tdata[25] rasteriCEr.commandParser.s_cmd_axis_tdata[25]
1 1
.names serial2axis.m_axis_tdata[26] rasteriCEr.commandParser.s_cmd_axis_tdata[26]
1 1
.names serial2axis.m_axis_tdata[27] rasteriCEr.commandParser.s_cmd_axis_tdata[27]
1 1
.names serial2axis.m_axis_tdata[28] rasteriCEr.commandParser.s_cmd_axis_tdata[28]
1 1
.names serial2axis.m_axis_tdata[29] rasteriCEr.commandParser.s_cmd_axis_tdata[29]
1 1
.names serial2axis.m_axis_tdata[30] rasteriCEr.commandParser.s_cmd_axis_tdata[30]
1 1
.names serial2axis.m_axis_tdata[31] rasteriCEr.commandParser.s_cmd_axis_tdata[31]
1 1
.names serial2axis.m_axis_tvalid rasteriCEr.commandParser.s_cmd_axis_tvalid
1 1
.names rasteriCEr.commandParser.configReg[0][0] rasteriCEr.confColorBufferClearColor[0]
1 1
.names rasteriCEr.commandParser.configReg[0][1] rasteriCEr.confColorBufferClearColor[1]
1 1
.names rasteriCEr.commandParser.configReg[0][2] rasteriCEr.confColorBufferClearColor[2]
1 1
.names rasteriCEr.commandParser.configReg[0][3] rasteriCEr.confColorBufferClearColor[3]
1 1
.names rasteriCEr.commandParser.configReg[0][4] rasteriCEr.confColorBufferClearColor[4]
1 1
.names rasteriCEr.commandParser.configReg[0][5] rasteriCEr.confColorBufferClearColor[5]
1 1
.names rasteriCEr.commandParser.configReg[0][6] rasteriCEr.confColorBufferClearColor[6]
1 1
.names rasteriCEr.commandParser.configReg[0][7] rasteriCEr.confColorBufferClearColor[7]
1 1
.names rasteriCEr.commandParser.configReg[0][8] rasteriCEr.confColorBufferClearColor[8]
1 1
.names rasteriCEr.commandParser.configReg[0][9] rasteriCEr.confColorBufferClearColor[9]
1 1
.names rasteriCEr.commandParser.configReg[0][10] rasteriCEr.confColorBufferClearColor[10]
1 1
.names rasteriCEr.commandParser.configReg[0][11] rasteriCEr.confColorBufferClearColor[11]
1 1
.names rasteriCEr.commandParser.configReg[0][12] rasteriCEr.confColorBufferClearColor[12]
1 1
.names rasteriCEr.commandParser.configReg[0][13] rasteriCEr.confColorBufferClearColor[13]
1 1
.names rasteriCEr.commandParser.configReg[0][14] rasteriCEr.confColorBufferClearColor[14]
1 1
.names rasteriCEr.commandParser.configReg[0][15] rasteriCEr.confColorBufferClearColor[15]
1 1
.names rasteriCEr.commandParser.configReg[1][0] rasteriCEr.confDepthBufferClearDepth[0]
1 1
.names rasteriCEr.commandParser.configReg[1][1] rasteriCEr.confDepthBufferClearDepth[1]
1 1
.names rasteriCEr.commandParser.configReg[1][2] rasteriCEr.confDepthBufferClearDepth[2]
1 1
.names rasteriCEr.commandParser.configReg[1][3] rasteriCEr.confDepthBufferClearDepth[3]
1 1
.names rasteriCEr.commandParser.configReg[1][4] rasteriCEr.confDepthBufferClearDepth[4]
1 1
.names rasteriCEr.commandParser.configReg[1][5] rasteriCEr.confDepthBufferClearDepth[5]
1 1
.names rasteriCEr.commandParser.configReg[1][6] rasteriCEr.confDepthBufferClearDepth[6]
1 1
.names rasteriCEr.commandParser.configReg[1][7] rasteriCEr.confDepthBufferClearDepth[7]
1 1
.names rasteriCEr.commandParser.configReg[1][8] rasteriCEr.confDepthBufferClearDepth[8]
1 1
.names rasteriCEr.commandParser.configReg[1][9] rasteriCEr.confDepthBufferClearDepth[9]
1 1
.names rasteriCEr.commandParser.configReg[1][10] rasteriCEr.confDepthBufferClearDepth[10]
1 1
.names rasteriCEr.commandParser.configReg[1][11] rasteriCEr.confDepthBufferClearDepth[11]
1 1
.names rasteriCEr.commandParser.configReg[1][12] rasteriCEr.confDepthBufferClearDepth[12]
1 1
.names rasteriCEr.commandParser.configReg[1][13] rasteriCEr.confDepthBufferClearDepth[13]
1 1
.names rasteriCEr.commandParser.configReg[1][14] rasteriCEr.confDepthBufferClearDepth[14]
1 1
.names rasteriCEr.commandParser.configReg[1][15] rasteriCEr.confDepthBufferClearDepth[15]
1 1
.names rasteriCEr.commandParser.configReg[2][0] rasteriCEr.confReg1[0]
1 1
.names rasteriCEr.commandParser.configReg[2][1] rasteriCEr.confReg1[1]
1 1
.names rasteriCEr.commandParser.configReg[2][2] rasteriCEr.confReg1[2]
1 1
.names rasteriCEr.commandParser.configReg[2][3] rasteriCEr.confReg1[3]
1 1
.names rasteriCEr.commandParser.configReg[2][4] rasteriCEr.confReg1[4]
1 1
.names rasteriCEr.commandParser.configReg[2][5] rasteriCEr.confReg1[5]
1 1
.names rasteriCEr.commandParser.configReg[2][6] rasteriCEr.confReg1[6]
1 1
.names rasteriCEr.commandParser.configReg[2][7] rasteriCEr.confReg1[7]
1 1
.names rasteriCEr.commandParser.configReg[2][8] rasteriCEr.confReg1[8]
1 1
.names rasteriCEr.commandParser.configReg[2][9] rasteriCEr.confReg1[9]
1 1
.names rasteriCEr.commandParser.configReg[2][10] rasteriCEr.confReg1[10]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.confReg1[11]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.confReg1[12]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.confReg1[13]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.confReg1[14]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.confReg1[15]
1 1
.names rasteriCEr.commandParser.configReg[3][0] rasteriCEr.confReg2[0]
1 1
.names rasteriCEr.commandParser.configReg[3][1] rasteriCEr.confReg2[1]
1 1
.names rasteriCEr.commandParser.configReg[3][2] rasteriCEr.confReg2[2]
1 1
.names rasteriCEr.commandParser.configReg[3][3] rasteriCEr.confReg2[3]
1 1
.names rasteriCEr.commandParser.configReg[3][4] rasteriCEr.confReg2[4]
1 1
.names rasteriCEr.commandParser.configReg[3][5] rasteriCEr.confReg2[5]
1 1
.names rasteriCEr.commandParser.configReg[3][6] rasteriCEr.confReg2[6]
1 1
.names rasteriCEr.commandParser.configReg[3][7] rasteriCEr.confReg2[7]
1 1
.names rasteriCEr.commandParser.configReg[3][8] rasteriCEr.confReg2[8]
1 1
.names rasteriCEr.commandParser.configReg[3][9] rasteriCEr.confReg2[9]
1 1
.names rasteriCEr.commandParser.configReg[3][10] rasteriCEr.confReg2[10]
1 1
.names rasteriCEr.commandParser.configReg[3][11] rasteriCEr.confReg2[11]
1 1
.names rasteriCEr.commandParser.configReg[3][12] rasteriCEr.confReg2[12]
1 1
.names rasteriCEr.commandParser.configReg[3][13] rasteriCEr.confReg2[13]
1 1
.names $undef rasteriCEr.confReg2[14]
1 1
.names $undef rasteriCEr.confReg2[15]
1 1
.names $undef rasteriCEr.confTextureEnvColor[0]
1 1
.names $undef rasteriCEr.confTextureEnvColor[1]
1 1
.names $undef rasteriCEr.confTextureEnvColor[2]
1 1
.names $undef rasteriCEr.confTextureEnvColor[3]
1 1
.names rasteriCEr.commandParser.configReg[4][4] rasteriCEr.confTextureEnvColor[4]
1 1
.names rasteriCEr.commandParser.configReg[4][5] rasteriCEr.confTextureEnvColor[5]
1 1
.names rasteriCEr.commandParser.configReg[4][6] rasteriCEr.confTextureEnvColor[6]
1 1
.names rasteriCEr.commandParser.configReg[4][7] rasteriCEr.confTextureEnvColor[7]
1 1
.names rasteriCEr.commandParser.configReg[4][8] rasteriCEr.confTextureEnvColor[8]
1 1
.names rasteriCEr.commandParser.configReg[4][9] rasteriCEr.confTextureEnvColor[9]
1 1
.names rasteriCEr.commandParser.configReg[4][10] rasteriCEr.confTextureEnvColor[10]
1 1
.names rasteriCEr.commandParser.configReg[4][11] rasteriCEr.confTextureEnvColor[11]
1 1
.names rasteriCEr.commandParser.configReg[4][12] rasteriCEr.confTextureEnvColor[12]
1 1
.names rasteriCEr.commandParser.configReg[4][13] rasteriCEr.confTextureEnvColor[13]
1 1
.names rasteriCEr.commandParser.configReg[4][14] rasteriCEr.confTextureEnvColor[14]
1 1
.names rasteriCEr.commandParser.configReg[4][15] rasteriCEr.confTextureEnvColor[15]
1 1
.names rasteriCEr.commandParser.depthBufferApply rasteriCEr.depthBuffer.apply
1 1
.names rasteriCEr.commandParser.configReg[1][0] rasteriCEr.depthBuffer.clearColor[0]
1 1
.names rasteriCEr.commandParser.configReg[1][1] rasteriCEr.depthBuffer.clearColor[1]
1 1
.names rasteriCEr.commandParser.configReg[1][2] rasteriCEr.depthBuffer.clearColor[2]
1 1
.names rasteriCEr.commandParser.configReg[1][3] rasteriCEr.depthBuffer.clearColor[3]
1 1
.names rasteriCEr.commandParser.configReg[1][4] rasteriCEr.depthBuffer.clearColor[4]
1 1
.names rasteriCEr.commandParser.configReg[1][5] rasteriCEr.depthBuffer.clearColor[5]
1 1
.names rasteriCEr.commandParser.configReg[1][6] rasteriCEr.depthBuffer.clearColor[6]
1 1
.names rasteriCEr.commandParser.configReg[1][7] rasteriCEr.depthBuffer.clearColor[7]
1 1
.names rasteriCEr.commandParser.configReg[1][8] rasteriCEr.depthBuffer.clearColor[8]
1 1
.names rasteriCEr.commandParser.configReg[1][9] rasteriCEr.depthBuffer.clearColor[9]
1 1
.names rasteriCEr.commandParser.configReg[1][10] rasteriCEr.depthBuffer.clearColor[10]
1 1
.names rasteriCEr.commandParser.configReg[1][11] rasteriCEr.depthBuffer.clearColor[11]
1 1
.names rasteriCEr.commandParser.configReg[1][12] rasteriCEr.depthBuffer.clearColor[12]
1 1
.names rasteriCEr.commandParser.configReg[1][13] rasteriCEr.depthBuffer.clearColor[13]
1 1
.names rasteriCEr.commandParser.configReg[1][14] rasteriCEr.depthBuffer.clearColor[14]
1 1
.names rasteriCEr.commandParser.configReg[1][15] rasteriCEr.depthBuffer.clearColor[15]
1 1
.names clk rasteriCEr.depthBuffer.clk
1 1
.names rasteriCEr.commandParser.depthBufferCmdCommit rasteriCEr.depthBuffer.cmdCommit
1 1
.names rasteriCEr.commandParser.depthBufferCmdMemset rasteriCEr.depthBuffer.cmdMemset
1 1
.names $undef rasteriCEr.depthBuffer.counterNext[1]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[0]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[1]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[2]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[3]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[4]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[5]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[6]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[7]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[8]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[9]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[10]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[11]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[12]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusRead[13]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[0]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[1]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[2]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[3]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[4]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[5]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[6]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[7]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[8]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[9]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[10]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[11]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[12]
1 1
.names $undef rasteriCEr.depthBuffer.fbAddrBusWrite[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[0] rasteriCEr.depthBuffer.fbDataInBus[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[1] rasteriCEr.depthBuffer.fbDataInBus[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[2] rasteriCEr.depthBuffer.fbDataInBus[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[3] rasteriCEr.depthBuffer.fbDataInBus[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[4] rasteriCEr.depthBuffer.fbDataInBus[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[5] rasteriCEr.depthBuffer.fbDataInBus[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[6] rasteriCEr.depthBuffer.fbDataInBus[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[7] rasteriCEr.depthBuffer.fbDataInBus[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[8] rasteriCEr.depthBuffer.fbDataInBus[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[9] rasteriCEr.depthBuffer.fbDataInBus[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[10] rasteriCEr.depthBuffer.fbDataInBus[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[11] rasteriCEr.depthBuffer.fbDataInBus[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[12] rasteriCEr.depthBuffer.fbDataInBus[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[13] rasteriCEr.depthBuffer.fbDataInBus[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[14] rasteriCEr.depthBuffer.fbDataInBus[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.writeData[15] rasteriCEr.depthBuffer.fbDataInBus[15]
1 1
.names rasteriCEr.depthBuffer.ramTile.write rasteriCEr.depthBuffer.fbWrBus
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fbWrMaskBus[0]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fbWrMaskBus[1]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fbWrMaskBus[2]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fbWrMaskBus[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0] rasteriCEr.depthBuffer.fragAddrRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1] rasteriCEr.depthBuffer.fragAddrRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2] rasteriCEr.depthBuffer.fragAddrRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3] rasteriCEr.depthBuffer.fragAddrRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4] rasteriCEr.depthBuffer.fragAddrRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5] rasteriCEr.depthBuffer.fragAddrRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6] rasteriCEr.depthBuffer.fragAddrRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7] rasteriCEr.depthBuffer.fragAddrRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8] rasteriCEr.depthBuffer.fragAddrRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9] rasteriCEr.depthBuffer.fragAddrRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10] rasteriCEr.depthBuffer.fragAddrRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11] rasteriCEr.depthBuffer.fragAddrRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12] rasteriCEr.depthBuffer.fragAddrRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13] rasteriCEr.depthBuffer.fragAddrRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0] rasteriCEr.depthBuffer.fragAddrWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1] rasteriCEr.depthBuffer.fragAddrWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2] rasteriCEr.depthBuffer.fragAddrWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3] rasteriCEr.depthBuffer.fragAddrWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4] rasteriCEr.depthBuffer.fragAddrWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5] rasteriCEr.depthBuffer.fragAddrWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6] rasteriCEr.depthBuffer.fragAddrWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7] rasteriCEr.depthBuffer.fragAddrWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8] rasteriCEr.depthBuffer.fragAddrWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9] rasteriCEr.depthBuffer.fragAddrWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10] rasteriCEr.depthBuffer.fragAddrWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11] rasteriCEr.depthBuffer.fragAddrWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12] rasteriCEr.depthBuffer.fragAddrWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13] rasteriCEr.depthBuffer.fragAddrWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0] rasteriCEr.depthBuffer.fragIn[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1] rasteriCEr.depthBuffer.fragIn[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2] rasteriCEr.depthBuffer.fragIn[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3] rasteriCEr.depthBuffer.fragIn[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4] rasteriCEr.depthBuffer.fragIn[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5] rasteriCEr.depthBuffer.fragIn[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6] rasteriCEr.depthBuffer.fragIn[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7] rasteriCEr.depthBuffer.fragIn[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8] rasteriCEr.depthBuffer.fragIn[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9] rasteriCEr.depthBuffer.fragIn[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10] rasteriCEr.depthBuffer.fragIn[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11] rasteriCEr.depthBuffer.fragIn[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12] rasteriCEr.depthBuffer.fragIn[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13] rasteriCEr.depthBuffer.fragIn[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14] rasteriCEr.depthBuffer.fragIn[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15] rasteriCEr.depthBuffer.fragIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0] rasteriCEr.depthBuffer.fragIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1] rasteriCEr.depthBuffer.fragIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2] rasteriCEr.depthBuffer.fragIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3] rasteriCEr.depthBuffer.fragIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4] rasteriCEr.depthBuffer.fragIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5] rasteriCEr.depthBuffer.fragIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6] rasteriCEr.depthBuffer.fragIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7] rasteriCEr.depthBuffer.fragIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8] rasteriCEr.depthBuffer.fragIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9] rasteriCEr.depthBuffer.fragIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10] rasteriCEr.depthBuffer.fragIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11] rasteriCEr.depthBuffer.fragIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12] rasteriCEr.depthBuffer.fragIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13] rasteriCEr.depthBuffer.fragIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0] rasteriCEr.depthBuffer.fragIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1] rasteriCEr.depthBuffer.fragIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2] rasteriCEr.depthBuffer.fragIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3] rasteriCEr.depthBuffer.fragIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4] rasteriCEr.depthBuffer.fragIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5] rasteriCEr.depthBuffer.fragIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6] rasteriCEr.depthBuffer.fragIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7] rasteriCEr.depthBuffer.fragIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8] rasteriCEr.depthBuffer.fragIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9] rasteriCEr.depthBuffer.fragIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10] rasteriCEr.depthBuffer.fragIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11] rasteriCEr.depthBuffer.fragIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12] rasteriCEr.depthBuffer.fragIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13] rasteriCEr.depthBuffer.fragIndexWrite[13]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fragMask[0]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fragMask[1]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fragMask[2]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.fragMask[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.depthBuffer.fragOut[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.depthBuffer.fragOut[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.depthBuffer.fragOut[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.depthBuffer.fragOut[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.depthBuffer.fragOut[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.depthBuffer.fragOut[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.depthBuffer.fragOut[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.depthBuffer.fragOut[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.depthBuffer.fragOut[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.depthBuffer.fragOut[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.depthBuffer.fragOut[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.depthBuffer.fragOut[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.depthBuffer.fragOut[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.depthBuffer.fragOut[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.depthBuffer.fragOut[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.depthBuffer.fragOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0] rasteriCEr.depthBuffer.fragValIn[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1] rasteriCEr.depthBuffer.fragValIn[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2] rasteriCEr.depthBuffer.fragValIn[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3] rasteriCEr.depthBuffer.fragValIn[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4] rasteriCEr.depthBuffer.fragValIn[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5] rasteriCEr.depthBuffer.fragValIn[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6] rasteriCEr.depthBuffer.fragValIn[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7] rasteriCEr.depthBuffer.fragValIn[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8] rasteriCEr.depthBuffer.fragValIn[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9] rasteriCEr.depthBuffer.fragValIn[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10] rasteriCEr.depthBuffer.fragValIn[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11] rasteriCEr.depthBuffer.fragValIn[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12] rasteriCEr.depthBuffer.fragValIn[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13] rasteriCEr.depthBuffer.fragValIn[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14] rasteriCEr.depthBuffer.fragValIn[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15] rasteriCEr.depthBuffer.fragValIn[15]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.depthBuffer.fragValOut[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.depthBuffer.fragValOut[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.depthBuffer.fragValOut[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.depthBuffer.fragValOut[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.depthBuffer.fragValOut[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.depthBuffer.fragValOut[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.depthBuffer.fragValOut[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.depthBuffer.fragValOut[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.depthBuffer.fragValOut[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.depthBuffer.fragValOut[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.depthBuffer.fragValOut[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.depthBuffer.fragValOut[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.depthBuffer.fragValOut[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.depthBuffer.fragValOut[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.depthBuffer.fragValOut[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.depthBuffer.fragValOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable rasteriCEr.depthBuffer.fragWriteEnable
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.depthBuffer.m_axis_tdata[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.depthBuffer.m_axis_tdata[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.depthBuffer.m_axis_tdata[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.depthBuffer.m_axis_tdata[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.depthBuffer.m_axis_tdata[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.depthBuffer.m_axis_tdata[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.depthBuffer.m_axis_tdata[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.depthBuffer.m_axis_tdata[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.depthBuffer.m_axis_tdata[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.depthBuffer.m_axis_tdata[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.depthBuffer.m_axis_tdata[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.depthBuffer.m_axis_tdata[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.depthBuffer.m_axis_tdata[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.depthBuffer.m_axis_tdata[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.depthBuffer.m_axis_tdata[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.depthBuffer.m_axis_tdata[15]
1 1
.names $true rasteriCEr.depthBuffer.m_axis_tready
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[0]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[1]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[2]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[3]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[4]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[5]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[6]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[7]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[8]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[9]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[10]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[11]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[12]
1 1
.names $undef rasteriCEr.depthBuffer.memsetWriteAddr[13]
1 1
.names clk rasteriCEr.depthBuffer.ramTile.clk
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[0]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[1]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[2]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[3]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[4]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[5]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[6]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[7]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[8]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[9]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[10]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[11]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[12]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.readAddr[13]
1 1
.names $true rasteriCEr.depthBuffer.ramTile.readCs
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[0]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[1]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[2]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[3]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[4]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[5]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[6]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[7]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[8]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[9]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[10]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[11]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[12]
1 1
.names $undef rasteriCEr.depthBuffer.ramTile.writeAddr[13]
1 1
.names $true rasteriCEr.depthBuffer.ramTile.writeCs
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.ramTile.writeMask[0]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.ramTile.writeMask[1]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.ramTile.writeMask[2]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.ramTile.writeMask[3]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.writeStrobe[0]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.writeStrobe[1]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.writeStrobe[2]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.depthBuffer.writeStrobe[3]
1 1
.names rasteriCEr.depthBuffer.applied rasteriCEr.depthBufferApplied
1 1
.names rasteriCEr.commandParser.depthBufferApply rasteriCEr.depthBufferApply
1 1
.names rasteriCEr.commandParser.depthBufferCmdCommit rasteriCEr.depthBufferCmdCommit
1 1
.names rasteriCEr.commandParser.depthBufferCmdMemset rasteriCEr.depthBufferCmdMemset
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.depthIn[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.depthIn[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.depthIn[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.depthIn[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.depthIn[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.depthIn[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.depthIn[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.depthIn[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.depthIn[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.depthIn[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.depthIn[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.depthIn[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.depthIn[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.depthIn[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.depthIn[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.depthIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0] rasteriCEr.depthIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1] rasteriCEr.depthIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2] rasteriCEr.depthIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3] rasteriCEr.depthIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4] rasteriCEr.depthIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5] rasteriCEr.depthIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6] rasteriCEr.depthIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7] rasteriCEr.depthIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8] rasteriCEr.depthIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9] rasteriCEr.depthIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10] rasteriCEr.depthIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11] rasteriCEr.depthIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12] rasteriCEr.depthIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13] rasteriCEr.depthIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0] rasteriCEr.depthIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1] rasteriCEr.depthIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2] rasteriCEr.depthIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3] rasteriCEr.depthIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4] rasteriCEr.depthIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5] rasteriCEr.depthIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6] rasteriCEr.depthIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7] rasteriCEr.depthIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8] rasteriCEr.depthIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9] rasteriCEr.depthIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10] rasteriCEr.depthIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11] rasteriCEr.depthIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12] rasteriCEr.depthIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13] rasteriCEr.depthIndexWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0] rasteriCEr.depthOut[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1] rasteriCEr.depthOut[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2] rasteriCEr.depthOut[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3] rasteriCEr.depthOut[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4] rasteriCEr.depthOut[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5] rasteriCEr.depthOut[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6] rasteriCEr.depthOut[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7] rasteriCEr.depthOut[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8] rasteriCEr.depthOut[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9] rasteriCEr.depthOut[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10] rasteriCEr.depthOut[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11] rasteriCEr.depthOut[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12] rasteriCEr.depthOut[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13] rasteriCEr.depthOut[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14] rasteriCEr.depthOut[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15] rasteriCEr.depthOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable rasteriCEr.depthWriteEnable
1 1
.names clk rasteriCEr.fragmentPipeline.clk
1 1
.names lcd.mem.writeData[0] rasteriCEr.fragmentPipeline.colorIn[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.fragmentPipeline.colorIn[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.fragmentPipeline.colorIn[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.fragmentPipeline.colorIn[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.fragmentPipeline.colorIn[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.fragmentPipeline.colorIn[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.fragmentPipeline.colorIn[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.fragmentPipeline.colorIn[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.fragmentPipeline.colorIn[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.fragmentPipeline.colorIn[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.fragmentPipeline.colorIn[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.fragmentPipeline.colorIn[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.fragmentPipeline.colorIn[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.fragmentPipeline.colorIn[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.fragmentPipeline.colorIn[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.fragmentPipeline.colorIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[0] rasteriCEr.fragmentPipeline.colorIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[1] rasteriCEr.fragmentPipeline.colorIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[2] rasteriCEr.fragmentPipeline.colorIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[3] rasteriCEr.fragmentPipeline.colorIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[4] rasteriCEr.fragmentPipeline.colorIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[5] rasteriCEr.fragmentPipeline.colorIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[6] rasteriCEr.fragmentPipeline.colorIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[7] rasteriCEr.fragmentPipeline.colorIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[8] rasteriCEr.fragmentPipeline.colorIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[9] rasteriCEr.fragmentPipeline.colorIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[10] rasteriCEr.fragmentPipeline.colorIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[11] rasteriCEr.fragmentPipeline.colorIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[12] rasteriCEr.fragmentPipeline.colorIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexRead[13] rasteriCEr.fragmentPipeline.colorIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[0] rasteriCEr.fragmentPipeline.colorIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[1] rasteriCEr.fragmentPipeline.colorIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[2] rasteriCEr.fragmentPipeline.colorIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[3] rasteriCEr.fragmentPipeline.colorIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[4] rasteriCEr.fragmentPipeline.colorIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[5] rasteriCEr.fragmentPipeline.colorIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[6] rasteriCEr.fragmentPipeline.colorIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[7] rasteriCEr.fragmentPipeline.colorIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[8] rasteriCEr.fragmentPipeline.colorIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[9] rasteriCEr.fragmentPipeline.colorIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[10] rasteriCEr.fragmentPipeline.colorIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[11] rasteriCEr.fragmentPipeline.colorIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[12] rasteriCEr.fragmentPipeline.colorIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorIndexWrite[13] rasteriCEr.fragmentPipeline.colorIndexWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[0] rasteriCEr.fragmentPipeline.colorOut[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[1] rasteriCEr.fragmentPipeline.colorOut[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[2] rasteriCEr.fragmentPipeline.colorOut[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[3] rasteriCEr.fragmentPipeline.colorOut[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[4] rasteriCEr.fragmentPipeline.colorOut[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[5] rasteriCEr.fragmentPipeline.colorOut[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[6] rasteriCEr.fragmentPipeline.colorOut[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[7] rasteriCEr.fragmentPipeline.colorOut[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[8] rasteriCEr.fragmentPipeline.colorOut[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[9] rasteriCEr.fragmentPipeline.colorOut[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[10] rasteriCEr.fragmentPipeline.colorOut[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[11] rasteriCEr.fragmentPipeline.colorOut[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[12] rasteriCEr.fragmentPipeline.colorOut[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[13] rasteriCEr.fragmentPipeline.colorOut[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[14] rasteriCEr.fragmentPipeline.colorOut[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorOut[15] rasteriCEr.fragmentPipeline.colorOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.colorWriteEnable rasteriCEr.fragmentPipeline.colorWriteEnable
1 1
.names rasteriCEr.commandParser.configReg[2][0] rasteriCEr.fragmentPipeline.confReg1[0]
1 1
.names rasteriCEr.commandParser.configReg[2][1] rasteriCEr.fragmentPipeline.confReg1[1]
1 1
.names rasteriCEr.commandParser.configReg[2][2] rasteriCEr.fragmentPipeline.confReg1[2]
1 1
.names rasteriCEr.commandParser.configReg[2][3] rasteriCEr.fragmentPipeline.confReg1[3]
1 1
.names rasteriCEr.commandParser.configReg[2][4] rasteriCEr.fragmentPipeline.confReg1[4]
1 1
.names rasteriCEr.commandParser.configReg[2][5] rasteriCEr.fragmentPipeline.confReg1[5]
1 1
.names rasteriCEr.commandParser.configReg[2][6] rasteriCEr.fragmentPipeline.confReg1[6]
1 1
.names rasteriCEr.commandParser.configReg[2][7] rasteriCEr.fragmentPipeline.confReg1[7]
1 1
.names rasteriCEr.commandParser.configReg[2][8] rasteriCEr.fragmentPipeline.confReg1[8]
1 1
.names rasteriCEr.commandParser.configReg[2][9] rasteriCEr.fragmentPipeline.confReg1[9]
1 1
.names rasteriCEr.commandParser.configReg[2][10] rasteriCEr.fragmentPipeline.confReg1[10]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.fragmentPipeline.confReg1[11]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.fragmentPipeline.confReg1[12]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.fragmentPipeline.confReg1[13]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.fragmentPipeline.confReg1[14]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.fragmentPipeline.confReg1[15]
1 1
.names rasteriCEr.commandParser.configReg[3][0] rasteriCEr.fragmentPipeline.confReg2[0]
1 1
.names rasteriCEr.commandParser.configReg[3][1] rasteriCEr.fragmentPipeline.confReg2[1]
1 1
.names rasteriCEr.commandParser.configReg[3][2] rasteriCEr.fragmentPipeline.confReg2[2]
1 1
.names rasteriCEr.commandParser.configReg[3][3] rasteriCEr.fragmentPipeline.confReg2[3]
1 1
.names rasteriCEr.commandParser.configReg[3][4] rasteriCEr.fragmentPipeline.confReg2[4]
1 1
.names rasteriCEr.commandParser.configReg[3][5] rasteriCEr.fragmentPipeline.confReg2[5]
1 1
.names rasteriCEr.commandParser.configReg[3][6] rasteriCEr.fragmentPipeline.confReg2[6]
1 1
.names rasteriCEr.commandParser.configReg[3][7] rasteriCEr.fragmentPipeline.confReg2[7]
1 1
.names rasteriCEr.commandParser.configReg[3][8] rasteriCEr.fragmentPipeline.confReg2[8]
1 1
.names rasteriCEr.commandParser.configReg[3][9] rasteriCEr.fragmentPipeline.confReg2[9]
1 1
.names rasteriCEr.commandParser.configReg[3][10] rasteriCEr.fragmentPipeline.confReg2[10]
1 1
.names rasteriCEr.commandParser.configReg[3][11] rasteriCEr.fragmentPipeline.confReg2[11]
1 1
.names rasteriCEr.commandParser.configReg[3][12] rasteriCEr.fragmentPipeline.confReg2[12]
1 1
.names rasteriCEr.commandParser.configReg[3][13] rasteriCEr.fragmentPipeline.confReg2[13]
1 1
.names $undef rasteriCEr.fragmentPipeline.confReg2[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.confReg2[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.confTextureEnvColor[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.confTextureEnvColor[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.confTextureEnvColor[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.confTextureEnvColor[3]
1 1
.names rasteriCEr.commandParser.configReg[4][4] rasteriCEr.fragmentPipeline.confTextureEnvColor[4]
1 1
.names rasteriCEr.commandParser.configReg[4][5] rasteriCEr.fragmentPipeline.confTextureEnvColor[5]
1 1
.names rasteriCEr.commandParser.configReg[4][6] rasteriCEr.fragmentPipeline.confTextureEnvColor[6]
1 1
.names rasteriCEr.commandParser.configReg[4][7] rasteriCEr.fragmentPipeline.confTextureEnvColor[7]
1 1
.names rasteriCEr.commandParser.configReg[4][8] rasteriCEr.fragmentPipeline.confTextureEnvColor[8]
1 1
.names rasteriCEr.commandParser.configReg[4][9] rasteriCEr.fragmentPipeline.confTextureEnvColor[9]
1 1
.names rasteriCEr.commandParser.configReg[4][10] rasteriCEr.fragmentPipeline.confTextureEnvColor[10]
1 1
.names rasteriCEr.commandParser.configReg[4][11] rasteriCEr.fragmentPipeline.confTextureEnvColor[11]
1 1
.names rasteriCEr.commandParser.configReg[4][12] rasteriCEr.fragmentPipeline.confTextureEnvColor[12]
1 1
.names rasteriCEr.commandParser.configReg[4][13] rasteriCEr.fragmentPipeline.confTextureEnvColor[13]
1 1
.names rasteriCEr.commandParser.configReg[4][14] rasteriCEr.fragmentPipeline.confTextureEnvColor[14]
1 1
.names rasteriCEr.commandParser.configReg[4][15] rasteriCEr.fragmentPipeline.confTextureEnvColor[15]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.fragmentPipeline.depthIn[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.fragmentPipeline.depthIn[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.fragmentPipeline.depthIn[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.fragmentPipeline.depthIn[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.fragmentPipeline.depthIn[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.fragmentPipeline.depthIn[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.fragmentPipeline.depthIn[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.fragmentPipeline.depthIn[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.fragmentPipeline.depthIn[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.fragmentPipeline.depthIn[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.fragmentPipeline.depthIn[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.fragmentPipeline.depthIn[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.fragmentPipeline.depthIn[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.fragmentPipeline.depthIn[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.fragmentPipeline.depthIn[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.fragmentPipeline.depthIn[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[0] rasteriCEr.fragmentPipeline.depthIndexRead[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[1] rasteriCEr.fragmentPipeline.depthIndexRead[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[2] rasteriCEr.fragmentPipeline.depthIndexRead[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[3] rasteriCEr.fragmentPipeline.depthIndexRead[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[4] rasteriCEr.fragmentPipeline.depthIndexRead[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[5] rasteriCEr.fragmentPipeline.depthIndexRead[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[6] rasteriCEr.fragmentPipeline.depthIndexRead[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[7] rasteriCEr.fragmentPipeline.depthIndexRead[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[8] rasteriCEr.fragmentPipeline.depthIndexRead[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[9] rasteriCEr.fragmentPipeline.depthIndexRead[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[10] rasteriCEr.fragmentPipeline.depthIndexRead[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[11] rasteriCEr.fragmentPipeline.depthIndexRead[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[12] rasteriCEr.fragmentPipeline.depthIndexRead[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexRead[13] rasteriCEr.fragmentPipeline.depthIndexRead[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[0] rasteriCEr.fragmentPipeline.depthIndexWrite[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[1] rasteriCEr.fragmentPipeline.depthIndexWrite[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[2] rasteriCEr.fragmentPipeline.depthIndexWrite[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[3] rasteriCEr.fragmentPipeline.depthIndexWrite[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[4] rasteriCEr.fragmentPipeline.depthIndexWrite[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[5] rasteriCEr.fragmentPipeline.depthIndexWrite[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[6] rasteriCEr.fragmentPipeline.depthIndexWrite[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[7] rasteriCEr.fragmentPipeline.depthIndexWrite[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[8] rasteriCEr.fragmentPipeline.depthIndexWrite[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[9] rasteriCEr.fragmentPipeline.depthIndexWrite[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[10] rasteriCEr.fragmentPipeline.depthIndexWrite[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[11] rasteriCEr.fragmentPipeline.depthIndexWrite[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[12] rasteriCEr.fragmentPipeline.depthIndexWrite[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthIndexWrite[13] rasteriCEr.fragmentPipeline.depthIndexWrite[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[0] rasteriCEr.fragmentPipeline.depthOut[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[1] rasteriCEr.fragmentPipeline.depthOut[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[2] rasteriCEr.fragmentPipeline.depthOut[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[3] rasteriCEr.fragmentPipeline.depthOut[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[4] rasteriCEr.fragmentPipeline.depthOut[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[5] rasteriCEr.fragmentPipeline.depthOut[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[6] rasteriCEr.fragmentPipeline.depthOut[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[7] rasteriCEr.fragmentPipeline.depthOut[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[8] rasteriCEr.fragmentPipeline.depthOut[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[9] rasteriCEr.fragmentPipeline.depthOut[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[10] rasteriCEr.fragmentPipeline.depthOut[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[11] rasteriCEr.fragmentPipeline.depthOut[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[12] rasteriCEr.fragmentPipeline.depthOut[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[13] rasteriCEr.fragmentPipeline.depthOut[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[14] rasteriCEr.fragmentPipeline.depthOut[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthOut[15] rasteriCEr.fragmentPipeline.depthOut[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.depthWriteEnable rasteriCEr.fragmentPipeline.depthWriteEnable
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v23[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v23[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v23[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v23[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v33[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v33[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v33[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.TexEnvCalc.v33[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestEqual
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestGreater
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestLess
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestPassed
1 1
.names rasteriCEr.commandParser.configReg[2][7] rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestRefVal[0]
1 1
.names rasteriCEr.commandParser.configReg[2][8] rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestRefVal[1]
1 1
.names rasteriCEr.commandParser.configReg[2][9] rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestRefVal[2]
1 1
.names rasteriCEr.commandParser.configReg[2][10] rasteriCEr.fragmentPipeline.fragmentPipeline.alphaTestRefVal[3]
1 1
.names clk rasteriCEr.fragmentPipeline.fragmentPipeline.clk
1 1
.names lcd.mem.writeData[0] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.fragmentPipeline.fragmentPipeline.colorIn[15]
1 1
.names rasteriCEr.commandParser.configReg[2][0] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[0]
1 1
.names rasteriCEr.commandParser.configReg[2][1] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[1]
1 1
.names rasteriCEr.commandParser.configReg[2][2] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[2]
1 1
.names rasteriCEr.commandParser.configReg[2][3] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[3]
1 1
.names rasteriCEr.commandParser.configReg[2][4] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[4]
1 1
.names rasteriCEr.commandParser.configReg[2][5] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[5]
1 1
.names rasteriCEr.commandParser.configReg[2][6] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[6]
1 1
.names rasteriCEr.commandParser.configReg[2][7] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[7]
1 1
.names rasteriCEr.commandParser.configReg[2][8] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[8]
1 1
.names rasteriCEr.commandParser.configReg[2][9] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[9]
1 1
.names rasteriCEr.commandParser.configReg[2][10] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[10]
1 1
.names rasteriCEr.commandParser.configReg[2][11] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[11]
1 1
.names rasteriCEr.commandParser.configReg[2][12] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[12]
1 1
.names rasteriCEr.commandParser.configReg[2][13] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[13]
1 1
.names rasteriCEr.commandParser.configReg[2][14] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[14]
1 1
.names rasteriCEr.commandParser.configReg[2][15] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg1[15]
1 1
.names rasteriCEr.commandParser.configReg[3][0] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[0]
1 1
.names rasteriCEr.commandParser.configReg[3][1] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[1]
1 1
.names rasteriCEr.commandParser.configReg[3][2] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[2]
1 1
.names rasteriCEr.commandParser.configReg[3][3] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[3]
1 1
.names rasteriCEr.commandParser.configReg[3][4] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[4]
1 1
.names rasteriCEr.commandParser.configReg[3][5] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[5]
1 1
.names rasteriCEr.commandParser.configReg[3][6] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[6]
1 1
.names rasteriCEr.commandParser.configReg[3][7] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[7]
1 1
.names rasteriCEr.commandParser.configReg[3][8] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[8]
1 1
.names rasteriCEr.commandParser.configReg[3][9] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[9]
1 1
.names rasteriCEr.commandParser.configReg[3][10] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[10]
1 1
.names rasteriCEr.commandParser.configReg[3][11] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[11]
1 1
.names rasteriCEr.commandParser.configReg[3][12] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[12]
1 1
.names rasteriCEr.commandParser.configReg[3][13] rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[13]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confReg2[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[3]
1 1
.names rasteriCEr.commandParser.configReg[4][4] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[4]
1 1
.names rasteriCEr.commandParser.configReg[4][5] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[5]
1 1
.names rasteriCEr.commandParser.configReg[4][6] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[6]
1 1
.names rasteriCEr.commandParser.configReg[4][7] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[7]
1 1
.names rasteriCEr.commandParser.configReg[4][8] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[8]
1 1
.names rasteriCEr.commandParser.configReg[4][9] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[9]
1 1
.names rasteriCEr.commandParser.configReg[4][10] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[10]
1 1
.names rasteriCEr.commandParser.configReg[4][11] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[11]
1 1
.names rasteriCEr.commandParser.configReg[4][12] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[12]
1 1
.names rasteriCEr.commandParser.configReg[4][13] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[13]
1 1
.names rasteriCEr.commandParser.configReg[4][14] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[14]
1 1
.names rasteriCEr.commandParser.configReg[4][15] rasteriCEr.fragmentPipeline.fragmentPipeline.confTextureEnvColor[15]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[0] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[0]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[1] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[1]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[2] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[2]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[3] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[3]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[4] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[4]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[5] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[5]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[6] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[6]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[7] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[7]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[8] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[8]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[9] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[9]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[10] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[10]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[11] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[11]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[12] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[12]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[13] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[13]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[14] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[14]
1 1
.names rasteriCEr.depthBuffer.ramTile.readData[15] rasteriCEr.fragmentPipeline.fragmentPipeline.depthIn[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestEqual
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestGreater
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestLess
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.depthTestPassed
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.pixelInPipeline
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[5]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[6]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[7]
1 1
.names $true rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[8]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[9]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[10]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[11]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[12]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[13]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[14]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[15]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[16]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[17]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[18]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[19]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[20]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[21]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[22]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[23]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[24]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[25]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[26]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[27]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[28]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[29]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[30]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.currentB[31]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[5]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[6]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[7]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[8]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[9]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[10]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[11]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[12]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[13]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[14]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[15]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[16]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[17]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[18]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[19]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[20]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[21]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[22]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[23]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[24]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[25]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[26]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[27]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[28]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[29]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[30]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.deltaB[31]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[5]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[6]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[7]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[8]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[9]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[10]
1 1
.names $true rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[11]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[12]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[13]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[14]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[15]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[16]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[17]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[18]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[19]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[20]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[21]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[22]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[23]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[24]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[25]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[26]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[27]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[28]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[29]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[30]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.j[31]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulA[0]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulA[1]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulA[2]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulA[3]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.mulA[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[5]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[6]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[7]
1 1
.names $true rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[8]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[9]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[10]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[11]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[12]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[13]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[14]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[15]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[16]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[17]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[18]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[19]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[20]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[21]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[22]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[23]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[24]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[25]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[26]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[27]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[28]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[29]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[30]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.recip.nextB[31]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[0]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[1]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[2]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[3]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[4]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[84] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[5]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[85] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[6]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[86] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[7]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[87] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[8]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[88] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[9]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[89] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[10]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[90] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[11]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[91] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[12]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[92] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[13]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[93] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[14]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[94] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.x[15]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[0] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[1] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[2] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[3] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[4] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[5] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[6] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[7] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[8] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[9] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[10] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[11] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[12] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[13] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[14] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.recipOut[15] rasteriCEr.fragmentPipeline.fragmentPipeline.recip.y[15]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[0]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[1]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[2]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[3]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[4]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[84] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[5]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[85] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[6]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[86] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[7]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[87] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[8]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[88] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[9]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[89] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[10]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[90] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[11]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[91] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[12]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[92] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[13]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[93] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[14]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[94] rasteriCEr.fragmentPipeline.fragmentPipeline.recipIn[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[4]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[5]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[6]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[7]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[8]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[9]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[10]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[11]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[12]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[13]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[15]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[16] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[16]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[17] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[17]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[18] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[18]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[19] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[19]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[20] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[20]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[21] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[21]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[22] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[22]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[23] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[23]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[24] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[24]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[25] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[25]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[26] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[26]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[27] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[27]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[28] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[28]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[29] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[29]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[30] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[30]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[31] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[31]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[32]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[33]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[34]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[35]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[36]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[37]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[38]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[39]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[40]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[41]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[42]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[43]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[44]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[45]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[46]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[47]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[48] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[48]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[49] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[49]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[50] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[50]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[51] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[51]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[52] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[52]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[53] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[53]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[54] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[54]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[55] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[55]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[56] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[56]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[57] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[57]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[58] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[58]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[59] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[59]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[60] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[60]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[61] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[61]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[62] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[62]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[63] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[63]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[64]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[65]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[66]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[67]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[68]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[69]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[70]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[71]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[72]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[73]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[74]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[75]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[76]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[77]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[78]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[79] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[79]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[80] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[80]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[81] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[81]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[82] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[82]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[83] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[83]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[84] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[84]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[85] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[85]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[86] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[86]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[87] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[87]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[88] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[88]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[89] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[89]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[90] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[90]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[91] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[91]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[92] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[92]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[93] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[93]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[94] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[94]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[95]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[96] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[96]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[97] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[97]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[98] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[98]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[99] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[99]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[100] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[100]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[101] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[101]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[102] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[102]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[103] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[103]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[104] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[104]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[105] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[105]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[106] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[106]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[107] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[107]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[108] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[108]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[109] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[109]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[110] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[110]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[111] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[111]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[112] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[112]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[113] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[113]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[114] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[114]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[115] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[115]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[116] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[116]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[117] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[117]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[118] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[118]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[119] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[119]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[120] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[120]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[121] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[121]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[122] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[122]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[123] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[123]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[124] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[124]
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[125] rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tdata[125]
1 1
.names $true rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tready
1 1
.names rasteriCEr.fragmentPipeline.s_tmp_axis_tvalid rasteriCEr.fragmentPipeline.fragmentPipeline.s_axis_tvalid
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[0]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[1]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[2]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[3]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[4]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[5]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[6]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepTexEnvV13[7]
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestTextureAvailbale
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepWaitForRequestWValueAvailable
1 1
.names $false rasteriCEr.fragmentPipeline.fragmentPipeline.stepWriteBackValid
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[4]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[5]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[6]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[7]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[16]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[17]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[18]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[19]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[20]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[21]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[22]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[23]
1 1
.names $undef rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[31]
1 1
.names $undef rasteriCEr.fragmentPipeline.pixelInPipeline
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[4]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[5]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[6]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[7]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[8]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[9]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[10]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[11]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[12]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[13]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[15]
1 1
.names rasteriCEr.rop.m_axis_tdata[16] rasteriCEr.fragmentPipeline.s_axis_tdata[16]
1 1
.names rasteriCEr.rop.m_axis_tdata[17] rasteriCEr.fragmentPipeline.s_axis_tdata[17]
1 1
.names rasteriCEr.rop.m_axis_tdata[18] rasteriCEr.fragmentPipeline.s_axis_tdata[18]
1 1
.names rasteriCEr.rop.m_axis_tdata[19] rasteriCEr.fragmentPipeline.s_axis_tdata[19]
1 1
.names rasteriCEr.rop.m_axis_tdata[20] rasteriCEr.fragmentPipeline.s_axis_tdata[20]
1 1
.names rasteriCEr.rop.m_axis_tdata[21] rasteriCEr.fragmentPipeline.s_axis_tdata[21]
1 1
.names rasteriCEr.rop.m_axis_tdata[22] rasteriCEr.fragmentPipeline.s_axis_tdata[22]
1 1
.names rasteriCEr.rop.m_axis_tdata[23] rasteriCEr.fragmentPipeline.s_axis_tdata[23]
1 1
.names rasteriCEr.rop.m_axis_tdata[24] rasteriCEr.fragmentPipeline.s_axis_tdata[24]
1 1
.names rasteriCEr.rop.m_axis_tdata[25] rasteriCEr.fragmentPipeline.s_axis_tdata[25]
1 1
.names rasteriCEr.rop.m_axis_tdata[26] rasteriCEr.fragmentPipeline.s_axis_tdata[26]
1 1
.names rasteriCEr.rop.m_axis_tdata[27] rasteriCEr.fragmentPipeline.s_axis_tdata[27]
1 1
.names rasteriCEr.rop.m_axis_tdata[28] rasteriCEr.fragmentPipeline.s_axis_tdata[28]
1 1
.names rasteriCEr.rop.m_axis_tdata[29] rasteriCEr.fragmentPipeline.s_axis_tdata[29]
1 1
.names rasteriCEr.rop.m_axis_tdata[30] rasteriCEr.fragmentPipeline.s_axis_tdata[30]
1 1
.names rasteriCEr.rop.m_axis_tdata[31] rasteriCEr.fragmentPipeline.s_axis_tdata[31]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[32]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[33]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[34]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[35]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[36]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[37]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[38]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[39]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[40]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[41]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[42]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[43]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[44]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[45]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[46]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[47]
1 1
.names rasteriCEr.rop.m_axis_tdata[48] rasteriCEr.fragmentPipeline.s_axis_tdata[48]
1 1
.names rasteriCEr.rop.m_axis_tdata[49] rasteriCEr.fragmentPipeline.s_axis_tdata[49]
1 1
.names rasteriCEr.rop.m_axis_tdata[50] rasteriCEr.fragmentPipeline.s_axis_tdata[50]
1 1
.names rasteriCEr.rop.m_axis_tdata[51] rasteriCEr.fragmentPipeline.s_axis_tdata[51]
1 1
.names rasteriCEr.rop.m_axis_tdata[52] rasteriCEr.fragmentPipeline.s_axis_tdata[52]
1 1
.names rasteriCEr.rop.m_axis_tdata[53] rasteriCEr.fragmentPipeline.s_axis_tdata[53]
1 1
.names rasteriCEr.rop.m_axis_tdata[54] rasteriCEr.fragmentPipeline.s_axis_tdata[54]
1 1
.names rasteriCEr.rop.m_axis_tdata[55] rasteriCEr.fragmentPipeline.s_axis_tdata[55]
1 1
.names rasteriCEr.rop.m_axis_tdata[56] rasteriCEr.fragmentPipeline.s_axis_tdata[56]
1 1
.names rasteriCEr.rop.m_axis_tdata[57] rasteriCEr.fragmentPipeline.s_axis_tdata[57]
1 1
.names rasteriCEr.rop.m_axis_tdata[58] rasteriCEr.fragmentPipeline.s_axis_tdata[58]
1 1
.names rasteriCEr.rop.m_axis_tdata[59] rasteriCEr.fragmentPipeline.s_axis_tdata[59]
1 1
.names rasteriCEr.rop.m_axis_tdata[60] rasteriCEr.fragmentPipeline.s_axis_tdata[60]
1 1
.names rasteriCEr.rop.m_axis_tdata[61] rasteriCEr.fragmentPipeline.s_axis_tdata[61]
1 1
.names rasteriCEr.rop.m_axis_tdata[62] rasteriCEr.fragmentPipeline.s_axis_tdata[62]
1 1
.names rasteriCEr.rop.m_axis_tdata[63] rasteriCEr.fragmentPipeline.s_axis_tdata[63]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[64]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[65]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[66]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[67]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[68]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[69]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[70]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[71]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[72]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[73]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[74]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[75]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[76]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[77]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[78]
1 1
.names rasteriCEr.rop.m_axis_tdata[79] rasteriCEr.fragmentPipeline.s_axis_tdata[79]
1 1
.names rasteriCEr.rop.m_axis_tdata[80] rasteriCEr.fragmentPipeline.s_axis_tdata[80]
1 1
.names rasteriCEr.rop.m_axis_tdata[81] rasteriCEr.fragmentPipeline.s_axis_tdata[81]
1 1
.names rasteriCEr.rop.m_axis_tdata[82] rasteriCEr.fragmentPipeline.s_axis_tdata[82]
1 1
.names rasteriCEr.rop.m_axis_tdata[83] rasteriCEr.fragmentPipeline.s_axis_tdata[83]
1 1
.names rasteriCEr.rop.m_axis_tdata[84] rasteriCEr.fragmentPipeline.s_axis_tdata[84]
1 1
.names rasteriCEr.rop.m_axis_tdata[85] rasteriCEr.fragmentPipeline.s_axis_tdata[85]
1 1
.names rasteriCEr.rop.m_axis_tdata[86] rasteriCEr.fragmentPipeline.s_axis_tdata[86]
1 1
.names rasteriCEr.rop.m_axis_tdata[87] rasteriCEr.fragmentPipeline.s_axis_tdata[87]
1 1
.names rasteriCEr.rop.m_axis_tdata[88] rasteriCEr.fragmentPipeline.s_axis_tdata[88]
1 1
.names rasteriCEr.rop.m_axis_tdata[89] rasteriCEr.fragmentPipeline.s_axis_tdata[89]
1 1
.names rasteriCEr.rop.m_axis_tdata[90] rasteriCEr.fragmentPipeline.s_axis_tdata[90]
1 1
.names rasteriCEr.rop.m_axis_tdata[91] rasteriCEr.fragmentPipeline.s_axis_tdata[91]
1 1
.names rasteriCEr.rop.m_axis_tdata[92] rasteriCEr.fragmentPipeline.s_axis_tdata[92]
1 1
.names rasteriCEr.rop.m_axis_tdata[93] rasteriCEr.fragmentPipeline.s_axis_tdata[93]
1 1
.names rasteriCEr.rop.m_axis_tdata[94] rasteriCEr.fragmentPipeline.s_axis_tdata[94]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_axis_tdata[95]
1 1
.names rasteriCEr.rop.m_axis_tdata[96] rasteriCEr.fragmentPipeline.s_axis_tdata[96]
1 1
.names rasteriCEr.rop.m_axis_tdata[97] rasteriCEr.fragmentPipeline.s_axis_tdata[97]
1 1
.names rasteriCEr.rop.m_axis_tdata[98] rasteriCEr.fragmentPipeline.s_axis_tdata[98]
1 1
.names rasteriCEr.rop.m_axis_tdata[99] rasteriCEr.fragmentPipeline.s_axis_tdata[99]
1 1
.names rasteriCEr.rop.m_axis_tdata[100] rasteriCEr.fragmentPipeline.s_axis_tdata[100]
1 1
.names rasteriCEr.rop.m_axis_tdata[101] rasteriCEr.fragmentPipeline.s_axis_tdata[101]
1 1
.names rasteriCEr.rop.m_axis_tdata[102] rasteriCEr.fragmentPipeline.s_axis_tdata[102]
1 1
.names rasteriCEr.rop.m_axis_tdata[103] rasteriCEr.fragmentPipeline.s_axis_tdata[103]
1 1
.names rasteriCEr.rop.m_axis_tdata[104] rasteriCEr.fragmentPipeline.s_axis_tdata[104]
1 1
.names rasteriCEr.rop.m_axis_tdata[105] rasteriCEr.fragmentPipeline.s_axis_tdata[105]
1 1
.names rasteriCEr.rop.m_axis_tdata[106] rasteriCEr.fragmentPipeline.s_axis_tdata[106]
1 1
.names rasteriCEr.rop.m_axis_tdata[107] rasteriCEr.fragmentPipeline.s_axis_tdata[107]
1 1
.names rasteriCEr.rop.m_axis_tdata[108] rasteriCEr.fragmentPipeline.s_axis_tdata[108]
1 1
.names rasteriCEr.rop.m_axis_tdata[109] rasteriCEr.fragmentPipeline.s_axis_tdata[109]
1 1
.names rasteriCEr.rop.m_axis_tdata[110] rasteriCEr.fragmentPipeline.s_axis_tdata[110]
1 1
.names rasteriCEr.rop.m_axis_tdata[111] rasteriCEr.fragmentPipeline.s_axis_tdata[111]
1 1
.names rasteriCEr.rop.m_axis_tdata[112] rasteriCEr.fragmentPipeline.s_axis_tdata[112]
1 1
.names rasteriCEr.rop.m_axis_tdata[113] rasteriCEr.fragmentPipeline.s_axis_tdata[113]
1 1
.names rasteriCEr.rop.m_axis_tdata[114] rasteriCEr.fragmentPipeline.s_axis_tdata[114]
1 1
.names rasteriCEr.rop.m_axis_tdata[115] rasteriCEr.fragmentPipeline.s_axis_tdata[115]
1 1
.names rasteriCEr.rop.m_axis_tdata[116] rasteriCEr.fragmentPipeline.s_axis_tdata[116]
1 1
.names rasteriCEr.rop.m_axis_tdata[117] rasteriCEr.fragmentPipeline.s_axis_tdata[117]
1 1
.names rasteriCEr.rop.m_axis_tdata[118] rasteriCEr.fragmentPipeline.s_axis_tdata[118]
1 1
.names rasteriCEr.rop.m_axis_tdata[119] rasteriCEr.fragmentPipeline.s_axis_tdata[119]
1 1
.names rasteriCEr.rop.m_axis_tdata[120] rasteriCEr.fragmentPipeline.s_axis_tdata[120]
1 1
.names rasteriCEr.rop.m_axis_tdata[121] rasteriCEr.fragmentPipeline.s_axis_tdata[121]
1 1
.names rasteriCEr.rop.m_axis_tdata[122] rasteriCEr.fragmentPipeline.s_axis_tdata[122]
1 1
.names rasteriCEr.rop.m_axis_tdata[123] rasteriCEr.fragmentPipeline.s_axis_tdata[123]
1 1
.names rasteriCEr.rop.m_axis_tdata[124] rasteriCEr.fragmentPipeline.s_axis_tdata[124]
1 1
.names rasteriCEr.rop.m_axis_tdata[125] rasteriCEr.fragmentPipeline.s_axis_tdata[125]
1 1
.names rasteriCEr.rop.m_axis_tvalid rasteriCEr.fragmentPipeline.s_axis_tvalid
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[4]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[5]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[6]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[7]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[8]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[9]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[10]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[11]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[12]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[13]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[32]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[33]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[34]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[35]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[36]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[37]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[38]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[39]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[40]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[41]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[42]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[43]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[44]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[45]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[46]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[47]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[64]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[65]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[66]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[67]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[68]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[69]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[70]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[71]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[72]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[73]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[74]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[75]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[76]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[77]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[78]
1 1
.names $undef rasteriCEr.fragmentPipeline.s_tmp_axis_tdata[95]
1 1
.names $true rasteriCEr.fragmentPipeline.s_tmp_axis_tready
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] rasteriCEr.fragmentPipeline.texel[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] rasteriCEr.fragmentPipeline.texel[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] rasteriCEr.fragmentPipeline.texel[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] rasteriCEr.fragmentPipeline.texel[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] rasteriCEr.fragmentPipeline.texel[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] rasteriCEr.fragmentPipeline.texel[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] rasteriCEr.fragmentPipeline.texel[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] rasteriCEr.fragmentPipeline.texel[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] rasteriCEr.fragmentPipeline.texel[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] rasteriCEr.fragmentPipeline.texel[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] rasteriCEr.fragmentPipeline.texel[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] rasteriCEr.fragmentPipeline.texel[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] rasteriCEr.fragmentPipeline.texel[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] rasteriCEr.fragmentPipeline.texel[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] rasteriCEr.fragmentPipeline.texel[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] rasteriCEr.fragmentPipeline.texel[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[0]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[1]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[2]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[3]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[4]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[5]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[6]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[8] rasteriCEr.fragmentPipeline.texelIndex[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9] rasteriCEr.fragmentPipeline.texelIndex[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] rasteriCEr.fragmentPipeline.texelIndex[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] rasteriCEr.fragmentPipeline.texelIndex[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] rasteriCEr.fragmentPipeline.texelIndex[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] rasteriCEr.fragmentPipeline.texelIndex[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] rasteriCEr.fragmentPipeline.texelIndex[14]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[15]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[16]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[17]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[18]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[19]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[20]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[21]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[22]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[23]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[24] rasteriCEr.fragmentPipeline.texelIndex[24]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25] rasteriCEr.fragmentPipeline.texelIndex[25]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] rasteriCEr.fragmentPipeline.texelIndex[26]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] rasteriCEr.fragmentPipeline.texelIndex[27]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] rasteriCEr.fragmentPipeline.texelIndex[28]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] rasteriCEr.fragmentPipeline.texelIndex[29]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] rasteriCEr.fragmentPipeline.texelIndex[30]
1 1
.names $undef rasteriCEr.fragmentPipeline.texelIndex[31]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[0]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[1]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[2]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[3]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[4]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[5]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[6]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[7]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[8]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[9]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[10]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[11]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[12]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[13]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[14]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[15]
1 1
.names rasteriCEr.rop.m_axis_tdata[16] rasteriCEr.m_fragment_axis_tdata[16]
1 1
.names rasteriCEr.rop.m_axis_tdata[17] rasteriCEr.m_fragment_axis_tdata[17]
1 1
.names rasteriCEr.rop.m_axis_tdata[18] rasteriCEr.m_fragment_axis_tdata[18]
1 1
.names rasteriCEr.rop.m_axis_tdata[19] rasteriCEr.m_fragment_axis_tdata[19]
1 1
.names rasteriCEr.rop.m_axis_tdata[20] rasteriCEr.m_fragment_axis_tdata[20]
1 1
.names rasteriCEr.rop.m_axis_tdata[21] rasteriCEr.m_fragment_axis_tdata[21]
1 1
.names rasteriCEr.rop.m_axis_tdata[22] rasteriCEr.m_fragment_axis_tdata[22]
1 1
.names rasteriCEr.rop.m_axis_tdata[23] rasteriCEr.m_fragment_axis_tdata[23]
1 1
.names rasteriCEr.rop.m_axis_tdata[24] rasteriCEr.m_fragment_axis_tdata[24]
1 1
.names rasteriCEr.rop.m_axis_tdata[25] rasteriCEr.m_fragment_axis_tdata[25]
1 1
.names rasteriCEr.rop.m_axis_tdata[26] rasteriCEr.m_fragment_axis_tdata[26]
1 1
.names rasteriCEr.rop.m_axis_tdata[27] rasteriCEr.m_fragment_axis_tdata[27]
1 1
.names rasteriCEr.rop.m_axis_tdata[28] rasteriCEr.m_fragment_axis_tdata[28]
1 1
.names rasteriCEr.rop.m_axis_tdata[29] rasteriCEr.m_fragment_axis_tdata[29]
1 1
.names rasteriCEr.rop.m_axis_tdata[30] rasteriCEr.m_fragment_axis_tdata[30]
1 1
.names rasteriCEr.rop.m_axis_tdata[31] rasteriCEr.m_fragment_axis_tdata[31]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[32]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[33]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[34]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[35]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[36]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[37]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[38]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[39]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[40]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[41]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[42]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[43]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[44]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[45]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[46]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[47]
1 1
.names rasteriCEr.rop.m_axis_tdata[48] rasteriCEr.m_fragment_axis_tdata[48]
1 1
.names rasteriCEr.rop.m_axis_tdata[49] rasteriCEr.m_fragment_axis_tdata[49]
1 1
.names rasteriCEr.rop.m_axis_tdata[50] rasteriCEr.m_fragment_axis_tdata[50]
1 1
.names rasteriCEr.rop.m_axis_tdata[51] rasteriCEr.m_fragment_axis_tdata[51]
1 1
.names rasteriCEr.rop.m_axis_tdata[52] rasteriCEr.m_fragment_axis_tdata[52]
1 1
.names rasteriCEr.rop.m_axis_tdata[53] rasteriCEr.m_fragment_axis_tdata[53]
1 1
.names rasteriCEr.rop.m_axis_tdata[54] rasteriCEr.m_fragment_axis_tdata[54]
1 1
.names rasteriCEr.rop.m_axis_tdata[55] rasteriCEr.m_fragment_axis_tdata[55]
1 1
.names rasteriCEr.rop.m_axis_tdata[56] rasteriCEr.m_fragment_axis_tdata[56]
1 1
.names rasteriCEr.rop.m_axis_tdata[57] rasteriCEr.m_fragment_axis_tdata[57]
1 1
.names rasteriCEr.rop.m_axis_tdata[58] rasteriCEr.m_fragment_axis_tdata[58]
1 1
.names rasteriCEr.rop.m_axis_tdata[59] rasteriCEr.m_fragment_axis_tdata[59]
1 1
.names rasteriCEr.rop.m_axis_tdata[60] rasteriCEr.m_fragment_axis_tdata[60]
1 1
.names rasteriCEr.rop.m_axis_tdata[61] rasteriCEr.m_fragment_axis_tdata[61]
1 1
.names rasteriCEr.rop.m_axis_tdata[62] rasteriCEr.m_fragment_axis_tdata[62]
1 1
.names rasteriCEr.rop.m_axis_tdata[63] rasteriCEr.m_fragment_axis_tdata[63]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[64]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[65]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[66]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[67]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[68]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[69]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[70]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[71]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[72]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[73]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[74]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[75]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[76]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[77]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[78]
1 1
.names rasteriCEr.rop.m_axis_tdata[79] rasteriCEr.m_fragment_axis_tdata[79]
1 1
.names rasteriCEr.rop.m_axis_tdata[80] rasteriCEr.m_fragment_axis_tdata[80]
1 1
.names rasteriCEr.rop.m_axis_tdata[81] rasteriCEr.m_fragment_axis_tdata[81]
1 1
.names rasteriCEr.rop.m_axis_tdata[82] rasteriCEr.m_fragment_axis_tdata[82]
1 1
.names rasteriCEr.rop.m_axis_tdata[83] rasteriCEr.m_fragment_axis_tdata[83]
1 1
.names rasteriCEr.rop.m_axis_tdata[84] rasteriCEr.m_fragment_axis_tdata[84]
1 1
.names rasteriCEr.rop.m_axis_tdata[85] rasteriCEr.m_fragment_axis_tdata[85]
1 1
.names rasteriCEr.rop.m_axis_tdata[86] rasteriCEr.m_fragment_axis_tdata[86]
1 1
.names rasteriCEr.rop.m_axis_tdata[87] rasteriCEr.m_fragment_axis_tdata[87]
1 1
.names rasteriCEr.rop.m_axis_tdata[88] rasteriCEr.m_fragment_axis_tdata[88]
1 1
.names rasteriCEr.rop.m_axis_tdata[89] rasteriCEr.m_fragment_axis_tdata[89]
1 1
.names rasteriCEr.rop.m_axis_tdata[90] rasteriCEr.m_fragment_axis_tdata[90]
1 1
.names rasteriCEr.rop.m_axis_tdata[91] rasteriCEr.m_fragment_axis_tdata[91]
1 1
.names rasteriCEr.rop.m_axis_tdata[92] rasteriCEr.m_fragment_axis_tdata[92]
1 1
.names rasteriCEr.rop.m_axis_tdata[93] rasteriCEr.m_fragment_axis_tdata[93]
1 1
.names rasteriCEr.rop.m_axis_tdata[94] rasteriCEr.m_fragment_axis_tdata[94]
1 1
.names $undef rasteriCEr.m_fragment_axis_tdata[95]
1 1
.names rasteriCEr.rop.m_axis_tdata[96] rasteriCEr.m_fragment_axis_tdata[96]
1 1
.names rasteriCEr.rop.m_axis_tdata[97] rasteriCEr.m_fragment_axis_tdata[97]
1 1
.names rasteriCEr.rop.m_axis_tdata[98] rasteriCEr.m_fragment_axis_tdata[98]
1 1
.names rasteriCEr.rop.m_axis_tdata[99] rasteriCEr.m_fragment_axis_tdata[99]
1 1
.names rasteriCEr.rop.m_axis_tdata[100] rasteriCEr.m_fragment_axis_tdata[100]
1 1
.names rasteriCEr.rop.m_axis_tdata[101] rasteriCEr.m_fragment_axis_tdata[101]
1 1
.names rasteriCEr.rop.m_axis_tdata[102] rasteriCEr.m_fragment_axis_tdata[102]
1 1
.names rasteriCEr.rop.m_axis_tdata[103] rasteriCEr.m_fragment_axis_tdata[103]
1 1
.names rasteriCEr.rop.m_axis_tdata[104] rasteriCEr.m_fragment_axis_tdata[104]
1 1
.names rasteriCEr.rop.m_axis_tdata[105] rasteriCEr.m_fragment_axis_tdata[105]
1 1
.names rasteriCEr.rop.m_axis_tdata[106] rasteriCEr.m_fragment_axis_tdata[106]
1 1
.names rasteriCEr.rop.m_axis_tdata[107] rasteriCEr.m_fragment_axis_tdata[107]
1 1
.names rasteriCEr.rop.m_axis_tdata[108] rasteriCEr.m_fragment_axis_tdata[108]
1 1
.names rasteriCEr.rop.m_axis_tdata[109] rasteriCEr.m_fragment_axis_tdata[109]
1 1
.names rasteriCEr.rop.m_axis_tdata[110] rasteriCEr.m_fragment_axis_tdata[110]
1 1
.names rasteriCEr.rop.m_axis_tdata[111] rasteriCEr.m_fragment_axis_tdata[111]
1 1
.names rasteriCEr.rop.m_axis_tdata[112] rasteriCEr.m_fragment_axis_tdata[112]
1 1
.names rasteriCEr.rop.m_axis_tdata[113] rasteriCEr.m_fragment_axis_tdata[113]
1 1
.names rasteriCEr.rop.m_axis_tdata[114] rasteriCEr.m_fragment_axis_tdata[114]
1 1
.names rasteriCEr.rop.m_axis_tdata[115] rasteriCEr.m_fragment_axis_tdata[115]
1 1
.names rasteriCEr.rop.m_axis_tdata[116] rasteriCEr.m_fragment_axis_tdata[116]
1 1
.names rasteriCEr.rop.m_axis_tdata[117] rasteriCEr.m_fragment_axis_tdata[117]
1 1
.names rasteriCEr.rop.m_axis_tdata[118] rasteriCEr.m_fragment_axis_tdata[118]
1 1
.names rasteriCEr.rop.m_axis_tdata[119] rasteriCEr.m_fragment_axis_tdata[119]
1 1
.names rasteriCEr.rop.m_axis_tdata[120] rasteriCEr.m_fragment_axis_tdata[120]
1 1
.names rasteriCEr.rop.m_axis_tdata[121] rasteriCEr.m_fragment_axis_tdata[121]
1 1
.names rasteriCEr.rop.m_axis_tdata[122] rasteriCEr.m_fragment_axis_tdata[122]
1 1
.names rasteriCEr.rop.m_axis_tdata[123] rasteriCEr.m_fragment_axis_tdata[123]
1 1
.names rasteriCEr.rop.m_axis_tdata[124] rasteriCEr.m_fragment_axis_tdata[124]
1 1
.names rasteriCEr.rop.m_axis_tdata[125] rasteriCEr.m_fragment_axis_tdata[125]
1 1
.names rasteriCEr.fragmentPipeline.s_axis_tready rasteriCEr.m_fragment_axis_tready
1 1
.names rasteriCEr.rop.m_axis_tvalid rasteriCEr.m_fragment_axis_tvalid
1 1
.names lcd.mem.writeData[0] rasteriCEr.m_framebuffer_axis_tdata[0]
1 1
.names lcd.mem.writeData[1] rasteriCEr.m_framebuffer_axis_tdata[1]
1 1
.names lcd.mem.writeData[2] rasteriCEr.m_framebuffer_axis_tdata[2]
1 1
.names lcd.mem.writeData[3] rasteriCEr.m_framebuffer_axis_tdata[3]
1 1
.names lcd.mem.writeData[4] rasteriCEr.m_framebuffer_axis_tdata[4]
1 1
.names lcd.mem.writeData[5] rasteriCEr.m_framebuffer_axis_tdata[5]
1 1
.names lcd.mem.writeData[6] rasteriCEr.m_framebuffer_axis_tdata[6]
1 1
.names lcd.mem.writeData[7] rasteriCEr.m_framebuffer_axis_tdata[7]
1 1
.names lcd.mem.writeData[8] rasteriCEr.m_framebuffer_axis_tdata[8]
1 1
.names lcd.mem.writeData[9] rasteriCEr.m_framebuffer_axis_tdata[9]
1 1
.names lcd.mem.writeData[10] rasteriCEr.m_framebuffer_axis_tdata[10]
1 1
.names lcd.mem.writeData[11] rasteriCEr.m_framebuffer_axis_tdata[11]
1 1
.names lcd.mem.writeData[12] rasteriCEr.m_framebuffer_axis_tdata[12]
1 1
.names lcd.mem.writeData[13] rasteriCEr.m_framebuffer_axis_tdata[13]
1 1
.names lcd.mem.writeData[14] rasteriCEr.m_framebuffer_axis_tdata[14]
1 1
.names lcd.mem.writeData[15] rasteriCEr.m_framebuffer_axis_tdata[15]
1 1
.names rasteriCEr.colorBuffer.m_axis_tlast rasteriCEr.m_framebuffer_axis_tlast
1 1
.names lcd.s_axis_tready rasteriCEr.m_framebuffer_axis_tready
1 1
.names rasteriCEr.colorBuffer.m_axis_tvalid rasteriCEr.m_framebuffer_axis_tvalid
1 1
.names $undef rasteriCEr.pixelInPipeline
1 1
.names resetn rasteriCEr.resetn
1 1
.names clk rasteriCEr.rop.clk
1 1
.names rasteriCEr.rop.x[1] rasteriCEr.rop.fbIndex[1]
1 1
.names rasteriCEr.rop.x[2] rasteriCEr.rop.fbIndex[2]
1 1
.names rasteriCEr.rop.x[3] rasteriCEr.rop.fbIndex[3]
1 1
.names $undef rasteriCEr.rop.isInTriangle
1 1
.names $undef rasteriCEr.rop.isInTriangleAndInBounds
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[0]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[1]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[2]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[3]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[4]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[5]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[6]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[7]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[8]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[9]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[10]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[11]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[12]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[13]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[14]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[15]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[32]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[33]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[34]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[35]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[36]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[37]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[38]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[39]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[40]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[41]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[42]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[43]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[44]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[45]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[46]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[47]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[64]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[65]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[66]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[67]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[68]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[69]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[70]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[71]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[72]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[73]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[74]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[75]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[76]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[77]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[78]
1 1
.names $undef rasteriCEr.rop.m_axis_tdata[95]
1 1
.names rasteriCEr.fragmentPipeline.s_axis_tready rasteriCEr.rop.m_axis_tready
1 1
.names $undef rasteriCEr.rop.paramIndex[5]
1 1
.names $undef rasteriCEr.rop.paramMem[0][0]
1 1
.names $undef rasteriCEr.rop.paramMem[0][1]
1 1
.names $undef rasteriCEr.rop.paramMem[0][2]
1 1
.names $undef rasteriCEr.rop.paramMem[0][3]
1 1
.names $undef rasteriCEr.rop.paramMem[0][4]
1 1
.names $undef rasteriCEr.rop.paramMem[0][5]
1 1
.names $undef rasteriCEr.rop.paramMem[0][6]
1 1
.names $undef rasteriCEr.rop.paramMem[0][7]
1 1
.names $undef rasteriCEr.rop.paramMem[0][8]
1 1
.names $undef rasteriCEr.rop.paramMem[0][9]
1 1
.names $undef rasteriCEr.rop.paramMem[0][10]
1 1
.names $undef rasteriCEr.rop.paramMem[0][11]
1 1
.names $undef rasteriCEr.rop.paramMem[0][12]
1 1
.names $undef rasteriCEr.rop.paramMem[0][13]
1 1
.names $undef rasteriCEr.rop.paramMem[0][14]
1 1
.names $undef rasteriCEr.rop.paramMem[0][15]
1 1
.names $undef rasteriCEr.rop.paramMem[18][31]
1 1
.names $undef rasteriCEr.rop.paramMem[19][31]
1 1
.names $undef rasteriCEr.rop.paramMem[1][9]
1 1
.names $undef rasteriCEr.rop.paramMem[1][10]
1 1
.names $undef rasteriCEr.rop.paramMem[1][11]
1 1
.names $undef rasteriCEr.rop.paramMem[1][12]
1 1
.names $undef rasteriCEr.rop.paramMem[1][13]
1 1
.names $undef rasteriCEr.rop.paramMem[1][14]
1 1
.names $undef rasteriCEr.rop.paramMem[1][15]
1 1
.names $undef rasteriCEr.rop.paramMem[1][26]
1 1
.names $undef rasteriCEr.rop.paramMem[1][27]
1 1
.names $undef rasteriCEr.rop.paramMem[1][28]
1 1
.names $undef rasteriCEr.rop.paramMem[1][29]
1 1
.names $undef rasteriCEr.rop.paramMem[1][30]
1 1
.names $undef rasteriCEr.rop.paramMem[1][31]
1 1
.names $undef rasteriCEr.rop.paramMem[20][31]
1 1
.names $undef rasteriCEr.rop.paramMem[2][9]
1 1
.names $undef rasteriCEr.rop.paramMem[2][10]
1 1
.names $undef rasteriCEr.rop.paramMem[2][11]
1 1
.names $undef rasteriCEr.rop.paramMem[2][12]
1 1
.names $undef rasteriCEr.rop.paramMem[2][13]
1 1
.names $undef rasteriCEr.rop.paramMem[2][14]
1 1
.names $undef rasteriCEr.rop.paramMem[2][15]
1 1
.names $undef rasteriCEr.rop.paramMem[2][26]
1 1
.names $undef rasteriCEr.rop.paramMem[2][27]
1 1
.names $undef rasteriCEr.rop.paramMem[2][28]
1 1
.names $undef rasteriCEr.rop.paramMem[2][29]
1 1
.names $undef rasteriCEr.rop.paramMem[2][30]
1 1
.names $undef rasteriCEr.rop.paramMem[2][31]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[0] rasteriCEr.rop.s_axis_tdata[0]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[1] rasteriCEr.rop.s_axis_tdata[1]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[2] rasteriCEr.rop.s_axis_tdata[2]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[3] rasteriCEr.rop.s_axis_tdata[3]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[4] rasteriCEr.rop.s_axis_tdata[4]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[5] rasteriCEr.rop.s_axis_tdata[5]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[6] rasteriCEr.rop.s_axis_tdata[6]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[7] rasteriCEr.rop.s_axis_tdata[7]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[8] rasteriCEr.rop.s_axis_tdata[8]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[9] rasteriCEr.rop.s_axis_tdata[9]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[10] rasteriCEr.rop.s_axis_tdata[10]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[11] rasteriCEr.rop.s_axis_tdata[11]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[12] rasteriCEr.rop.s_axis_tdata[12]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[13] rasteriCEr.rop.s_axis_tdata[13]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[14] rasteriCEr.rop.s_axis_tdata[14]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[15] rasteriCEr.rop.s_axis_tdata[15]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[16] rasteriCEr.rop.s_axis_tdata[16]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[17] rasteriCEr.rop.s_axis_tdata[17]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[18] rasteriCEr.rop.s_axis_tdata[18]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[19] rasteriCEr.rop.s_axis_tdata[19]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[20] rasteriCEr.rop.s_axis_tdata[20]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[21] rasteriCEr.rop.s_axis_tdata[21]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[22] rasteriCEr.rop.s_axis_tdata[22]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[23] rasteriCEr.rop.s_axis_tdata[23]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[24] rasteriCEr.rop.s_axis_tdata[24]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[25] rasteriCEr.rop.s_axis_tdata[25]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[26] rasteriCEr.rop.s_axis_tdata[26]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] rasteriCEr.rop.s_axis_tdata[27]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[28] rasteriCEr.rop.s_axis_tdata[28]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[29] rasteriCEr.rop.s_axis_tdata[29]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[30] rasteriCEr.rop.s_axis_tdata[30]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[31] rasteriCEr.rop.s_axis_tdata[31]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tlast rasteriCEr.rop.s_axis_tlast
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tvalid rasteriCEr.rop.s_axis_tvalid
1 1
.names rasteriCEr.rop.fbIndex[0] rasteriCEr.rop.x[0]
1 1
.names serial2axis.m_axis_tdata[0] rasteriCEr.s_cmd_axis_tdata[0]
1 1
.names serial2axis.m_axis_tdata[1] rasteriCEr.s_cmd_axis_tdata[1]
1 1
.names serial2axis.m_axis_tdata[2] rasteriCEr.s_cmd_axis_tdata[2]
1 1
.names serial2axis.m_axis_tdata[3] rasteriCEr.s_cmd_axis_tdata[3]
1 1
.names serial2axis.m_axis_tdata[4] rasteriCEr.s_cmd_axis_tdata[4]
1 1
.names serial2axis.m_axis_tdata[5] rasteriCEr.s_cmd_axis_tdata[5]
1 1
.names serial2axis.m_axis_tdata[6] rasteriCEr.s_cmd_axis_tdata[6]
1 1
.names serial2axis.m_axis_tdata[7] rasteriCEr.s_cmd_axis_tdata[7]
1 1
.names serial2axis.m_axis_tdata[8] rasteriCEr.s_cmd_axis_tdata[8]
1 1
.names serial2axis.m_axis_tdata[9] rasteriCEr.s_cmd_axis_tdata[9]
1 1
.names serial2axis.m_axis_tdata[10] rasteriCEr.s_cmd_axis_tdata[10]
1 1
.names serial2axis.m_axis_tdata[11] rasteriCEr.s_cmd_axis_tdata[11]
1 1
.names serial2axis.m_axis_tdata[12] rasteriCEr.s_cmd_axis_tdata[12]
1 1
.names serial2axis.m_axis_tdata[13] rasteriCEr.s_cmd_axis_tdata[13]
1 1
.names serial2axis.m_axis_tdata[14] rasteriCEr.s_cmd_axis_tdata[14]
1 1
.names serial2axis.m_axis_tdata[15] rasteriCEr.s_cmd_axis_tdata[15]
1 1
.names serial2axis.m_axis_tdata[16] rasteriCEr.s_cmd_axis_tdata[16]
1 1
.names serial2axis.m_axis_tdata[17] rasteriCEr.s_cmd_axis_tdata[17]
1 1
.names serial2axis.m_axis_tdata[18] rasteriCEr.s_cmd_axis_tdata[18]
1 1
.names serial2axis.m_axis_tdata[19] rasteriCEr.s_cmd_axis_tdata[19]
1 1
.names serial2axis.m_axis_tdata[20] rasteriCEr.s_cmd_axis_tdata[20]
1 1
.names serial2axis.m_axis_tdata[21] rasteriCEr.s_cmd_axis_tdata[21]
1 1
.names serial2axis.m_axis_tdata[22] rasteriCEr.s_cmd_axis_tdata[22]
1 1
.names serial2axis.m_axis_tdata[23] rasteriCEr.s_cmd_axis_tdata[23]
1 1
.names serial2axis.m_axis_tdata[24] rasteriCEr.s_cmd_axis_tdata[24]
1 1
.names serial2axis.m_axis_tdata[25] rasteriCEr.s_cmd_axis_tdata[25]
1 1
.names serial2axis.m_axis_tdata[26] rasteriCEr.s_cmd_axis_tdata[26]
1 1
.names serial2axis.m_axis_tdata[27] rasteriCEr.s_cmd_axis_tdata[27]
1 1
.names serial2axis.m_axis_tdata[28] rasteriCEr.s_cmd_axis_tdata[28]
1 1
.names serial2axis.m_axis_tdata[29] rasteriCEr.s_cmd_axis_tdata[29]
1 1
.names serial2axis.m_axis_tdata[30] rasteriCEr.s_cmd_axis_tdata[30]
1 1
.names serial2axis.m_axis_tdata[31] rasteriCEr.s_cmd_axis_tdata[31]
1 1
.names rasteriCEr.commandParser.s_cmd_axis_tready rasteriCEr.s_cmd_axis_tready
1 1
.names serial2axis.m_axis_tvalid rasteriCEr.s_cmd_axis_tvalid
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[0] rasteriCEr.s_rasterizer_axis_tdata[0]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[1] rasteriCEr.s_rasterizer_axis_tdata[1]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[2] rasteriCEr.s_rasterizer_axis_tdata[2]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[3] rasteriCEr.s_rasterizer_axis_tdata[3]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[4] rasteriCEr.s_rasterizer_axis_tdata[4]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[5] rasteriCEr.s_rasterizer_axis_tdata[5]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[6] rasteriCEr.s_rasterizer_axis_tdata[6]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[7] rasteriCEr.s_rasterizer_axis_tdata[7]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[8] rasteriCEr.s_rasterizer_axis_tdata[8]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[9] rasteriCEr.s_rasterizer_axis_tdata[9]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[10] rasteriCEr.s_rasterizer_axis_tdata[10]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[11] rasteriCEr.s_rasterizer_axis_tdata[11]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[12] rasteriCEr.s_rasterizer_axis_tdata[12]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[13] rasteriCEr.s_rasterizer_axis_tdata[13]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[14] rasteriCEr.s_rasterizer_axis_tdata[14]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[15] rasteriCEr.s_rasterizer_axis_tdata[15]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[16] rasteriCEr.s_rasterizer_axis_tdata[16]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[17] rasteriCEr.s_rasterizer_axis_tdata[17]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[18] rasteriCEr.s_rasterizer_axis_tdata[18]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[19] rasteriCEr.s_rasterizer_axis_tdata[19]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[20] rasteriCEr.s_rasterizer_axis_tdata[20]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[21] rasteriCEr.s_rasterizer_axis_tdata[21]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[22] rasteriCEr.s_rasterizer_axis_tdata[22]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[23] rasteriCEr.s_rasterizer_axis_tdata[23]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[24] rasteriCEr.s_rasterizer_axis_tdata[24]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[25] rasteriCEr.s_rasterizer_axis_tdata[25]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[26] rasteriCEr.s_rasterizer_axis_tdata[26]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[27] rasteriCEr.s_rasterizer_axis_tdata[27]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[28] rasteriCEr.s_rasterizer_axis_tdata[28]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[29] rasteriCEr.s_rasterizer_axis_tdata[29]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[30] rasteriCEr.s_rasterizer_axis_tdata[30]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tdata[31] rasteriCEr.s_rasterizer_axis_tdata[31]
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tlast rasteriCEr.s_rasterizer_axis_tlast
1 1
.names rasteriCEr.rop.s_axis_tready rasteriCEr.s_rasterizer_axis_tready
1 1
.names rasteriCEr.commandParser.m_rasterizer_axis_tvalid rasteriCEr.s_rasterizer_axis_tvalid
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[0] rasteriCEr.s_texture_axis_tdata[0]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[1] rasteriCEr.s_texture_axis_tdata[1]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[2] rasteriCEr.s_texture_axis_tdata[2]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[3] rasteriCEr.s_texture_axis_tdata[3]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[4] rasteriCEr.s_texture_axis_tdata[4]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[5] rasteriCEr.s_texture_axis_tdata[5]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[6] rasteriCEr.s_texture_axis_tdata[6]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[7] rasteriCEr.s_texture_axis_tdata[7]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[8] rasteriCEr.s_texture_axis_tdata[8]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[9] rasteriCEr.s_texture_axis_tdata[9]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[10] rasteriCEr.s_texture_axis_tdata[10]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[11] rasteriCEr.s_texture_axis_tdata[11]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[12] rasteriCEr.s_texture_axis_tdata[12]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[13] rasteriCEr.s_texture_axis_tdata[13]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[14] rasteriCEr.s_texture_axis_tdata[14]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[15] rasteriCEr.s_texture_axis_tdata[15]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tlast rasteriCEr.s_texture_axis_tlast
1 1
.names $true rasteriCEr.s_texture_axis_tready
1 1
.names rasteriCEr.commandParser.m_texture_axis_tvalid rasteriCEr.s_texture_axis_tvalid
1 1
.names clk rasteriCEr.texCache.clk
1 1
.names $undef rasteriCEr.texCache.memReadAddr[0]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[1]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[2]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[3]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[4]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[5]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[6]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[7]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[8]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[9]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[10]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[11]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[12]
1 1
.names $undef rasteriCEr.texCache.memReadAddr[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] rasteriCEr.texCache.memReadData[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] rasteriCEr.texCache.memReadData[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] rasteriCEr.texCache.memReadData[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] rasteriCEr.texCache.memReadData[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] rasteriCEr.texCache.memReadData[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] rasteriCEr.texCache.memReadData[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] rasteriCEr.texCache.memReadData[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] rasteriCEr.texCache.memReadData[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] rasteriCEr.texCache.memReadData[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] rasteriCEr.texCache.memReadData[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] rasteriCEr.texCache.memReadData[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] rasteriCEr.texCache.memReadData[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] rasteriCEr.texCache.memReadData[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] rasteriCEr.texCache.memReadData[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] rasteriCEr.texCache.memReadData[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] rasteriCEr.texCache.memReadData[15]
1 1
.names rasteriCEr.commandParser.confTextureMode[0] rasteriCEr.texCache.mode[0]
1 1
.names rasteriCEr.commandParser.confTextureMode[1] rasteriCEr.texCache.mode[1]
1 1
.names rasteriCEr.commandParser.confTextureMode[2] rasteriCEr.texCache.mode[2]
1 1
.names rasteriCEr.commandParser.confTextureMode[3] rasteriCEr.texCache.mode[3]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[0] rasteriCEr.texCache.s_axis_tdata[0]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[1] rasteriCEr.texCache.s_axis_tdata[1]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[2] rasteriCEr.texCache.s_axis_tdata[2]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[3] rasteriCEr.texCache.s_axis_tdata[3]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[4] rasteriCEr.texCache.s_axis_tdata[4]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[5] rasteriCEr.texCache.s_axis_tdata[5]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[6] rasteriCEr.texCache.s_axis_tdata[6]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[7] rasteriCEr.texCache.s_axis_tdata[7]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[8] rasteriCEr.texCache.s_axis_tdata[8]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[9] rasteriCEr.texCache.s_axis_tdata[9]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[10] rasteriCEr.texCache.s_axis_tdata[10]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[11] rasteriCEr.texCache.s_axis_tdata[11]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[12] rasteriCEr.texCache.s_axis_tdata[12]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[13] rasteriCEr.texCache.s_axis_tdata[13]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[14] rasteriCEr.texCache.s_axis_tdata[14]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[15] rasteriCEr.texCache.s_axis_tdata[15]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tlast rasteriCEr.texCache.s_axis_tlast
1 1
.names $true rasteriCEr.texCache.s_axis_tready
1 1
.names rasteriCEr.commandParser.m_texture_axis_tvalid rasteriCEr.texCache.s_axis_tvalid
1 1
.names clk rasteriCEr.texCache.texCache.clk
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[0]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[1]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[2]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[3]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[4]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[5]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[6]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[7]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[8]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[9]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[10]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[11]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[12]
1 1
.names $undef rasteriCEr.texCache.texCache.readAddr[13]
1 1
.names $true rasteriCEr.texCache.texCache.readCs
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] rasteriCEr.texCache.texCache.readData[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] rasteriCEr.texCache.texCache.readData[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] rasteriCEr.texCache.texCache.readData[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] rasteriCEr.texCache.texCache.readData[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] rasteriCEr.texCache.texCache.readData[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] rasteriCEr.texCache.texCache.readData[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] rasteriCEr.texCache.texCache.readData[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] rasteriCEr.texCache.texCache.readData[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] rasteriCEr.texCache.texCache.readData[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] rasteriCEr.texCache.texCache.readData[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] rasteriCEr.texCache.texCache.readData[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] rasteriCEr.texCache.texCache.readData[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] rasteriCEr.texCache.texCache.readData[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] rasteriCEr.texCache.texCache.readData[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] rasteriCEr.texCache.texCache.readData[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] rasteriCEr.texCache.texCache.readData[15]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tvalid rasteriCEr.texCache.texCache.write
1 1
.names rasteriCEr.texCache.memWriteAddr[0] rasteriCEr.texCache.texCache.writeAddr[0]
1 1
.names rasteriCEr.texCache.memWriteAddr[1] rasteriCEr.texCache.texCache.writeAddr[1]
1 1
.names rasteriCEr.texCache.memWriteAddr[2] rasteriCEr.texCache.texCache.writeAddr[2]
1 1
.names rasteriCEr.texCache.memWriteAddr[3] rasteriCEr.texCache.texCache.writeAddr[3]
1 1
.names rasteriCEr.texCache.memWriteAddr[4] rasteriCEr.texCache.texCache.writeAddr[4]
1 1
.names rasteriCEr.texCache.memWriteAddr[5] rasteriCEr.texCache.texCache.writeAddr[5]
1 1
.names rasteriCEr.texCache.memWriteAddr[6] rasteriCEr.texCache.texCache.writeAddr[6]
1 1
.names rasteriCEr.texCache.memWriteAddr[7] rasteriCEr.texCache.texCache.writeAddr[7]
1 1
.names rasteriCEr.texCache.memWriteAddr[8] rasteriCEr.texCache.texCache.writeAddr[8]
1 1
.names rasteriCEr.texCache.memWriteAddr[9] rasteriCEr.texCache.texCache.writeAddr[9]
1 1
.names rasteriCEr.texCache.memWriteAddr[10] rasteriCEr.texCache.texCache.writeAddr[10]
1 1
.names rasteriCEr.texCache.memWriteAddr[11] rasteriCEr.texCache.texCache.writeAddr[11]
1 1
.names rasteriCEr.texCache.memWriteAddr[12] rasteriCEr.texCache.texCache.writeAddr[12]
1 1
.names rasteriCEr.texCache.memWriteAddr[13] rasteriCEr.texCache.texCache.writeAddr[13]
1 1
.names $true rasteriCEr.texCache.texCache.writeCs
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[0] rasteriCEr.texCache.texCache.writeData[0]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[1] rasteriCEr.texCache.texCache.writeData[1]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[2] rasteriCEr.texCache.texCache.writeData[2]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[3] rasteriCEr.texCache.texCache.writeData[3]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[4] rasteriCEr.texCache.texCache.writeData[4]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[5] rasteriCEr.texCache.texCache.writeData[5]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[6] rasteriCEr.texCache.texCache.writeData[6]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[7] rasteriCEr.texCache.texCache.writeData[7]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[8] rasteriCEr.texCache.texCache.writeData[8]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[9] rasteriCEr.texCache.texCache.writeData[9]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[10] rasteriCEr.texCache.texCache.writeData[10]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[11] rasteriCEr.texCache.texCache.writeData[11]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[12] rasteriCEr.texCache.texCache.writeData[12]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[13] rasteriCEr.texCache.texCache.writeData[13]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[14] rasteriCEr.texCache.texCache.writeData[14]
1 1
.names rasteriCEr.commandParser.m_texture_axis_tdata[15] rasteriCEr.texCache.texCache.writeData[15]
1 1
.names $true rasteriCEr.texCache.texCache.writeMask[0]
1 1
.names $true rasteriCEr.texCache.texCache.writeMask[1]
1 1
.names $true rasteriCEr.texCache.texCache.writeMask[2]
1 1
.names $true rasteriCEr.texCache.texCache.writeMask[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] rasteriCEr.texCache.texel[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] rasteriCEr.texCache.texel[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] rasteriCEr.texCache.texel[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] rasteriCEr.texCache.texel[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] rasteriCEr.texCache.texel[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] rasteriCEr.texCache.texel[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] rasteriCEr.texCache.texel[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] rasteriCEr.texCache.texel[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] rasteriCEr.texCache.texel[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] rasteriCEr.texCache.texel[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] rasteriCEr.texCache.texel[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] rasteriCEr.texCache.texel[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] rasteriCEr.texCache.texel[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] rasteriCEr.texCache.texel[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] rasteriCEr.texCache.texel[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] rasteriCEr.texCache.texel[15]
1 1
.names $undef rasteriCEr.texCache.texelIndex[0]
1 1
.names $undef rasteriCEr.texCache.texelIndex[1]
1 1
.names $undef rasteriCEr.texCache.texelIndex[2]
1 1
.names $undef rasteriCEr.texCache.texelIndex[3]
1 1
.names $undef rasteriCEr.texCache.texelIndex[4]
1 1
.names $undef rasteriCEr.texCache.texelIndex[5]
1 1
.names $undef rasteriCEr.texCache.texelIndex[6]
1 1
.names $undef rasteriCEr.texCache.texelIndex[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[8] rasteriCEr.texCache.texelIndex[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9] rasteriCEr.texCache.texelIndex[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] rasteriCEr.texCache.texelIndex[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] rasteriCEr.texCache.texelIndex[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] rasteriCEr.texCache.texelIndex[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] rasteriCEr.texCache.texelIndex[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] rasteriCEr.texCache.texelIndex[14]
1 1
.names $undef rasteriCEr.texCache.texelIndex[15]
1 1
.names $undef rasteriCEr.texCache.texelIndex[16]
1 1
.names $undef rasteriCEr.texCache.texelIndex[17]
1 1
.names $undef rasteriCEr.texCache.texelIndex[18]
1 1
.names $undef rasteriCEr.texCache.texelIndex[19]
1 1
.names $undef rasteriCEr.texCache.texelIndex[20]
1 1
.names $undef rasteriCEr.texCache.texelIndex[21]
1 1
.names $undef rasteriCEr.texCache.texelIndex[22]
1 1
.names $undef rasteriCEr.texCache.texelIndex[23]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[24] rasteriCEr.texCache.texelIndex[24]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25] rasteriCEr.texCache.texelIndex[25]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] rasteriCEr.texCache.texelIndex[26]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] rasteriCEr.texCache.texelIndex[27]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] rasteriCEr.texCache.texelIndex[28]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] rasteriCEr.texCache.texelIndex[29]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] rasteriCEr.texCache.texelIndex[30]
1 1
.names $undef rasteriCEr.texCache.texelIndex[31]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[0]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[1]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[2]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[3]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[4]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[5]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[6]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[7]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[8]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[9]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[10]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[11]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[12]
1 1
.names $undef rasteriCEr.texCache.texelIndexConf[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[0] rasteriCEr.texel[0]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[1] rasteriCEr.texel[1]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[2] rasteriCEr.texel[2]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[3] rasteriCEr.texel[3]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[4] rasteriCEr.texel[4]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[5] rasteriCEr.texel[5]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[6] rasteriCEr.texel[6]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[7] rasteriCEr.texel[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[8] rasteriCEr.texel[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[9] rasteriCEr.texel[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[10] rasteriCEr.texel[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[11] rasteriCEr.texel[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[12] rasteriCEr.texel[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[13] rasteriCEr.texel[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[14] rasteriCEr.texel[14]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texel[15] rasteriCEr.texel[15]
1 1
.names $undef rasteriCEr.texelIndex[0]
1 1
.names $undef rasteriCEr.texelIndex[1]
1 1
.names $undef rasteriCEr.texelIndex[2]
1 1
.names $undef rasteriCEr.texelIndex[3]
1 1
.names $undef rasteriCEr.texelIndex[4]
1 1
.names $undef rasteriCEr.texelIndex[5]
1 1
.names $undef rasteriCEr.texelIndex[6]
1 1
.names $undef rasteriCEr.texelIndex[7]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[8] rasteriCEr.texelIndex[8]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[9] rasteriCEr.texelIndex[9]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[10] rasteriCEr.texelIndex[10]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[11] rasteriCEr.texelIndex[11]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[12] rasteriCEr.texelIndex[12]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[13] rasteriCEr.texelIndex[13]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[14] rasteriCEr.texelIndex[14]
1 1
.names $undef rasteriCEr.texelIndex[15]
1 1
.names $undef rasteriCEr.texelIndex[16]
1 1
.names $undef rasteriCEr.texelIndex[17]
1 1
.names $undef rasteriCEr.texelIndex[18]
1 1
.names $undef rasteriCEr.texelIndex[19]
1 1
.names $undef rasteriCEr.texelIndex[20]
1 1
.names $undef rasteriCEr.texelIndex[21]
1 1
.names $undef rasteriCEr.texelIndex[22]
1 1
.names $undef rasteriCEr.texelIndex[23]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[24] rasteriCEr.texelIndex[24]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[25] rasteriCEr.texelIndex[25]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[26] rasteriCEr.texelIndex[26]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[27] rasteriCEr.texelIndex[27]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[28] rasteriCEr.texelIndex[28]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[29] rasteriCEr.texelIndex[29]
1 1
.names rasteriCEr.fragmentPipeline.fragmentPipeline.texelIndex[30] rasteriCEr.texelIndex[30]
1 1
.names $undef rasteriCEr.texelIndex[31]
1 1
.names rasteriCEr.commandParser.confTextureMode[0] rasteriCEr.textureMode[0]
1 1
.names rasteriCEr.commandParser.confTextureMode[1] rasteriCEr.textureMode[1]
1 1
.names rasteriCEr.commandParser.confTextureMode[2] rasteriCEr.textureMode[2]
1 1
.names rasteriCEr.commandParser.confTextureMode[3] rasteriCEr.textureMode[3]
1 1
.names serial2axis.m_axis_tdata[0] s_cmd_axis_tdata[0]
1 1
.names serial2axis.m_axis_tdata[1] s_cmd_axis_tdata[1]
1 1
.names serial2axis.m_axis_tdata[2] s_cmd_axis_tdata[2]
1 1
.names serial2axis.m_axis_tdata[3] s_cmd_axis_tdata[3]
1 1
.names serial2axis.m_axis_tdata[4] s_cmd_axis_tdata[4]
1 1
.names serial2axis.m_axis_tdata[5] s_cmd_axis_tdata[5]
1 1
.names serial2axis.m_axis_tdata[6] s_cmd_axis_tdata[6]
1 1
.names serial2axis.m_axis_tdata[7] s_cmd_axis_tdata[7]
1 1
.names serial2axis.m_axis_tdata[8] s_cmd_axis_tdata[8]
1 1
.names serial2axis.m_axis_tdata[9] s_cmd_axis_tdata[9]
1 1
.names serial2axis.m_axis_tdata[10] s_cmd_axis_tdata[10]
1 1
.names serial2axis.m_axis_tdata[11] s_cmd_axis_tdata[11]
1 1
.names serial2axis.m_axis_tdata[12] s_cmd_axis_tdata[12]
1 1
.names serial2axis.m_axis_tdata[13] s_cmd_axis_tdata[13]
1 1
.names serial2axis.m_axis_tdata[14] s_cmd_axis_tdata[14]
1 1
.names serial2axis.m_axis_tdata[15] s_cmd_axis_tdata[15]
1 1
.names serial2axis.m_axis_tdata[16] s_cmd_axis_tdata[16]
1 1
.names serial2axis.m_axis_tdata[17] s_cmd_axis_tdata[17]
1 1
.names serial2axis.m_axis_tdata[18] s_cmd_axis_tdata[18]
1 1
.names serial2axis.m_axis_tdata[19] s_cmd_axis_tdata[19]
1 1
.names serial2axis.m_axis_tdata[20] s_cmd_axis_tdata[20]
1 1
.names serial2axis.m_axis_tdata[21] s_cmd_axis_tdata[21]
1 1
.names serial2axis.m_axis_tdata[22] s_cmd_axis_tdata[22]
1 1
.names serial2axis.m_axis_tdata[23] s_cmd_axis_tdata[23]
1 1
.names serial2axis.m_axis_tdata[24] s_cmd_axis_tdata[24]
1 1
.names serial2axis.m_axis_tdata[25] s_cmd_axis_tdata[25]
1 1
.names serial2axis.m_axis_tdata[26] s_cmd_axis_tdata[26]
1 1
.names serial2axis.m_axis_tdata[27] s_cmd_axis_tdata[27]
1 1
.names serial2axis.m_axis_tdata[28] s_cmd_axis_tdata[28]
1 1
.names serial2axis.m_axis_tdata[29] s_cmd_axis_tdata[29]
1 1
.names serial2axis.m_axis_tdata[30] s_cmd_axis_tdata[30]
1 1
.names serial2axis.m_axis_tdata[31] s_cmd_axis_tdata[31]
1 1
.names rasteriCEr.commandParser.s_cmd_axis_tready s_cmd_axis_tready
1 1
.names serial2axis.m_axis_tvalid s_cmd_axis_tvalid
1 1
.names clk serial2axis.aclk
1 1
.names $undef serial2axis.fifoEmpty
1 1
.names serial2axis.sfifoInst.o_fill[0] serial2axis.fill[0]
1 1
.names serial2axis.sfifoInst.o_fill[1] serial2axis.fill[1]
1 1
.names serial2axis.sfifoInst.o_fill[2] serial2axis.fill[2]
1 1
.names serial2axis.sfifoInst.o_fill[3] serial2axis.fill[3]
1 1
.names serial2axis.sfifoInst.o_fill[4] serial2axis.fill[4]
1 1
.names serial2axis.sfifoInst.o_fill[5] serial2axis.fill[5]
1 1
.names serial2axis.sfifoInst.o_fill[6] serial2axis.fill[6]
1 1
.names serial2axis.sfifoInst.o_fill[7] serial2axis.fill[7]
1 1
.names serial2axis.sfifoInst.o_fill[8] serial2axis.fill[8]
1 1
.names serial2axis.sfifoInst.o_fill[9] serial2axis.fill[9]
1 1
.names serial2axis.sfifoInst.o_fill[10] serial2axis.fill[10]
1 1
.names serial2axis.sfifoInst.o_fill[11] serial2axis.fill[11]
1 1
.names serial2axis.sfifoInst.o_fill[12] serial2axis.fill[12]
1 1
.names rasteriCEr.commandParser.s_cmd_axis_tready serial2axis.m_axis_tready
1 1
.names serial2axis.spiSlave.o_RX_Byte[0] serial2axis.mosi[0]
1 1
.names serial2axis.spiSlave.o_RX_Byte[1] serial2axis.mosi[1]
1 1
.names serial2axis.spiSlave.o_RX_Byte[2] serial2axis.mosi[2]
1 1
.names serial2axis.spiSlave.o_RX_Byte[3] serial2axis.mosi[3]
1 1
.names serial2axis.spiSlave.o_RX_Byte[4] serial2axis.mosi[4]
1 1
.names serial2axis.spiSlave.o_RX_Byte[5] serial2axis.mosi[5]
1 1
.names serial2axis.spiSlave.o_RX_Byte[6] serial2axis.mosi[6]
1 1
.names serial2axis.spiSlave.o_RX_Byte[7] serial2axis.mosi[7]
1 1
.names serial2axis.fifoReadEnable serial2axis.readFromFifo
1 1
.names resetn serial2axis.resetn
1 1
.names serial2axis.spiSlave.o_RX_DV serial2axis.rxDone
1 1
.names serial_cs serial2axis.serial_cs
1 1
.names serial_mosi serial2axis.serial_mosi
1 1
.names serial_sck serial2axis.serial_sck
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[0]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[1]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[2]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[3]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[4]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[5]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[6]
1 1
.names $undef serial2axis.sfifoInst.REGISTERED_READ.rd_data[7]
1 1
.names clk serial2axis.sfifoInst.i_clk
1 1
.names serial2axis.spiSlave.o_RX_Byte[0] serial2axis.sfifoInst.i_data[0]
1 1
.names serial2axis.spiSlave.o_RX_Byte[1] serial2axis.sfifoInst.i_data[1]
1 1
.names serial2axis.spiSlave.o_RX_Byte[2] serial2axis.sfifoInst.i_data[2]
1 1
.names serial2axis.spiSlave.o_RX_Byte[3] serial2axis.sfifoInst.i_data[3]
1 1
.names serial2axis.spiSlave.o_RX_Byte[4] serial2axis.sfifoInst.i_data[4]
1 1
.names serial2axis.spiSlave.o_RX_Byte[5] serial2axis.sfifoInst.i_data[5]
1 1
.names serial2axis.spiSlave.o_RX_Byte[6] serial2axis.sfifoInst.i_data[6]
1 1
.names serial2axis.spiSlave.o_RX_Byte[7] serial2axis.sfifoInst.i_data[7]
1 1
.names serial2axis.fifoReadEnable serial2axis.sfifoInst.i_rd
1 1
.names serial2axis.spiSlave.o_RX_DV serial2axis.sfifoInst.i_wr
1 1
.names serial2axis.fifoReadData[0] serial2axis.sfifoInst.o_data[0]
1 1
.names serial2axis.fifoReadData[1] serial2axis.sfifoInst.o_data[1]
1 1
.names serial2axis.fifoReadData[2] serial2axis.sfifoInst.o_data[2]
1 1
.names serial2axis.fifoReadData[3] serial2axis.sfifoInst.o_data[3]
1 1
.names serial2axis.fifoReadData[4] serial2axis.sfifoInst.o_data[4]
1 1
.names serial2axis.fifoReadData[5] serial2axis.sfifoInst.o_data[5]
1 1
.names serial2axis.fifoReadData[6] serial2axis.sfifoInst.o_data[6]
1 1
.names serial2axis.fifoReadData[7] serial2axis.sfifoInst.o_data[7]
1 1
.names $undef serial2axis.sfifoInst.o_empty
1 1
.names serial2axis.sfifoInst.r_full serial2axis.sfifoInst.o_full
1 1
.names $undef serial2axis.sfifoInst.r_empty
1 1
.names $undef serial2axis.sfifoInst.rd_next[1]
1 1
.names serial2axis.sfifoInst.rd_next[0] serial2axis.sfifoInst.unused[0]
1 1
.names $undef serial2axis.sfifoInst.unused[1]
1 1
.names serial2axis.sfifoInst.rd_next[2] serial2axis.sfifoInst.unused[2]
1 1
.names serial2axis.sfifoInst.rd_next[3] serial2axis.sfifoInst.unused[3]
1 1
.names serial2axis.sfifoInst.rd_next[4] serial2axis.sfifoInst.unused[4]
1 1
.names serial2axis.sfifoInst.rd_next[5] serial2axis.sfifoInst.unused[5]
1 1
.names serial2axis.sfifoInst.rd_next[6] serial2axis.sfifoInst.unused[6]
1 1
.names serial2axis.sfifoInst.rd_next[7] serial2axis.sfifoInst.unused[7]
1 1
.names serial2axis.sfifoInst.rd_next[8] serial2axis.sfifoInst.unused[8]
1 1
.names serial2axis.sfifoInst.rd_next[9] serial2axis.sfifoInst.unused[9]
1 1
.names serial2axis.sfifoInst.rd_next[10] serial2axis.sfifoInst.unused[10]
1 1
.names serial2axis.sfifoInst.rd_next[11] serial2axis.sfifoInst.unused[11]
1 1
.names $undef serial2axis.sfifoInst.w_rd
1 1
.names $undef serial2axis.sfifoInst.w_wr
1 1
.names clk serial2axis.spiSlave.i_Clk
1 1
.names resetn serial2axis.spiSlave.i_Rst_L
1 1
.names serial_sck serial2axis.spiSlave.i_SPI_Clk
1 1
.names serial_mosi serial2axis.spiSlave.i_SPI_MOSI
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[0]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[1]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[2]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[3]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[4]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[5]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[6]
1 1
.names $false serial2axis.spiSlave.i_TX_Byte[7]
1 1
.names $false serial2axis.spiSlave.i_TX_DV
1 1
.names $false serial2axis.spiSlave.w_CPHA
1 1
.names $false serial2axis.spiSlave.w_CPOL
1 1
.names serial_sck serial2axis.spiSlave.w_SPI_Clk
1 1
.names serial2axis.serial_cts serial_cts
1 1
.end
