<stg><name>Rotate</name>


<trans_list>

<trans id="429" from="1" to="2">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="2" to="3">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="4">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="4" to="5">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="5" to="6">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="6" to="7">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="7" to="8">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="8" to="9">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="9" to="10">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="10" to="11">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="11" to="12">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="12" to="13">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="13" to="14">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="14" to="15">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="15" to="16">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="16" to="17">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="17" to="18">
<condition id="95">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="18" to="23">
<condition id="108">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="18" to="19">
<condition id="113">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="19" to="20">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="20" to="21">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="21" to="22">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="22" to="18">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="23" to="17">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:3  %theta_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %theta)

]]></Node>
<StgValue><ssdm name="theta_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:4  %rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows)

]]></Node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:5  %cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols)

]]></Node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6  %tmp_i = fmul float %theta_read, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6  %tmp_i = fmul float %theta_read, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="33" st_id="8" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="34" st_id="9" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="35" st_id="10" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:7  %angle = fdiv float %tmp_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="36" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:8  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="37" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:52  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:8  %v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="39" st_id="12" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:9  %d_assign_3 = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign_3"/></StgValue>
</operation>

<operation id="40" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:10  %ireg_V = bitcast double %d_assign_3 to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="41" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:11  %tmp_28 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:12  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="43" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:15  %tmp_34 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:20  %tmp_45_i = icmp eq i63 %tmp_28, 0

]]></Node>
<StgValue><ssdm name="tmp_45_i"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:52  %v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:53  %d_assign = fpext float %v_assign_1 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="48" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:54  %ireg_V_1 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:55  %tmp_42 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:56  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:59  %tmp_44 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:64  %tmp_61_i = icmp eq i63 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="tmp_61_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:14  %tmp_i_137 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_137"/></StgValue>
</operation>

<operation id="55" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:16  %tmp_36_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="56" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:17  %p_Result_46 = zext i53 %tmp_36_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="57" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:18  %man_V_1 = sub i54 0, %p_Result_46

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="58" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:19  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_46

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="59" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:21  %F2 = sub i12 1075, %tmp_i_137

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:22  %tmp_47_i = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_47_i"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:23  %tmp_48_i = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_48_i"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:24  %tmp_49_i = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:25  %sh_amt = select i1 %tmp_47_i, i12 %tmp_48_i, i12 %tmp_49_i

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:26  %sh_amt_cast_i = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast_i"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:27  %tmp_50_i = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:28  %tmp_39 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:29  %tmp_52_i = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:30  %tmp_40 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:31  %icmp = icmp eq i7 %tmp_40, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:32  %tmp_55_i = zext i32 %sh_amt_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_55_i"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:33  %tmp_56_i = ashr i54 %man_V_2, %tmp_55_i

]]></Node>
<StgValue><ssdm name="tmp_56_i"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:34  %tmp_41 = trunc i54 %tmp_56_i to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:35  %p_0162_i = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_0162_i"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:36  %tmp_58_i = shl i32 %tmp_39, %sh_amt_cast_i

]]></Node>
<StgValue><ssdm name="tmp_58_i"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:37  %sel_tmp1 = xor i1 %tmp_45_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38  %sel_tmp2 = and i1 %tmp_50_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:39  %sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_39, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:40  %sel_tmp6_demorgan = or i1 %tmp_45_i, %tmp_50_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42  %sel_tmp7 = and i1 %tmp_47_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43  %sel_tmp8 = xor i1 %tmp_52_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:45  %sel_tmp = select i1 %sel_tmp9, i32 %p_0162_i, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:46  %sel_tmp4 = and i1 %sel_tmp7, %tmp_52_i

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:47  %sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_41, i32 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_47_i

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49  %sel_tmp10 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50  %sel_tmp11 = and i1 %icmp, %sel_tmp10

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:51  %cos_t_V = select i1 %sel_tmp11, i32 %tmp_58_i, i32 %sel_tmp5

]]></Node>
<StgValue><ssdm name="cos_t_V"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:58  %tmp_59_i = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_59_i"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:60  %tmp_37_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_44)

]]></Node>
<StgValue><ssdm name="tmp_37_i"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:61  %p_Result_47 = zext i53 %tmp_37_i to i54

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:62  %man_V_4 = sub i54 0, %p_Result_47

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:63  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_47

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:65  %F2_1 = sub i12 1075, %tmp_59_i

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:66  %tmp_63_i = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_63_i"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:67  %tmp_64_i = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_64_i"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:68  %tmp_65_i = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_65_i"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:69  %sh_amt_1 = select i1 %tmp_63_i, i12 %tmp_64_i, i12 %tmp_65_i

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:70  %sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast_i"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:71  %tmp_66_i = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_66_i"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:72  %tmp_45 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:73  %tmp_68_i = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_68_i"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74  %tmp_46 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry_ifconv:75  %icmp1 = icmp eq i7 %tmp_46, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:76  %tmp_71_i = zext i32 %sh_amt_1_cast_i to i54

]]></Node>
<StgValue><ssdm name="tmp_71_i"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:77  %tmp_72_i = ashr i54 %man_V_5, %tmp_71_i

]]></Node>
<StgValue><ssdm name="tmp_72_i"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="54">
<![CDATA[
entry_ifconv:78  %tmp_47 = trunc i54 %tmp_72_i to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:79  %p_0171_i = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_0171_i"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:80  %tmp_74_i = shl i32 %tmp_45, %sh_amt_1_cast_i

]]></Node>
<StgValue><ssdm name="tmp_74_i"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81  %sel_tmp12 = xor i1 %tmp_61_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82  %sel_tmp13 = and i1 %tmp_66_i, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:83  %sel_tmp14 = select i1 %sel_tmp13, i32 %tmp_45, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84  %sel_tmp30_demorgan = or i1 %tmp_61_i, %tmp_66_i

]]></Node>
<StgValue><ssdm name="sel_tmp30_demorgan"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85  %sel_tmp15 = xor i1 %sel_tmp30_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86  %sel_tmp16 = and i1 %tmp_63_i, %sel_tmp15

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87  %sel_tmp17 = xor i1 %tmp_68_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:88  %sel_tmp18 = and i1 %sel_tmp16, %sel_tmp17

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:89  %sel_tmp19 = select i1 %sel_tmp18, i32 %p_0171_i, i32 %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90  %sel_tmp20 = and i1 %sel_tmp16, %tmp_68_i

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:91  %sel_tmp21 = select i1 %sel_tmp20, i32 %tmp_47, i32 %sel_tmp19

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92  %sel_tmp45_demorgan = or i1 %sel_tmp30_demorgan, %tmp_63_i

]]></Node>
<StgValue><ssdm name="sel_tmp45_demorgan"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93  %sel_tmp22 = xor i1 %sel_tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94  %sel_tmp23 = and i1 %icmp1, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:95  %sin_t_V = select i1 %sel_tmp23, i32 %tmp_74_i, i32 %sel_tmp21

]]></Node>
<StgValue><ssdm name="sin_t_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:96  %i_op_assign = add nsw i32 -1, %cols

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:97  %p_Val2_i = mul i32 %i_op_assign, %cos_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:111  %p_Val2_2_i = mul i32 %i_op_assign, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_2_i"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:125  %i_op_assign_1 = sub i32 1, %rows

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:126  %p_Val2_3_i = mul i32 %i_op_assign_1, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_3_i"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:139  %i_op_assign_2 = add nsw i32 -1, %rows

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:140  %p_Val2_5_i = mul i32 %i_op_assign_2, %cos_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_5_i"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:153  %p_Val2_10_i = mul i32 %i_op_assign_2, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_10_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:98  %p_Val2_27 = add i32 32768, %p_Val2_i

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:99  %tmp_48 = trunc i32 %p_Val2_27 to i16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:100  %tmp_i_i1 = icmp eq i16 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:101  %p_Result_s = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_27, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:102  %p_Val2_28 = select i1 %tmp_i_i1, i32 %p_Val2_27, i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:103  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_28, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:104  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:105  %tmp_50 = trunc i32 %p_Val2_28 to i16

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:106  %tmp_75_i = icmp eq i16 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="tmp_75_i"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:107  %ret_V_6 = add i16 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:108  %p_i = select i1 %tmp_75_i, i16 %ret_V, i16 %ret_V_6

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:109  %p_1_i = select i1 %tmp_49, i16 %p_i, i16 %ret_V

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:110  %tmp_51 = trunc i16 %p_1_i to i15

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:112  %p_Val2_29 = add i32 32768, %p_Val2_2_i

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:113  %tmp_52 = trunc i32 %p_Val2_29 to i16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:114  %tmp_i_i2 = icmp eq i16 %tmp_52, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:115  %p_Result_41 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_29, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:116  %p_Val2_30 = select i1 %tmp_i_i2, i32 %p_Val2_29, i32 %p_Result_41

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:117  %ret_V_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_30, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:118  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_30, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:119  %tmp_54 = trunc i32 %p_Val2_30 to i16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:120  %tmp_76_i = icmp eq i16 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="tmp_76_i"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:121  %ret_V_8 = add i16 1, %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:122  %p_3_i = select i1 %tmp_76_i, i16 %ret_V_7, i16 %ret_V_8

]]></Node>
<StgValue><ssdm name="p_3_i"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:123  %p_2_i = select i1 %tmp_53, i16 %p_3_i, i16 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_2_i"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:124  %tmp_55 = trunc i16 %p_2_i to i15

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:127  %p_Val2_31 = add i32 32768, %p_Val2_3_i

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:128  %tmp_56 = trunc i32 %p_Val2_31 to i16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:129  %tmp_i_i3 = icmp eq i16 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:130  %p_Result_42 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_31, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:131  %p_Val2_32 = select i1 %tmp_i_i3, i32 %p_Val2_31, i32 %p_Result_42

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:132  %ret_V_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_32, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:133  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:134  %tmp_58 = trunc i32 %p_Val2_32 to i16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:135  %tmp_77_i = icmp eq i16 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="tmp_77_i"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:136  %ret_V_10 = add i16 1, %ret_V_9

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:137  %p_4_i = select i1 %tmp_77_i, i16 %ret_V_9, i16 %ret_V_10

]]></Node>
<StgValue><ssdm name="p_4_i"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:138  %p_11_i = select i1 %tmp_57, i16 %p_4_i, i16 %ret_V_9

]]></Node>
<StgValue><ssdm name="p_11_i"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:141  %p_Val2_33 = add i32 32768, %p_Val2_5_i

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:142  %tmp_59 = trunc i32 %p_Val2_33 to i16

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:143  %tmp_i_i4 = icmp eq i16 %tmp_59, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:144  %p_Result_43 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_33, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:145  %p_Val2_34 = select i1 %tmp_i_i4, i32 %p_Val2_33, i32 %p_Result_43

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:146  %ret_V_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_34, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:147  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_34, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:148  %tmp_61 = trunc i32 %p_Val2_34 to i16

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:149  %tmp_78_i = icmp eq i16 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="tmp_78_i"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:150  %ret_V_12 = add i16 1, %ret_V_11

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:151  %p_5_i = select i1 %tmp_78_i, i16 %ret_V_11, i16 %ret_V_12

]]></Node>
<StgValue><ssdm name="p_5_i"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:152  %p_12_i = select i1 %tmp_60, i16 %p_5_i, i16 %ret_V_11

]]></Node>
<StgValue><ssdm name="p_12_i"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:154  %p_Val2_11_i = sub i32 %p_Val2_i, %p_Val2_10_i

]]></Node>
<StgValue><ssdm name="p_Val2_11_i"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:155  %p_Val2_35 = add i32 32768, %p_Val2_11_i

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:156  %tmp_62 = trunc i32 %p_Val2_35 to i16

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:157  %tmp_i_i5 = icmp eq i16 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:158  %p_Result_44 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_35, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:159  %p_Val2_36 = select i1 %tmp_i_i5, i32 %p_Val2_35, i32 %p_Result_44

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:160  %ret_V_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_36, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:161  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_36, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:162  %tmp_64 = trunc i32 %p_Val2_36 to i16

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:163  %tmp_79_i = icmp eq i16 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="tmp_79_i"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:164  %ret_V_14 = add i16 1, %ret_V_13

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:165  %p_6_i = select i1 %tmp_79_i, i16 %ret_V_13, i16 %ret_V_14

]]></Node>
<StgValue><ssdm name="p_6_i"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:166  %p_13_i = select i1 %tmp_63, i16 %p_6_i, i16 %ret_V_13

]]></Node>
<StgValue><ssdm name="p_13_i"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:167  %p_Val2_37 = add i32 %p_Val2_2_i, %p_Val2_33

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:168  %tmp_65 = trunc i32 %p_Val2_37 to i16

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:169  %tmp_i_i6 = icmp eq i16 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:170  %p_Result_45 = call i32 @llvm.part.set.i32.i16(i32 %p_Val2_37, i16 0, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:171  %p_Val2_38 = select i1 %tmp_i_i6, i32 %p_Val2_37, i32 %p_Result_45

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:172  %ret_V_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_38, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:173  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_38, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="32">
<![CDATA[
entry_ifconv:174  %tmp_67 = trunc i32 %p_Val2_38 to i16

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:175  %tmp_80_i = icmp eq i16 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:176  %ret_V_16 = add i16 1, %ret_V_15

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:177  %p_7_i = select i1 %tmp_80_i, i16 %ret_V_15, i16 %ret_V_16

]]></Node>
<StgValue><ssdm name="p_7_i"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:178  %p_14_i = select i1 %tmp_66, i16 %p_7_i, i16 %ret_V_15

]]></Node>
<StgValue><ssdm name="p_14_i"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:193  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_1_i, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:194  %x_assign_3 = select i1 %tmp_68, i15 0, i15 %tmp_51

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:202  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_2_i, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:203  %x_assign_4 = select i1 %tmp_70, i15 0, i15 %tmp_55

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:0  call void (...)* @_ssdm_op_SpecInterface(float* %theta, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:1  call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry_ifconv:2  call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:179  %tmp_i_i = icmp sgt i16 %p_1_i, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:180  %x_assign_1 = select i1 %tmp_i_i, i16 0, i16 %p_1_i

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:181  %tmp_i68_i = icmp slt i16 %p_11_i, %p_13_i

]]></Node>
<StgValue><ssdm name="tmp_i68_i"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:182  %y_assign = select i1 %tmp_i68_i, i16 %p_11_i, i16 %p_13_i

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:183  %tmp_i70_i = icmp slt i16 %x_assign_1, %y_assign

]]></Node>
<StgValue><ssdm name="tmp_i70_i"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:184  %x_min = select i1 %tmp_i70_i, i16 %x_assign_1, i16 %y_assign

]]></Node>
<StgValue><ssdm name="x_min"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:185  %tmp_i71_cast_i = sext i16 %x_min to i17

]]></Node>
<StgValue><ssdm name="tmp_i71_cast_i"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:186  %tmp_i72_i = icmp sgt i16 %p_2_i, 0

]]></Node>
<StgValue><ssdm name="tmp_i72_i"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:187  %x_assign_2 = select i1 %tmp_i72_i, i16 0, i16 %p_2_i

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:188  %tmp_i74_i = icmp slt i16 %p_12_i, %p_14_i

]]></Node>
<StgValue><ssdm name="tmp_i74_i"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:189  %y_assign_1 = select i1 %tmp_i74_i, i16 %p_12_i, i16 %p_14_i

]]></Node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:190  %tmp_i76_i = icmp slt i16 %x_assign_2, %y_assign_1

]]></Node>
<StgValue><ssdm name="tmp_i76_i"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:191  %y_min = select i1 %tmp_i76_i, i16 %x_assign_2, i16 %y_assign_1

]]></Node>
<StgValue><ssdm name="y_min"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:192  %tmp_i77_cast_i = sext i16 %y_min to i17

]]></Node>
<StgValue><ssdm name="tmp_i77_cast_i"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:195  %tmp_i79_cast_i = zext i15 %x_assign_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_i79_cast_i"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:196  %tmp_i80_i = icmp sgt i16 %p_11_i, %p_13_i

]]></Node>
<StgValue><ssdm name="tmp_i80_i"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:197  %y_assign_2 = select i1 %tmp_i80_i, i16 %p_11_i, i16 %p_13_i

]]></Node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:198  %tmp_69 = trunc i16 %y_assign_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:199  %tmp_i82_i = icmp sgt i16 %tmp_i79_cast_i, %y_assign_2

]]></Node>
<StgValue><ssdm name="tmp_i82_i"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:200  %x_max = select i1 %tmp_i82_i, i15 %x_assign_3, i15 %tmp_69

]]></Node>
<StgValue><ssdm name="x_max"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:201  %tmp_i83_cast_i = zext i15 %x_max to i16

]]></Node>
<StgValue><ssdm name="tmp_i83_cast_i"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:204  %tmp_i85_cast_i = zext i15 %x_assign_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_i85_cast_i"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:205  %tmp_i86_i = icmp sgt i16 %p_12_i, %p_14_i

]]></Node>
<StgValue><ssdm name="tmp_i86_i"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:206  %y_assign_3 = select i1 %tmp_i86_i, i16 %p_12_i, i16 %p_14_i

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="15" op_0_bw="16">
<![CDATA[
entry_ifconv:207  %tmp_71 = trunc i16 %y_assign_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:208  %tmp_i88_i = icmp sgt i16 %tmp_i85_cast_i, %y_assign_3

]]></Node>
<StgValue><ssdm name="tmp_i88_i"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
entry_ifconv:209  %y_max = select i1 %tmp_i88_i, i15 %x_assign_4, i15 %tmp_71

]]></Node>
<StgValue><ssdm name="y_max"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:210  %tmp_i89_cast_i = zext i15 %y_max to i16

]]></Node>
<StgValue><ssdm name="tmp_i89_cast_i"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:211  %tmp_89_i = sub i16 %tmp_i83_cast_i, %x_min

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:212  %tmp_89_cast_i = zext i16 %tmp_89_i to i17

]]></Node>
<StgValue><ssdm name="tmp_89_cast_i"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:213  %p_rows = add i17 1, %tmp_89_cast_i

]]></Node>
<StgValue><ssdm name="p_rows"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:214  %tmp_90_i = sub i16 %tmp_i89_cast_i, %y_min

]]></Node>
<StgValue><ssdm name="tmp_90_i"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:215  %tmp_90_cast_i = zext i16 %tmp_90_i to i17

]]></Node>
<StgValue><ssdm name="tmp_90_cast_i"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:216  %p_cols = add i17 1, %tmp_90_cast_i

]]></Node>
<StgValue><ssdm name="p_cols"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:217  %tmp = xor i16 %p_12_i, -1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:218  %tmp_1 = xor i16 %p_14_i, -1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:219  %tmp_2 = icmp sgt i16 %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:220  %smax = select i1 %tmp_2, i16 %tmp, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:221  %tmp_3 = xor i16 %p_2_i, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:222  %tmp_4 = icmp sgt i16 %smax, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:223  %smax1 = select i1 %tmp_4, i16 %smax, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:224  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:225  %smax2 = select i1 %tmp_72, i16 -1, i16 %smax1

]]></Node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:226  %tmp15 = add i16 1, %tmp_i89_cast_i

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:227  %tmp_8 = add i16 %smax2, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:228  %tmp_9 = zext i16 %tmp_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:229  %tmp_10 = add i17 1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:230  %tmp_11 = xor i16 %p_11_i, -1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:231  %tmp_12 = xor i16 %p_13_i, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:232  %tmp_13 = icmp sgt i16 %tmp_11, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:233  %smax3 = select i1 %tmp_13, i16 %tmp_11, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="smax3"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:234  %tmp_14 = xor i16 %p_1_i, -1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:235  %tmp_15 = icmp sgt i16 %smax3, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:236  %smax4 = select i1 %tmp_15, i16 %smax3, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="smax4"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:237  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %smax4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:238  %smax5 = select i1 %tmp_73, i16 -1, i16 %smax4

]]></Node>
<StgValue><ssdm name="smax5"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:239  %tmp16 = add i16 1, %tmp_i83_cast_i

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:240  %tmp_s = add i16 %smax5, %tmp16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:241  %tmp_16 = zext i16 %tmp_s to i17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:242  %tmp_17 = add i17 1, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:243  br label %.preheader1096.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader1096.i:0  %i4_i = phi i17 [ 0, %entry_ifconv ], [ %i, %.preheader1096.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i4_i"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1096.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1096.i:2  %exitcond6 = icmp eq i17 %i4_i, %tmp_17

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1096.i:3  %i = add i17 %i4_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1096.i:4  br i1 %exitcond6, label %.exit, label %.preheader1095.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1095.preheader.i:0  %y = add i17 %tmp_i77_cast_i, %i4_i

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="17">
<![CDATA[
.preheader1095.preheader.i:1  %y_cast_i = sext i17 %y to i32

]]></Node>
<StgValue><ssdm name="y_cast_i"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1095.preheader.i:2  %p_Val2_22_i = mul i32 %y_cast_i, %cos_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_22_i"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1095.preheader.i:3  %p_Val2_6_i = mul i32 %y_cast_i, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_6_i"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="17">
<![CDATA[
.preheader1095.preheader.i:4  %tmp_74 = trunc i17 %i4_i to i10

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader1095.preheader.i:5  %tmp_20_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_74, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
.preheader1095.preheader.i:6  br label %.preheader1095.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:0  call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
.exit:1  call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_rows_out, i17 %p_rows)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:2  call void (...)* @_ssdm_op_SpecInterface(i17* %dst_rows_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
.exit:3  call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_rows_out1, i17 %p_rows)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:4  call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
.exit:5  call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_cols_out, i17 %p_cols)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.exit:6  call void (...)* @_ssdm_op_SpecInterface(i17* %dst_cols_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="17">
<![CDATA[
.exit:7  call void @_ssdm_op_Write.ap_fifo.i17P(i17* %dst_cols_out2, i17 %p_cols)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0">
<![CDATA[
.exit:8  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
.preheader1095.i:0  %j5_i = phi i17 [ %j, %1 ], [ 0, %.preheader1095.preheader.i ]

]]></Node>
<StgValue><ssdm name="j5_i"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1095.i:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1095.i:2  %exitcond = icmp eq i17 %j5_i, %tmp_10

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader1095.i:3  %j = add i17 %j5_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1095.i:4  br i1 %exitcond, label %.preheader1096.i.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_38_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:2  %x = add i17 %tmp_i71_cast_i, %j5_i

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:3  %x_cast_i = sext i17 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast_i"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %p_Val2_7_i = mul i32 %x_cast_i, %sin_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_7_i"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %p_Val2_39 = sub i32 %p_Val2_22_i, %p_Val2_7_i

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %p_Val2_8_i = mul i32 %x_cast_i, %cos_t_V

]]></Node>
<StgValue><ssdm name="p_Val2_8_i"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_3 = add i32 %p_Val2_6_i, %p_Val2_8_i

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %ret_V_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_39, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_76 = trunc i32 %p_Val2_39 to i16

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %ret_V_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:19  %tmp_78 = trunc i32 %p_Val2_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_38_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1095.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:9  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11  %tmp_94_i = icmp eq i16 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:12  %ret_V_18 = add i16 1, %ret_V_17

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:13  %p_8_i = select i1 %tmp_94_i, i16 %ret_V_17, i16 %ret_V_18

]]></Node>
<StgValue><ssdm name="p_8_i"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:14  %p_15_i = select i1 %tmp_75, i16 %p_8_i, i16 %ret_V_17

]]></Node>
<StgValue><ssdm name="p_15_i"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:15  %r0 = sext i16 %p_15_i to i32

]]></Node>
<StgValue><ssdm name="r0"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:16  %r0_cast_i = sext i16 %p_15_i to i17

]]></Node>
<StgValue><ssdm name="r0_cast_i"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:20  %tmp_95_i = icmp eq i16 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:21  %ret_V_20 = add i16 1, %ret_V_19

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:22  %p_9_i = select i1 %tmp_95_i, i16 %ret_V_19, i16 %ret_V_20

]]></Node>
<StgValue><ssdm name="p_9_i"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:23  %p_16_i = select i1 %tmp_77, i16 %p_9_i, i16 %ret_V_19

]]></Node>
<StgValue><ssdm name="p_16_i"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:24  %c0 = sext i16 %p_16_i to i32

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:25  %c0_cast_i = sext i16 %p_16_i to i17

]]></Node>
<StgValue><ssdm name="c0_cast_i"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:26  %slt = icmp slt i32 %r0, %rows

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:27  %rev = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:28  %tmp_18 = or i16 %p_15_i, %p_16_i

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:29  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_cond_i = or i1 %tmp_79, %rev

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %or_cond1091_not_i = xor i1 %or_cond_i, true

]]></Node>
<StgValue><ssdm name="or_cond1091_not_i"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_97_i = icmp slt i32 %c0, %cols

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %or_cond1_i = and i1 %tmp_97_i, %or_cond1091_not_i

]]></Node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:34  br i1 %or_cond1_i, label %.preheader.preheader.0.i_ifconv, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="17">
<![CDATA[
:0  %tmp_111_i_cast = zext i17 %j5_i to i18

]]></Node>
<StgValue><ssdm name="tmp_111_i_cast"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  %tmp_29 = add i18 %tmp_20_cast, %tmp_111_i_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="18">
<![CDATA[
:2  %tmp_38_cast = zext i18 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %dst_val_addr = getelementptr [65536 x i8]* %dst_val, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="dst_val_addr"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:4  store i8 0, i8* %dst_val_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:0  %tmp_99_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_15_i, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_99_i"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:1  %p_Val2_41 = sub i32 %p_Val2_39, %tmp_99_i

]]></Node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:3  %tmp_101_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_16_i, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_101_i"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:4  %p_Val2_43 = sub i32 %p_Val2_3, %tmp_101_i

]]></Node>
<StgValue><ssdm name="p_Val2_43"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:10  %OP2_V_4_cast_i = sext i32 %p_Val2_43 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast_i"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:13  %OP1_V_5_cast_i = sext i32 %p_Val2_41 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast_i"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0.i_ifconv:16  %p_Val2_47 = mul i48 %OP2_V_4_cast_i, %OP1_V_5_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_47"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:17  %tmp_109_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_47, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_109_i"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:18  %tmp_80 = trunc i32 %rows to i10

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:19  %tmp_81 = trunc i16 %p_15_i to i10

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader.0.i_ifconv:20  %tmp_82 = select i1 %rev, i10 %tmp_80, i10 %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:21  %tmp_25_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_82, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:22  %tmp_186_0_i_cast = sext i16 %p_16_i to i18

]]></Node>
<StgValue><ssdm name="tmp_186_0_i_cast"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:23  %tmp_19 = add i18 %tmp_186_0_i_cast, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:24  %tmp_26_cast = sext i18 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0.i_ifconv:25  %src_val_addr = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_26_cast

]]></Node>
<StgValue><ssdm name="src_val_addr"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:26  %src_val_load = load i8* %src_val_addr, align 1

]]></Node>
<StgValue><ssdm name="src_val_load"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:29  %c1_0_1_i = add i17 1, %c0_cast_i

]]></Node>
<StgValue><ssdm name="c1_0_1_i"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:30  %c1_0_1_cast_i = sext i17 %c1_0_1_i to i32

]]></Node>
<StgValue><ssdm name="c1_0_1_cast_i"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:31  %tmp_184_0_1_i = icmp slt i32 %c1_0_1_cast_i, %cols

]]></Node>
<StgValue><ssdm name="tmp_184_0_1_i"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:32  %tmp_83 = sext i17 %c1_0_1_i to i18

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:33  %tmp_84 = trunc i32 %i_op_assign to i18

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:34  %tmp_85 = select i1 %tmp_184_0_1_i, i18 %tmp_83, i18 %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:35  %tmp_20 = add i18 %tmp_85, %tmp_25_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="370" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:36  %tmp_27_cast = sext i18 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="371" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0.i_ifconv:37  %src_val_addr_1 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="src_val_addr_1"/></StgValue>
</operation>

<operation id="372" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:38  %src_val_load_1 = load i8* %src_val_addr_1, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_1"/></StgValue>
</operation>

<operation id="373" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:41  %r1_i = add i17 1, %r0_cast_i

]]></Node>
<StgValue><ssdm name="r1_i"/></StgValue>
</operation>

<operation id="374" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:42  %r1_cast_i = sext i17 %r1_i to i32

]]></Node>
<StgValue><ssdm name="r1_cast_i"/></StgValue>
</operation>

<operation id="375" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:43  %slt1 = icmp slt i32 %r1_cast_i, %rows

]]></Node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="376" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader.0.i_ifconv:44  %rev1 = xor i1 %slt1, true

]]></Node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="377" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:45  %tmp_86 = trunc i17 %r1_i to i10

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="378" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.preheader.0.i_ifconv:46  %tmp_87 = select i1 %rev1, i10 %tmp_80, i10 %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="379" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:47  %tmp_34_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_87, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="380" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:48  %tmp_21 = add i18 %tmp_186_0_i_cast, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:51  %tmp_22 = add i18 %tmp_85, %tmp_34_cast

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="17">
<![CDATA[
.preheader.preheader.0.i_ifconv:72  %tmp_114_i_cast = zext i17 %j5_i to i18

]]></Node>
<StgValue><ssdm name="tmp_114_i_cast"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:73  %tmp_27 = add i18 %tmp_114_i_cast, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="384" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:2  %p_Val2_26_i = sub i32 65536, %p_Val2_41

]]></Node>
<StgValue><ssdm name="p_Val2_26_i"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:5  %p_Val2_29_i = sub i32 65536, %p_Val2_43

]]></Node>
<StgValue><ssdm name="p_Val2_29_i"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:6  %OP1_V_cast_i = sext i32 %p_Val2_26_i to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast_i"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:7  %OP2_V_cast_i = sext i32 %p_Val2_29_i to i48

]]></Node>
<StgValue><ssdm name="OP2_V_cast_i"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0.i_ifconv:8  %p_Val2_44 = mul i48 %OP2_V_cast_i, %OP1_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:9  %tmp_103_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_44, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0.i_ifconv:11  %p_Val2_45 = mul i48 %OP2_V_4_cast_i, %OP1_V_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_45"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:12  %tmp_105_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_45, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0.i_ifconv:14  %p_Val2_46 = mul i48 %OP2_V_cast_i, %OP1_V_5_cast_i

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:15  %tmp_107_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_46, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_107_i"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:26  %src_val_load = load i8* %src_val_addr, align 1

]]></Node>
<StgValue><ssdm name="src_val_load"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:38  %src_val_load_1 = load i8* %src_val_addr_1, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_1"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:49  %tmp_35_cast = sext i18 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0.i_ifconv:50  %src_val_addr_2 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="src_val_addr_2"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:52  %tmp_36_cast = sext i18 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0.i_ifconv:53  %src_val_addr_3 = getelementptr [65536 x i8]* %src_val, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="src_val_addr_3"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:54  %src_val_load_2 = load i8* %src_val_addr_2, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_2"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:57  %src_val_load_3 = load i8* %src_val_addr_3, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="402" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:27  %OP2_V_7_0_i = zext i8 %src_val_load to i32

]]></Node>
<StgValue><ssdm name="OP2_V_7_0_i"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:28  %p_Val2_63_0_i = mul i32 %tmp_103_i, %OP2_V_7_0_i

]]></Node>
<StgValue><ssdm name="p_Val2_63_0_i"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:39  %OP2_V_7_0_1_i = zext i8 %src_val_load_1 to i32

]]></Node>
<StgValue><ssdm name="OP2_V_7_0_1_i"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:40  %p_Val2_63_0_1_i = mul i32 %tmp_105_i, %OP2_V_7_0_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_63_0_1_i"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:54  %src_val_load_2 = load i8* %src_val_addr_2, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_2"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:55  %OP2_V_7_1_i = zext i8 %src_val_load_2 to i32

]]></Node>
<StgValue><ssdm name="OP2_V_7_1_i"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:56  %p_Val2_63_1_i = mul i32 %tmp_107_i, %OP2_V_7_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_63_1_i"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:57  %src_val_load_3 = load i8* %src_val_addr_3, align 1

]]></Node>
<StgValue><ssdm name="src_val_load_3"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:58  %OP2_V_7_1_1_i = zext i8 %src_val_load_3 to i32

]]></Node>
<StgValue><ssdm name="OP2_V_7_1_1_i"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:59  %p_Val2_63_1_1_i = mul i32 %tmp_109_i, %OP2_V_7_1_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_63_1_1_i"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:61  %tmp28 = add i32 %p_Val2_63_1_i, %p_Val2_63_1_1_i

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="413" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:60  %tmp27 = add i32 %p_Val2_63_0_i, %p_Val2_63_0_1_i

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:62  %p_Val2_64_1_1_i = add i32 %tmp28, %tmp27

]]></Node>
<StgValue><ssdm name="p_Val2_64_1_1_i"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="33" op_0_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:63  %tmp_110_i = sext i32 %p_Val2_64_1_1_i to i33

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader.preheader.0.i_ifconv:64  %r_V = add nsw i33 32768, %tmp_110_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:65  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="33">
<![CDATA[
.preheader.preheader.0.i_ifconv:66  %tmp_89 = trunc i33 %r_V to i16

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:67  %tmp_112_i = icmp eq i16 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="tmp_112_i"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0.i_ifconv:68  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i33.i32.i32(i33 %r_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:69  %tmp_24 = add i8 1, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:70  %tmp_25 = select i1 %tmp_112_i, i8 %tmp_23, i8 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader.0.i_ifconv:71  %tmp_26 = select i1 %tmp_88, i8 %tmp_25, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="18">
<![CDATA[
.preheader.preheader.0.i_ifconv:74  %tmp_37_cast = zext i18 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0.i_ifconv:75  %dst_val_addr_1 = getelementptr [65536 x i8]* %dst_val, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="dst_val_addr_1"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
.preheader.preheader.0.i_ifconv:76  store i8 %tmp_26, i8* %dst_val_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="or_cond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0.i_ifconv:77  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
.preheader1096.i.loopexit:0  br label %.preheader1096.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
