verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/8ecc/hdl/compute_sad_v1_0_S00_AXI.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/8ecc/hdl/compute_sad_v1_0.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_compute_sad_0_1/sim/design_1_compute_sad_0_1.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../Lab3.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "glbl.v"
nosort
