#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  4 23:57:07 2020
# Process ID: 20600
# Current directory: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21224 C:\Users\abuba\Desktop\Newest Website\POV_Project\VHDL Files\led_strip\led_strip.xpr
# Log file: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/vivado.log
# Journal file: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/abuba/Documents/POV Fan Project/POV_Project/VHDL Files/led_strip' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 782.973 ; gain = 158.855
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 842.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 863.180 ; gain = 20.238
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/two_wire_spi_tb/uut/current_state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/two_wire_spi_tb/uut/new_data}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/two_wire_spi_tb/uut/o_ready_for_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
ERROR: [VRFC 10-3758] type 'std_logic' does not match with a string literal [C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd:56]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 879.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 879.391 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/two_wire_spi_tb/uut/new_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/two_wire_spi_tb/uut/current_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 879.391 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 879.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 879.391 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/two_wire_spi_tb/uut/new_data}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/two_wire_spi_tb/uut/current_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 879.391 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
current_wave_config {Untitled 5}
Untitled 5
log_wave -r {/two_wire_spi_tb/uut} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
current_wave_config {Untitled 5}
Untitled 5
log_wave {/two_wire_spi_tb/uut} 
add_bp {C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} 69
remove_bps -file {C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd} -line 69
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/new_data}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/two_wire_spi_tb/uut/current_state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 881.887 ; gain = 0.000
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 881.887 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 881.887 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 881.887 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 884.902 ; gain = 1.898
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 884.902 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 884.902 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 884.902 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 884.902 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 887.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 887.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_wire_spi_tb_behav -key {Behavioral:sim_1:Functional:two_wire_spi_tb} -tclbatch {two_wire_spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source two_wire_spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_wire_spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 s
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/two_wire_spi_tb/uut/current_bit}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/two_wire_spi_tb/uut/spi_clk}} {{/two_wire_spi_tb/uut/new_data}} {{/two_wire_spi_tb/uut/ready_for_new_data}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/two_wire_spi_tb/uut/current_state}} 
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index -1 out of bound 7 downto 0
Time: 10 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 270 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:82
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:82
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 170 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:82
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
ERROR: [VRFC 10-644] exit statement is not inside a loop [C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:81]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:16]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 270 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 270 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 270 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: Index 8 out of bound 7 downto 0
Time: 270 ns  Iteration: 2  Process: /two_wire_spi_tb/uut/spi_transfer
  File: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd

HDL Line: C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd:75
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
update_compile_order -fileset sources_1
run 1 s
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'two_wire_spi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_wire_spi_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sim_1/new/two_wire_spi_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'two_wire_spi_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.sim/sim_1/behav/xsim'
"xelab -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.402 ; gain = 0.000
export_ip_user_files -of_objects  [get_files {{C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/voltage_test.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/voltage_test.vhd}}
close [ open {C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_strip_control.vhd} w ]
add_files {{C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/led_strip/led_strip.srcs/sources_1/new/led_strip_control.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AD3F3AA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.609 ; gain = 1104.426
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 12:35:45 2020...
