<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="mydesign::work"/><component name="PF_CCC_C0::work"/><component name="COREFIFO_C0::work"/><component name="PF_TPSRAM_C0::work"/><component name="testbench::work"/><component name="CLK_GEN_C0::work"/><component name="RESET_GEN_C0::work"/><component name="PULSE_GEN_C0::work"/><component name="COREFIFO_C1::work"/><component name="PULSE_GEN_C1::work"/><device die="PA5SOC095T" family="PolarFireSoC" package="fcsg325"/><SmartGen version="8.0"/></workspace>