

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_264_22'
================================================================
* Date:           Thu May  2 22:09:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.745 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      119|      119|  0.952 us|  0.952 us|  119|  119|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_264_22  |      117|      117|        10|          4|          1|    28|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln268_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268_2"   --->   Operation 15 'read' 'sext_ln268_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln268_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %sext_ln268"   --->   Operation 16 'read' 'sext_ln268_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln268_2_cast = sext i24 %sext_ln268_2_read"   --->   Operation 17 'sext' 'sext_ln268_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln268_cast = sext i24 %sext_ln268_read"   --->   Operation 18 'sext' 'sext_ln268_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_Q_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_7, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_6, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_5, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_4, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_3, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_2, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_1, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %result_I_0, void @empty_9, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 236, i13 %i"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body841"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1 = load i8 %j" [receiver.cpp:263]   --->   Operation 38 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.91ns)   --->   "%icmp_ln264 = icmp_ult  i8 %j_1, i8 224" [receiver.cpp:264]   --->   Operation 40 'icmp' 'icmp_ln264' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %icmp_ln264, void %cleanup.loopexit.exitStub, void %for.body841.split" [receiver.cpp:264]   --->   Operation 41 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [receiver.cpp:270]   --->   Operation 42 'load' 'i_load' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln263_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %i_load, i32 5, i32 12" [receiver.cpp:263]   --->   Operation 43 'partselect' 'lshr_ln263_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i8 %lshr_ln263_1" [receiver.cpp:263]   --->   Operation 44 'zext' 'zext_ln263_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%matched_I_12_addr = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln263_1" [receiver.cpp:268]   --->   Operation 45 'getelementptr' 'matched_I_12_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:268]   --->   Operation 46 'load' 'matched_I_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%matched_Q_12_addr = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln263_1" [receiver.cpp:268]   --->   Operation 47 'getelementptr' 'matched_Q_12_addr' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:268]   --->   Operation 48 'load' 'matched_Q_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln264 = add i8 %lshr_ln263_1, i8 1" [receiver.cpp:264]   --->   Operation 49 'add' 'add_ln264' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i8 %add_ln264" [receiver.cpp:268]   --->   Operation 50 'zext' 'zext_ln268' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268" [receiver.cpp:268]   --->   Operation 51 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268" [receiver.cpp:268]   --->   Operation 52 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:268]   --->   Operation 53 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:268]   --->   Operation 54 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%matched_I_12_load = load i8 %matched_I_12_addr" [receiver.cpp:268]   --->   Operation 55 'load' 'matched_I_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%matched_Q_12_load = load i8 %matched_Q_12_addr" [receiver.cpp:268]   --->   Operation 56 'load' 'matched_Q_12_load' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 57 [1/1] (1.91ns)   --->   "%add_ln264_1 = add i8 %lshr_ln263_1, i8 2" [receiver.cpp:264]   --->   Operation 57 'add' 'add_ln264_1' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i8 %add_ln264_1" [receiver.cpp:268]   --->   Operation 58 'zext' 'zext_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_1" [receiver.cpp:268]   --->   Operation 59 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_1" [receiver.cpp:268]   --->   Operation 60 'getelementptr' 'matched_Q_12_addr_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln264_2 = add i8 %lshr_ln263_1, i8 3" [receiver.cpp:264]   --->   Operation 61 'add' 'add_ln264_2' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln268_2 = zext i8 %add_ln264_2" [receiver.cpp:268]   --->   Operation 62 'zext' 'zext_ln268_2' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%matched_I_12_addr_3 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_2" [receiver.cpp:268]   --->   Operation 63 'getelementptr' 'matched_I_12_addr_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_3 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_2" [receiver.cpp:268]   --->   Operation 64 'getelementptr' 'matched_Q_12_addr_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:268]   --->   Operation 65 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:268]   --->   Operation 66 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:268]   --->   Operation 67 'load' 'matched_I_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:268]   --->   Operation 68 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:268]   --->   Operation 69 'load' 'matched_Q_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:268]   --->   Operation 70 'load' 'matched_Q_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 3 <SV = 2> <Delay = 5.74>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i18 %matched_I_12_load" [receiver.cpp:268]   --->   Operation 71 'sext' 'sext_ln268_1' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln268_3 = sext i18 %matched_Q_12_load" [receiver.cpp:268]   --->   Operation 72 'sext' 'sext_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (5.74ns)   --->   "%mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1" [receiver.cpp:268]   --->   Operation 73 'mul' 'mul_ln268' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [3/3] (5.74ns)   --->   "%mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3" [receiver.cpp:269]   --->   Operation 74 'mul' 'mul_ln269_1' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln264_3 = add i8 %lshr_ln263_1, i8 4" [receiver.cpp:264]   --->   Operation 75 'add' 'add_ln264_3' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln268_3 = zext i8 %add_ln264_3" [receiver.cpp:268]   --->   Operation 76 'zext' 'zext_ln268_3' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%matched_I_12_addr_4 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_3" [receiver.cpp:268]   --->   Operation 77 'getelementptr' 'matched_I_12_addr_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_4 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_3" [receiver.cpp:268]   --->   Operation 78 'getelementptr' 'matched_Q_12_addr_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln264_4 = add i8 %lshr_ln263_1, i8 5" [receiver.cpp:264]   --->   Operation 79 'add' 'add_ln264_4' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln268_4 = zext i8 %add_ln264_4" [receiver.cpp:268]   --->   Operation 80 'zext' 'zext_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%matched_I_12_addr_5 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_4" [receiver.cpp:268]   --->   Operation 81 'getelementptr' 'matched_I_12_addr_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_5 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_4" [receiver.cpp:268]   --->   Operation 82 'getelementptr' 'matched_Q_12_addr_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln268_4 = sext i18 %matched_I_12_load_1" [receiver.cpp:268]   --->   Operation 83 'sext' 'sext_ln268_4' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 84 [3/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4" [receiver.cpp:269]   --->   Operation 84 'mul' 'mul_ln269_2' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:268]   --->   Operation 85 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 86 [1/2] (3.25ns)   --->   "%matched_I_12_load_3 = load i8 %matched_I_12_addr_3" [receiver.cpp:268]   --->   Operation 86 'load' 'matched_I_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 87 [2/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:268]   --->   Operation 87 'load' 'matched_I_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:268]   --->   Operation 88 'load' 'matched_I_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln268_11 = sext i18 %matched_Q_12_load_1" [receiver.cpp:268]   --->   Operation 89 'sext' 'sext_ln268_11' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_3 : Operation 90 [3/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11" [receiver.cpp:269]   --->   Operation 90 'mul' 'mul_ln269_8' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:268]   --->   Operation 91 'load' 'matched_Q_12_load_2' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%matched_Q_12_load_3 = load i8 %matched_Q_12_addr_3" [receiver.cpp:268]   --->   Operation 92 'load' 'matched_Q_12_load_3' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:268]   --->   Operation 93 'load' 'matched_Q_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:268]   --->   Operation 94 'load' 'matched_Q_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 4 <SV = 3> <Delay = 5.74>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %j_1, i32 3" [receiver.cpp:263]   --->   Operation 95 'bitselect' 'tmp' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 96 [2/3] (5.74ns)   --->   "%mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1" [receiver.cpp:268]   --->   Operation 96 'mul' 'mul_ln268' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 97 'mul' 'mul_ln268_1' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [3/3] (1.05ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 98 'mul' 'mul_ln269' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [2/3] (5.74ns)   --->   "%mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3" [receiver.cpp:269]   --->   Operation 99 'mul' 'mul_ln269_1' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln264_5 = add i8 %lshr_ln263_1, i8 6" [receiver.cpp:264]   --->   Operation 100 'add' 'add_ln264_5' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln268_5 = zext i8 %add_ln264_5" [receiver.cpp:268]   --->   Operation 101 'zext' 'zext_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%matched_I_12_addr_6 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_5" [receiver.cpp:268]   --->   Operation 102 'getelementptr' 'matched_I_12_addr_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_6 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_5" [receiver.cpp:268]   --->   Operation 103 'getelementptr' 'matched_Q_12_addr_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.91ns)   --->   "%add_ln264_6 = add i8 %lshr_ln263_1, i8 7" [receiver.cpp:264]   --->   Operation 104 'add' 'add_ln264_6' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln268_6 = zext i8 %add_ln264_6" [receiver.cpp:268]   --->   Operation 105 'zext' 'zext_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%matched_I_12_addr_7 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln268_6" [receiver.cpp:268]   --->   Operation 106 'getelementptr' 'matched_I_12_addr_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 107 [2/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4" [receiver.cpp:269]   --->   Operation 107 'mul' 'mul_ln269_2' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 108 'mul' 'mul_ln268_2' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln268_5 = sext i18 %matched_I_12_load_2" [receiver.cpp:268]   --->   Operation 109 'sext' 'sext_ln268_5' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 110 [3/3] (5.74ns)   --->   "%mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5" [receiver.cpp:269]   --->   Operation 110 'mul' 'mul_ln269_3' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln268_6 = sext i18 %matched_I_12_load_3" [receiver.cpp:268]   --->   Operation 111 'sext' 'sext_ln268_6' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 112 [3/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6" [receiver.cpp:269]   --->   Operation 112 'mul' 'mul_ln269_4' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (3.25ns)   --->   "%matched_I_12_load_4 = load i8 %matched_I_12_addr_4" [receiver.cpp:268]   --->   Operation 113 'load' 'matched_I_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%matched_I_12_load_5 = load i8 %matched_I_12_addr_5" [receiver.cpp:268]   --->   Operation 114 'load' 'matched_I_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 115 [2/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:268]   --->   Operation 115 'load' 'matched_I_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 116 [2/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:268]   --->   Operation 116 'load' 'matched_I_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_7 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln268_6" [receiver.cpp:268]   --->   Operation 117 'getelementptr' 'matched_Q_12_addr_7' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 118 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 118 'mul' 'mul_ln268_8' <Predicate = (icmp_ln264)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [2/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11" [receiver.cpp:269]   --->   Operation 119 'mul' 'mul_ln269_8' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln268_12 = sext i18 %matched_Q_12_load_2" [receiver.cpp:268]   --->   Operation 120 'sext' 'sext_ln268_12' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 121 [3/3] (5.74ns)   --->   "%mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12" [receiver.cpp:269]   --->   Operation 121 'mul' 'mul_ln269_9' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln268_13 = sext i18 %matched_Q_12_load_3" [receiver.cpp:268]   --->   Operation 122 'sext' 'sext_ln268_13' <Predicate = (icmp_ln264)> <Delay = 0.00>
ST_4 : Operation 123 [3/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13" [receiver.cpp:269]   --->   Operation 123 'mul' 'mul_ln269_10' <Predicate = (icmp_ln264)> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/2] (3.25ns)   --->   "%matched_Q_12_load_4 = load i8 %matched_Q_12_addr_4" [receiver.cpp:268]   --->   Operation 124 'load' 'matched_Q_12_load_4' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 125 [1/2] (3.25ns)   --->   "%matched_Q_12_load_5 = load i8 %matched_Q_12_addr_5" [receiver.cpp:268]   --->   Operation 125 'load' 'matched_Q_12_load_5' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:268]   --->   Operation 126 'load' 'matched_Q_12_load_6' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:268]   --->   Operation 127 'load' 'matched_Q_12_load_7' <Predicate = (icmp_ln264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_4 : Operation 128 [1/1] (1.67ns)   --->   "%add_ln270 = add i13 %i_load, i13 256" [receiver.cpp:270]   --->   Operation 128 'add' 'add_ln270' <Predicate = (icmp_ln264)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (1.91ns)   --->   "%add_ln264_7 = add i8 %j_1, i8 8" [receiver.cpp:264]   --->   Operation 129 'add' 'add_ln264_7' <Predicate = (icmp_ln264)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln264 = store i13 %add_ln270, i13 %i" [receiver.cpp:264]   --->   Operation 130 'store' 'store_ln264' <Predicate = (icmp_ln264)> <Delay = 1.58>
ST_4 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln264 = store i8 %add_ln264_7, i8 %j" [receiver.cpp:264]   --->   Operation 131 'store' 'store_ln264' <Predicate = (icmp_ln264)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.74>
ST_5 : Operation 132 [1/3] (5.74ns)   --->   "%mul_ln268 = mul i40 %sext_ln268_cast, i40 %sext_ln268_1" [receiver.cpp:268]   --->   Operation 132 'mul' 'mul_ln268' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 133 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [2/3] (1.05ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 134 'mul' 'mul_ln269' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/3] (5.74ns)   --->   "%mul_ln269_1 = mul i40 %sext_ln268_cast, i40 %sext_ln268_3" [receiver.cpp:269]   --->   Operation 135 'mul' 'mul_ln269_1' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/3] (5.74ns)   --->   "%mul_ln269_2 = mul i40 %sext_ln268_cast, i40 %sext_ln268_4" [receiver.cpp:269]   --->   Operation 136 'mul' 'mul_ln269_2' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 137 'mul' 'mul_ln268_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 138 [2/3] (5.74ns)   --->   "%mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5" [receiver.cpp:269]   --->   Operation 138 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 139 'mul' 'mul_ln268_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 140 [2/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6" [receiver.cpp:269]   --->   Operation 140 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 141 'mul' 'mul_ln268_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln268_7 = sext i18 %matched_I_12_load_4" [receiver.cpp:268]   --->   Operation 142 'sext' 'sext_ln268_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [3/3] (5.74ns)   --->   "%mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7" [receiver.cpp:269]   --->   Operation 143 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln268_8 = sext i18 %matched_I_12_load_5" [receiver.cpp:268]   --->   Operation 144 'sext' 'sext_ln268_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [3/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8" [receiver.cpp:269]   --->   Operation 145 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%matched_I_12_load_6 = load i8 %matched_I_12_addr_6" [receiver.cpp:268]   --->   Operation 146 'load' 'matched_I_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 147 [1/2] (3.25ns)   --->   "%matched_I_12_load_7 = load i8 %matched_I_12_addr_7" [receiver.cpp:268]   --->   Operation 147 'load' 'matched_I_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 148 'mul' 'mul_ln268_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/3] (5.74ns)   --->   "%mul_ln269_8 = mul i40 %sext_ln268_cast, i40 %sext_ln268_11" [receiver.cpp:269]   --->   Operation 149 'mul' 'mul_ln269_8' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 150 'mul' 'mul_ln268_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [2/3] (5.74ns)   --->   "%mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12" [receiver.cpp:269]   --->   Operation 151 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 152 'mul' 'mul_ln268_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [2/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13" [receiver.cpp:269]   --->   Operation 153 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln268_14 = sext i18 %matched_Q_12_load_4" [receiver.cpp:268]   --->   Operation 154 'sext' 'sext_ln268_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [3/3] (5.74ns)   --->   "%mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14" [receiver.cpp:269]   --->   Operation 155 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln268_15 = sext i18 %matched_Q_12_load_5" [receiver.cpp:268]   --->   Operation 156 'sext' 'sext_ln268_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [3/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15" [receiver.cpp:269]   --->   Operation 157 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%matched_Q_12_load_6 = load i8 %matched_Q_12_addr_6" [receiver.cpp:268]   --->   Operation 158 'load' 'matched_Q_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%matched_Q_12_load_7 = load i8 %matched_Q_12_addr_7" [receiver.cpp:268]   --->   Operation 159 'load' 'matched_Q_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 6 <SV = 5> <Delay = 5.74>
ST_6 : Operation 160 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268)   --->   "%mul_ln268_1 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_3" [receiver.cpp:268]   --->   Operation 160 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1" [receiver.cpp:268]   --->   Operation 161 'sub' 'sub_ln268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/3] (0.00ns) (grouped into DSP with root node add_ln269)   --->   "%mul_ln269 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_1" [receiver.cpp:269]   --->   Operation 162 'mul' 'mul_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269" [receiver.cpp:269]   --->   Operation 163 'add' 'add_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_1)   --->   "%mul_ln268_2 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_4" [receiver.cpp:268]   --->   Operation 164 'mul' 'mul_ln268_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/3] (5.74ns)   --->   "%mul_ln269_3 = mul i40 %sext_ln268_cast, i40 %sext_ln268_5" [receiver.cpp:269]   --->   Operation 165 'mul' 'mul_ln269_3' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 166 'mul' 'mul_ln268_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/3] (5.74ns)   --->   "%mul_ln269_4 = mul i40 %sext_ln268_cast, i40 %sext_ln268_6" [receiver.cpp:269]   --->   Operation 167 'mul' 'mul_ln269_4' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 168 'mul' 'mul_ln268_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [2/3] (5.74ns)   --->   "%mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7" [receiver.cpp:269]   --->   Operation 169 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 170 'mul' 'mul_ln268_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 171 [2/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8" [receiver.cpp:269]   --->   Operation 171 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 172 'mul' 'mul_ln268_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln268_9 = sext i18 %matched_I_12_load_6" [receiver.cpp:268]   --->   Operation 173 'sext' 'sext_ln268_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [3/3] (5.74ns)   --->   "%mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9" [receiver.cpp:269]   --->   Operation 174 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln268_10 = sext i18 %matched_I_12_load_7" [receiver.cpp:268]   --->   Operation 175 'sext' 'sext_ln268_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_1)   --->   "%mul_ln268_8 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_11" [receiver.cpp:268]   --->   Operation 176 'mul' 'mul_ln268_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_8" [receiver.cpp:268]   --->   Operation 177 'sub' 'sub_ln268_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_1 = add i40 %mul_ln269_8, i40 %mul_ln268_2" [receiver.cpp:269]   --->   Operation 178 'add' 'add_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 179 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 179 'mul' 'mul_ln268_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/3] (5.74ns)   --->   "%mul_ln269_9 = mul i40 %sext_ln268_cast, i40 %sext_ln268_12" [receiver.cpp:269]   --->   Operation 180 'mul' 'mul_ln269_9' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 181 'mul' 'mul_ln268_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/3] (5.74ns)   --->   "%mul_ln269_10 = mul i40 %sext_ln268_cast, i40 %sext_ln268_13" [receiver.cpp:269]   --->   Operation 182 'mul' 'mul_ln269_10' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 183 'mul' 'mul_ln268_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [2/3] (5.74ns)   --->   "%mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14" [receiver.cpp:269]   --->   Operation 184 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 185 'mul' 'mul_ln268_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [2/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15" [receiver.cpp:269]   --->   Operation 186 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln268_16 = sext i18 %matched_Q_12_load_6" [receiver.cpp:268]   --->   Operation 187 'sext' 'sext_ln268_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [3/3] (5.74ns)   --->   "%mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16" [receiver.cpp:269]   --->   Operation 188 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln268_17 = sext i18 %matched_Q_12_load_7" [receiver.cpp:268]   --->   Operation 189 'sext' 'sext_ln268_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [3/3] (5.74ns)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 190 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [3/3] (5.74ns)   --->   "%mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17" [receiver.cpp:269]   --->   Operation 191 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 308 'ret' 'ret_ln0' <Predicate = (!icmp_ln264)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i1 %tmp" [receiver.cpp:263]   --->   Operation 192 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268 = sub i40 %mul_ln268, i40 %mul_ln268_1" [receiver.cpp:268]   --->   Operation 193 'sub' 'sub_ln268' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 194 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269 = add i40 %mul_ln269_1, i40 %mul_ln269" [receiver.cpp:269]   --->   Operation 195 'add' 'add_ln269' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 196 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_2)   --->   "%mul_ln268_3 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_5" [receiver.cpp:268]   --->   Operation 197 'mul' 'mul_ln268_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_3)   --->   "%mul_ln268_4 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_6" [receiver.cpp:268]   --->   Operation 198 'mul' 'mul_ln268_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [1/3] (5.74ns)   --->   "%mul_ln269_5 = mul i40 %sext_ln268_cast, i40 %sext_ln268_7" [receiver.cpp:269]   --->   Operation 199 'mul' 'mul_ln269_5' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 200 'mul' 'mul_ln268_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 201 [1/3] (5.74ns)   --->   "%mul_ln269_6 = mul i40 %sext_ln268_cast, i40 %sext_ln268_8" [receiver.cpp:269]   --->   Operation 201 'mul' 'mul_ln269_6' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 202 'mul' 'mul_ln268_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [2/3] (5.74ns)   --->   "%mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9" [receiver.cpp:269]   --->   Operation 203 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 204 'mul' 'mul_ln268_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_1 = sub i40 %mul_ln269_2, i40 %mul_ln268_8" [receiver.cpp:268]   --->   Operation 205 'sub' 'sub_ln268_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_1, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 206 'partselect' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_1 = add i40 %mul_ln269_8, i40 %mul_ln268_2" [receiver.cpp:269]   --->   Operation 207 'add' 'add_ln269_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_1, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 208 'partselect' 'trunc_ln269_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_2)   --->   "%mul_ln268_9 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_12" [receiver.cpp:268]   --->   Operation 209 'mul' 'mul_ln268_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 210 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_9" [receiver.cpp:268]   --->   Operation 210 'sub' 'sub_ln268_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_2 = add i40 %mul_ln269_9, i40 %mul_ln268_3" [receiver.cpp:269]   --->   Operation 211 'add' 'add_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_3)   --->   "%mul_ln268_10 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_13" [receiver.cpp:268]   --->   Operation 212 'mul' 'mul_ln268_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_10" [receiver.cpp:268]   --->   Operation 213 'sub' 'sub_ln268_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 214 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_3 = add i40 %mul_ln269_10, i40 %mul_ln268_4" [receiver.cpp:269]   --->   Operation 214 'add' 'add_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 215 'mul' 'mul_ln268_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/3] (5.74ns)   --->   "%mul_ln269_11 = mul i40 %sext_ln268_cast, i40 %sext_ln268_14" [receiver.cpp:269]   --->   Operation 216 'mul' 'mul_ln269_11' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 217 'mul' 'mul_ln268_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/3] (5.74ns)   --->   "%mul_ln269_12 = mul i40 %sext_ln268_cast, i40 %sext_ln268_15" [receiver.cpp:269]   --->   Operation 218 'mul' 'mul_ln269_12' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 219 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 220 [2/3] (5.74ns)   --->   "%mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16" [receiver.cpp:269]   --->   Operation 220 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [2/3] (5.74ns)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 221 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [3/3] (1.05ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 222 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%result_I_0_addr = getelementptr i24 %result_I_0, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 223 'getelementptr' 'result_I_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln, i1 %result_I_0_addr" [receiver.cpp:268]   --->   Operation 224 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%result_I_1_addr = getelementptr i24 %result_I_1, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 225 'getelementptr' 'result_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_1, i1 %result_I_1_addr" [receiver.cpp:268]   --->   Operation 226 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:269]   --->   Operation 227 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 228 [2/3] (5.74ns)   --->   "%mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17" [receiver.cpp:269]   --->   Operation 228 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%result_Q_0_addr = getelementptr i24 %result_Q_0, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 229 'getelementptr' 'result_Q_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln1, i1 %result_Q_0_addr" [receiver.cpp:269]   --->   Operation 230 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%result_Q_1_addr = getelementptr i24 %result_Q_1, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 231 'getelementptr' 'result_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_1, i1 %result_Q_1_addr" [receiver.cpp:269]   --->   Operation 232 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 233 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_4)   --->   "%mul_ln268_5 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_7" [receiver.cpp:268]   --->   Operation 233 'mul' 'mul_ln268_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_5)   --->   "%mul_ln268_6 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_8" [receiver.cpp:268]   --->   Operation 234 'mul' 'mul_ln268_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 235 [1/3] (5.74ns)   --->   "%mul_ln269_7 = mul i40 %sext_ln268_cast, i40 %sext_ln268_9" [receiver.cpp:269]   --->   Operation 235 'mul' 'mul_ln269_7' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 236 'mul' 'mul_ln268_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 237 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_2 = sub i40 %mul_ln269_3, i40 %mul_ln268_9" [receiver.cpp:268]   --->   Operation 237 'sub' 'sub_ln268_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln268_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_2, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 238 'partselect' 'trunc_ln268_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_2 = add i40 %mul_ln269_9, i40 %mul_ln268_3" [receiver.cpp:269]   --->   Operation 239 'add' 'add_ln269_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln269_2 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_2, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 240 'partselect' 'trunc_ln269_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_3 = sub i40 %mul_ln269_4, i40 %mul_ln268_10" [receiver.cpp:268]   --->   Operation 241 'sub' 'sub_ln268_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln268_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_3, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 242 'partselect' 'trunc_ln268_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_3 = add i40 %mul_ln269_10, i40 %mul_ln268_4" [receiver.cpp:269]   --->   Operation 243 'add' 'add_ln269_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln269_3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_3, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 244 'partselect' 'trunc_ln269_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_4)   --->   "%mul_ln268_11 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_14" [receiver.cpp:268]   --->   Operation 245 'mul' 'mul_ln268_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 246 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_11" [receiver.cpp:268]   --->   Operation 246 'sub' 'sub_ln268_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 247 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_4 = add i40 %mul_ln269_11, i40 %mul_ln268_5" [receiver.cpp:269]   --->   Operation 247 'add' 'add_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_5)   --->   "%mul_ln268_12 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_15" [receiver.cpp:268]   --->   Operation 248 'mul' 'mul_ln268_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 249 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_12" [receiver.cpp:268]   --->   Operation 249 'sub' 'sub_ln268_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 250 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_5 = add i40 %mul_ln269_12, i40 %mul_ln268_6" [receiver.cpp:269]   --->   Operation 250 'add' 'add_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 251 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 252 [1/3] (5.74ns)   --->   "%mul_ln269_13 = mul i40 %sext_ln268_cast, i40 %sext_ln268_16" [receiver.cpp:269]   --->   Operation 252 'mul' 'mul_ln269_13' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/3] (5.74ns)   --->   "%mul_ln268_14 = mul i40 %sext_ln268_cast, i40 %sext_ln268_10" [receiver.cpp:268]   --->   Operation 253 'mul' 'mul_ln268_14' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [2/3] (1.05ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 254 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%result_I_2_addr = getelementptr i24 %result_I_2, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 255 'getelementptr' 'result_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_2, i1 %result_I_2_addr" [receiver.cpp:268]   --->   Operation 256 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%result_I_3_addr = getelementptr i24 %result_I_3, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 257 'getelementptr' 'result_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_3, i1 %result_I_3_addr" [receiver.cpp:268]   --->   Operation 258 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:269]   --->   Operation 259 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 260 [1/3] (5.74ns)   --->   "%mul_ln269_15 = mul i40 %sext_ln268_cast, i40 %sext_ln268_17" [receiver.cpp:269]   --->   Operation 260 'mul' 'mul_ln269_15' <Predicate = true> <Delay = 5.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%result_Q_2_addr = getelementptr i24 %result_Q_2, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 261 'getelementptr' 'result_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_2, i1 %result_Q_2_addr" [receiver.cpp:269]   --->   Operation 262 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%result_Q_3_addr = getelementptr i24 %result_Q_3, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 263 'getelementptr' 'result_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_3, i1 %result_Q_3_addr" [receiver.cpp:269]   --->   Operation 264 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 4.42>
ST_9 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_6)   --->   "%mul_ln268_7 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_9" [receiver.cpp:268]   --->   Operation 265 'mul' 'mul_ln268_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 266 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_4 = sub i40 %mul_ln269_5, i40 %mul_ln268_11" [receiver.cpp:268]   --->   Operation 266 'sub' 'sub_ln268_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln268_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_4, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 267 'partselect' 'trunc_ln268_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_4 = add i40 %mul_ln269_11, i40 %mul_ln268_5" [receiver.cpp:269]   --->   Operation 268 'add' 'add_ln269_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln269_4 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_4, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 269 'partselect' 'trunc_ln269_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_5 = sub i40 %mul_ln269_6, i40 %mul_ln268_12" [receiver.cpp:268]   --->   Operation 270 'sub' 'sub_ln268_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln268_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_5, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 271 'partselect' 'trunc_ln268_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_5 = add i40 %mul_ln269_12, i40 %mul_ln268_6" [receiver.cpp:269]   --->   Operation 272 'add' 'add_ln269_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln269_5 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_5, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 273 'partselect' 'trunc_ln269_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_6)   --->   "%mul_ln268_13 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_16" [receiver.cpp:268]   --->   Operation 274 'mul' 'mul_ln268_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 275 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_13" [receiver.cpp:268]   --->   Operation 275 'sub' 'sub_ln268_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_6 = add i40 %mul_ln269_13, i40 %mul_ln268_7" [receiver.cpp:269]   --->   Operation 276 'add' 'add_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node sub_ln268_7)   --->   "%mul_ln268_15 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_17" [receiver.cpp:268]   --->   Operation 277 'mul' 'mul_ln268_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_7 = sub i40 %mul_ln268_14, i40 %mul_ln268_15" [receiver.cpp:268]   --->   Operation 278 'sub' 'sub_ln268_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%result_I_4_addr = getelementptr i24 %result_I_4, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 279 'getelementptr' 'result_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_4, i1 %result_I_4_addr" [receiver.cpp:268]   --->   Operation 280 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%result_I_5_addr = getelementptr i24 %result_I_5, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 281 'getelementptr' 'result_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_5, i1 %result_I_5_addr" [receiver.cpp:268]   --->   Operation 282 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 283 [1/3] (0.00ns) (grouped into DSP with root node add_ln269_7)   --->   "%mul_ln269_14 = mul i40 %sext_ln268_2_cast, i40 %sext_ln268_10" [receiver.cpp:269]   --->   Operation 283 'mul' 'mul_ln269_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 284 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_7 = add i40 %mul_ln269_15, i40 %mul_ln269_14" [receiver.cpp:269]   --->   Operation 284 'add' 'add_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%result_Q_4_addr = getelementptr i24 %result_Q_4, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 285 'getelementptr' 'result_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_4, i1 %result_Q_4_addr" [receiver.cpp:269]   --->   Operation 286 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%result_Q_5_addr = getelementptr i24 %result_Q_5, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 287 'getelementptr' 'result_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_5, i1 %result_Q_5_addr" [receiver.cpp:269]   --->   Operation 288 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 10 <SV = 9> <Delay = 4.42>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%speclooptripcount_ln263 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28" [receiver.cpp:263]   --->   Operation 289 'speclooptripcount' 'speclooptripcount_ln263' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [receiver.cpp:264]   --->   Operation 290 'specloopname' 'specloopname_ln264' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_6 = sub i40 %mul_ln269_7, i40 %mul_ln268_13" [receiver.cpp:268]   --->   Operation 291 'sub' 'sub_ln268_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln268_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_6, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 292 'partselect' 'trunc_ln268_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_6 = add i40 %mul_ln269_13, i40 %mul_ln268_7" [receiver.cpp:269]   --->   Operation 293 'add' 'add_ln269_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln269_6 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_6, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 294 'partselect' 'trunc_ln269_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/2] (2.10ns) (root node of the DSP)   --->   "%sub_ln268_7 = sub i40 %mul_ln268_14, i40 %mul_ln268_15" [receiver.cpp:268]   --->   Operation 295 'sub' 'sub_ln268_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln268_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %sub_ln268_7, i32 16, i32 39" [receiver.cpp:268]   --->   Operation 296 'partselect' 'trunc_ln268_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%result_I_6_addr = getelementptr i24 %result_I_6, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 297 'getelementptr' 'result_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_6, i1 %result_I_6_addr" [receiver.cpp:268]   --->   Operation 298 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%result_I_7_addr = getelementptr i24 %result_I_7, i64 0, i64 %zext_ln263" [receiver.cpp:268]   --->   Operation 299 'getelementptr' 'result_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (2.32ns)   --->   "%store_ln268 = store i24 %trunc_ln268_7, i1 %result_I_7_addr" [receiver.cpp:268]   --->   Operation 300 'store' 'store_ln268' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 301 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln269_7 = add i40 %mul_ln269_15, i40 %mul_ln269_14" [receiver.cpp:269]   --->   Operation 301 'add' 'add_ln269_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln269_7 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %add_ln269_7, i32 16, i32 39" [receiver.cpp:269]   --->   Operation 302 'partselect' 'trunc_ln269_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%result_Q_6_addr = getelementptr i24 %result_Q_6, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 303 'getelementptr' 'result_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_6, i1 %result_Q_6_addr" [receiver.cpp:269]   --->   Operation 304 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%result_Q_7_addr = getelementptr i24 %result_Q_7, i64 0, i64 %zext_ln263" [receiver.cpp:269]   --->   Operation 305 'getelementptr' 'result_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (2.32ns)   --->   "%store_ln269 = store i24 %trunc_ln269_7, i1 %result_Q_7_addr" [receiver.cpp:269]   --->   Operation 306 'store' 'store_ln269' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln264 = br void %for.body841" [receiver.cpp:264]   --->   Operation 307 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.169ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0.000 ns)
	'load' operation ('i_load', receiver.cpp:270) on local variable 'i' [52]  (0.000 ns)
	'add' operation ('add_ln264', receiver.cpp:264) [73]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_1', receiver.cpp:268) [75]  (0.000 ns)
	'load' operation ('matched_I_12_load_1', receiver.cpp:268) on array 'matched_I_12' [100]  (3.254 ns)

 <State 2>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_ln264_1', receiver.cpp:264) [77]  (1.915 ns)
	'getelementptr' operation ('matched_I_12_addr_2', receiver.cpp:268) [79]  (0.000 ns)
	'load' operation ('matched_I_12_load_2', receiver.cpp:268) on array 'matched_I_12' [104]  (3.254 ns)

 <State 3>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln268', receiver.cpp:268) [65]  (5.745 ns)

 <State 4>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln268', receiver.cpp:268) [65]  (5.745 ns)

 <State 5>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln268', receiver.cpp:268) [65]  (5.745 ns)

 <State 6>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_3', receiver.cpp:269) [106]  (5.745 ns)

 <State 7>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_5', receiver.cpp:269) [114]  (5.745 ns)

 <State 8>: 5.745ns
The critical path consists of the following:
	'mul' operation ('mul_ln269_7', receiver.cpp:269) [122]  (5.745 ns)

 <State 9>: 4.422ns
The critical path consists of the following:
	'sub' operation of DSP[154] ('sub_ln268_4', receiver.cpp:268) [154]  (2.100 ns)
	'store' operation ('store_ln268', receiver.cpp:268) of variable 'trunc_ln268_4', receiver.cpp:268 on array 'result_I_4' [190]  (2.322 ns)

 <State 10>: 4.422ns
The critical path consists of the following:
	'sub' operation of DSP[170] ('sub_ln268_6', receiver.cpp:268) [170]  (2.100 ns)
	'store' operation ('store_ln268', receiver.cpp:268) of variable 'trunc_ln268_6', receiver.cpp:268 on array 'result_I_6' [194]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
