Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 17:43:37 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.394        0.000                      0                23070        0.028        0.000                      0                23070        3.225        0.000                       0                 11333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.394        0.000                      0                23070        0.028        0.000                      0                23070        3.225        0.000                       0                 11333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][5][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 1.586ns (28.392%)  route 4.000ns (71.608%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.551 r  add6/mem_reg[7][7][31]_i_11/O[6]
                         net (fo=1, routed)           0.306     4.857    D_int_read0_0/out[30]
    SLICE_X28Y141        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.957 r  D_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.665     5.622    D0_0/D[30]
    SLICE_X27Y154        FDRE                                         r  D0_0/mem_reg[6][5][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.024     7.024    D0_0/clk
    SLICE_X27Y154        FDRE                                         r  D0_0/mem_reg[6][5][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y154        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    D0_0/mem_reg[6][5][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[6][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.586ns (28.577%)  route 3.964ns (71.423%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.551 r  add6/mem_reg[7][7][31]_i_11/O[6]
                         net (fo=1, routed)           0.306     4.857    D_int_read0_0/out[30]
    SLICE_X28Y141        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.957 r  D_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.629     5.586    D0_0/D[30]
    SLICE_X19Y148        FDRE                                         r  D0_0/mem_reg[6][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.026     7.026    D0_0/clk
    SLICE_X19Y148        FDRE                                         r  D0_0/mem_reg[6][7][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X19Y148        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[6][7][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.586ns (28.644%)  route 3.951ns (71.356%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.551 r  add6/mem_reg[7][7][31]_i_11/O[6]
                         net (fo=1, routed)           0.306     4.857    D_int_read0_0/out[30]
    SLICE_X28Y141        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.957 r  D_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.616     5.573    D0_0/D[30]
    SLICE_X28Y154        FDRE                                         r  D0_0/mem_reg[2][4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.026     7.026    D0_0/clk
    SLICE_X28Y154        FDRE                                         r  D0_0/mem_reg[2][4][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y154        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[2][4][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][6][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.586ns (28.654%)  route 3.949ns (71.346%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.551 r  add6/mem_reg[7][7][31]_i_11/O[6]
                         net (fo=1, routed)           0.306     4.857    D_int_read0_0/out[30]
    SLICE_X28Y141        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     4.957 r  D_int_read0_0/mem[7][7][30]_i_1/O
                         net (fo=64, routed)          0.614     5.571    D0_0/D[30]
    SLICE_X20Y148        FDRE                                         r  D0_0/mem_reg[0][6][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.026     7.026    D0_0/clk
    SLICE_X20Y148        FDRE                                         r  D0_0/mem_reg[0][6][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y148        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[0][6][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.540ns (27.828%)  route 3.994ns (72.172%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.567 r  add6/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.232     4.799    D_int_read0_0/out[29]
    SLICE_X24Y141        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.837 r  D_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.733     5.570    D0_0/D[29]
    SLICE_X17Y144        FDRE                                         r  D0_0/mem_reg[3][7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.025     7.025    D0_0/clk
    SLICE_X17Y144        FDRE                                         r  D0_0/mem_reg[3][7][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y144        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[3][7][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[5][5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.596ns (28.856%)  route 3.935ns (71.144%))
  Logic Levels:           12  (CARRY8=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.517 r  add6/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.226     4.743    D_int_read0_0/out[23]
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     4.859 r  D_int_read0_0/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.708     5.567    D0_0/D[23]
    SLICE_X26Y152        FDRE                                         r  D0_0/mem_reg[5][5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.025     7.025    D0_0/clk
    SLICE_X26Y152        FDRE                                         r  D0_0/mem_reg[5][5][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y152        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[5][5][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.737ns (13.330%)  route 4.792ns (86.670%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm10/out_reg[1]/Q
                         net (fo=20, routed)          0.292     0.424    fsm10/fsm10_out[1]
    SLICE_X12Y141        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.540 f  fsm10/out[31]_i_11__0/O
                         net (fo=2, routed)           0.206     0.746    fsm10/out_reg[1]_2
    SLICE_X12Y142        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.925 r  fsm10/out[31]_i_3__0/O
                         net (fo=42, routed)          1.088     2.013    fsm10/A_sh_read0_0_write_en
    SLICE_X15Y115        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     2.113 r  fsm10/mem[7][7][31]_i_10__2/O
                         net (fo=136, routed)         2.285     4.398    A0_0/A0_0_addr1[0]
    SLICE_X9Y19          MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     4.493 r  A0_0/out_reg[1]_i_3__3/O
                         net (fo=1, routed)           0.318     4.811    A0_0/out_reg[1]_i_3__3_n_0
    SLICE_X9Y27          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     4.962 r  A0_0/out[1]_i_1__3/O
                         net (fo=2, routed)           0.603     5.565    A_read0_0/A0_0_read_data[1]
    SLICE_X8Y40          FDRE                                         r  A_read0_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.024     7.024    A_read0_0/clk
    SLICE_X8Y40          FDRE                                         r  A_read0_0/out_reg[1]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X8Y40          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    A_read0_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[3][7][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.528ns (27.631%)  route 4.002ns (72.369%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.531 r  add6/mem_reg[7][7][31]_i_11/O[4]
                         net (fo=1, routed)           0.284     4.815    D_int_read0_0/out[28]
    SLICE_X24Y138        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     4.877 r  D_int_read0_0/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.689     5.566    D0_0/D[28]
    SLICE_X17Y144        FDRE                                         r  D0_0/mem_reg[3][7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.025     7.025    D0_0/clk
    SLICE_X17Y144        FDRE                                         r  D0_0/mem_reg[3][7][28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y144        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    D0_0/mem_reg[3][7][28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[2][7][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.540ns (27.888%)  route 3.982ns (72.112%))
  Logic Levels:           13  (CARRY8=4 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.343 r  add6/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.371    add6/mem_reg[7][7][15]_i_2_n_0
    SLICE_X24Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.394 r  add6/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.422    add6/mem_reg[7][7][23]_i_2_n_0
    SLICE_X24Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.567 r  add6/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.232     4.799    D_int_read0_0/out[29]
    SLICE_X24Y141        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.038     4.837 r  D_int_read0_0/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.721     5.558    D0_0/D[29]
    SLICE_X16Y144        FDRE                                         r  D0_0/mem_reg[2][7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.026     7.026    D0_0/clk
    SLICE_X16Y144        FDRE                                         r  D0_0/mem_reg[2][7][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X16Y144        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[2][7][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 fsm10/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[7][4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.634ns (29.596%)  route 3.887ns (70.404%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.036     0.036    fsm10/clk
    SLICE_X13Y139        FDRE                                         r  fsm10/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm10/out_reg[2]/Q
                         net (fo=14, routed)          0.205     0.337    fsm10/fsm10_out[2]
    SLICE_X13Y139        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     0.501 r  fsm10/out[3]_i_3__12/O
                         net (fo=5, routed)           0.317     0.818    fsm10/out[3]_i_3__12_n_0
    SLICE_X12Y141        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     0.994 r  fsm10/D_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=29, routed)          0.546     1.540    fsm8/done_reg_2
    SLICE_X16Y140        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     1.602 r  fsm8/mem[7][7][31]_i_17__0/O
                         net (fo=13, routed)          0.175     1.777    fsm6/mem[7][7][31]_i_7__0
    SLICE_X17Y138        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.080     1.857 r  fsm6/mem[7][7][31]_i_13__0/O
                         net (fo=7, routed)           0.216     2.073    i00/mem_reg[7][7][31]_0
    SLICE_X16Y138        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     2.190 r  i00/mem[7][7][31]_i_3__3/O
                         net (fo=320, routed)         0.797     2.987    D0_0/D0_0_addr0[2]
    SLICE_X29Y156        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.086 r  D0_0/out_reg[0]_i_8__0/O
                         net (fo=2, routed)           0.295     3.381    D0_0/out_reg[0]_i_8__0_n_0
    SLICE_X25Y152        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.176     3.557 r  D0_0/mem[7][7][7]_i_34__0/O
                         net (fo=1, routed)           0.380     3.937    add6/mem_reg[7][7][7]_i_2_0
    SLICE_X24Y143        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.037 r  add6/mem[7][7][7]_i_18/O
                         net (fo=1, routed)           0.014     4.051    add6/mem[7][7][7]_i_18_n_0
    SLICE_X24Y143        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.292 r  add6/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.320    add6/mem_reg[7][7][7]_i_2_n_0
    SLICE_X24Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.466 r  add6/mem_reg[7][7][15]_i_2/O[7]
                         net (fo=1, routed)           0.173     4.639    D_int_read0_0/out[15]
    SLICE_X26Y144        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     4.816 r  D_int_read0_0/mem[7][7][15]_i_1/O
                         net (fo=64, routed)          0.741     5.557    D0_0/D[15]
    SLICE_X31Y153        FDRE                                         r  D0_0/mem_reg[7][4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=11396, unset)        0.026     7.026    D0_0/clk
    SLICE_X31Y153        FDRE                                         r  D0_0/mem_reg[7][4][15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y153        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[7][4][15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.013     0.013    A_int_read0_0/clk
    SLICE_X7Y32          FDRE                                         r  A_int_read0_0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[17]/Q
                         net (fo=64, routed)          0.042     0.094    A0_0/mem_reg[7][7][17]_0
    SLICE_X7Y32          FDRE                                         r  A0_0/mem_reg[3][3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.019     0.019    A0_0/clk
    SLICE_X7Y32          FDRE                                         r  A0_0/mem_reg[3][3][17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X7Y32          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[3][3][17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 C_int_read0_0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.013     0.013    C_int_read0_0/clk
    SLICE_X16Y164        FDRE                                         r  C_int_read0_0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y164        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  C_int_read0_0/out_reg[12]/Q
                         net (fo=64, routed)          0.051     0.103    C0_0/mem_reg[7][7][12]_0
    SLICE_X16Y164        FDRE                                         r  C0_0/mem_reg[3][3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.019     0.019    C0_0/clk
    SLICE_X16Y164        FDRE                                         r  C0_0/mem_reg[3][3][12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X16Y164        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    C0_0/mem_reg[3][3][12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.013     0.013    mult_pipe2/clk
    SLICE_X29Y137        FDRE                                         r  mult_pipe2/out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y137        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[28]/Q
                         net (fo=1, routed)           0.053     0.104    bin_read2_0/Q[28]
    SLICE_X29Y138        FDRE                                         r  bin_read2_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.019     0.019    bin_read2_0/clk
    SLICE_X29Y138        FDRE                                         r  bin_read2_0/out_reg[28]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y138        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read2_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.012     0.012    A_int_read0_0/clk
    SLICE_X8Y36          FDRE                                         r  A_int_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[30]/Q
                         net (fo=64, routed)          0.060     0.111    A0_0/mem_reg[7][7][30]_0
    SLICE_X7Y36          FDRE                                         r  A0_0/mem_reg[0][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    A0_0/clk
    SLICE_X7Y36          FDRE                                         r  A0_0/mem_reg[0][2][30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y36          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[0][2][30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.012     0.012    A_int_read0_0/clk
    SLICE_X8Y34          FDRE                                         r  A_int_read0_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[24]/Q
                         net (fo=64, routed)          0.060     0.111    A0_0/mem_reg[7][7][24]_0
    SLICE_X8Y33          FDRE                                         r  A0_0/mem_reg[5][2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    A0_0/clk
    SLICE_X8Y33          FDRE                                         r  A0_0/mem_reg[5][2][24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X8Y33          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[5][2][24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.012     0.012    fsm4/clk
    SLICE_X12Y131        FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm4/out_reg[0]/Q
                         net (fo=12, routed)          0.029     0.080    fsm4/fsm4_out[0]
    SLICE_X12Y131        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  fsm4/out[0]_i_1__16/O
                         net (fo=1, routed)           0.015     0.110    fsm4/fsm4_in[0]
    SLICE_X12Y131        FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    fsm4/clk
    SLICE_X12Y131        FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y131        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.040ns (40.000%)  route 0.060ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.012     0.012    bin_read3_0/clk
    SLICE_X17Y141        FDRE                                         r  bin_read3_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y141        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read3_0/out_reg[6]/Q
                         net (fo=1, routed)           0.060     0.112    v1_0/out_reg[6]_1
    SLICE_X17Y142        FDRE                                         r  v1_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.019     0.019    v1_0/clk
    SLICE_X17Y142        FDRE                                         r  v1_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y142        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v1_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.013     0.013    A_int_read0_0/clk
    SLICE_X8Y31          FDRE                                         r  A_int_read0_0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[16]/Q
                         net (fo=64, routed)          0.061     0.113    A0_0/mem_reg[7][7][16]_0
    SLICE_X7Y31          FDRE                                         r  A0_0/mem_reg[6][2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    A0_0/clk
    SLICE_X7Y31          FDRE                                         r  A0_0/mem_reg[6][2][16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X7Y31          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[6][2][16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X14Y109        FDRE                                         r  mult_pipe1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[1]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read1_0/Q[1]
    SLICE_X13Y109        FDRE                                         r  bin_read1_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    bin_read1_0/clk
    SLICE_X13Y109        FDRE                                         r  bin_read1_0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y109        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fsm1/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.012     0.012    fsm1/clk
    SLICE_X13Y138        FDRE                                         r  fsm1/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm1/out_reg[1]/Q
                         net (fo=11, routed)          0.031     0.082    fsm1/fsm1_out[1]
    SLICE_X13Y138        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  fsm1/out[1]_i_2__3/O
                         net (fo=1, routed)           0.016     0.112    fsm1/fsm1_in[1]
    SLICE_X13Y138        FDRE                                         r  fsm1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11396, unset)        0.018     0.018    fsm1/clk
    SLICE_X13Y138        FDRE                                         r  fsm1/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y138        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y40  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y54  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y58  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y30  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y59  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y28  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X14Y89   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X3Y66    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y89   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X3Y66    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X3Y66    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y50    A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y50    A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y67    A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y53   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X12Y56   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y42   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y42   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y89   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y89   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X3Y66    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X3Y66    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y50    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y50    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y67    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y67    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y53   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X14Y53   A0_0/mem_reg[0][0][12]/C



