cocci_test_suite() {
	SMU7_Discrete_Ulv *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 990 */;
	struct SMU7_Discrete_Ulv *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 946 */;
	const struct ci_pt_defaults cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 80 */;
	pp_atomctrl_voltage_table_entry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 763 */;
	const uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 721 */;
	struct phm_ppm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 720 */;
	struct phm_cac_tdp_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 719 */;
	const struct ci_pt_defaults *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 717 */;
	struct SMU7_Discrete_PmFuses cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 708 */;
	u8 cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 647 */;
	u8 *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 624 */;
	struct SMU7_Discrete_GraphicsLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 478 */;
	struct smu7_dpm_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 474 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 364 */;
	struct pp_atomctrl_internal_ss_info cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 340 */;
	struct pp_atomctrl_clock_dividers_vi cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 299 */;
	const struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 298 */;
	struct SMU7_Discrete_GraphicsLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 296 */;
	const struct pp_smumgr_func cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2936 */;
	struct SMU7_Discrete_MemoryLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2771 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 277 */;
	struct profile_mode_setting *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2763 */;
	struct phm_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 276 */;
	void *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2758 */;
	struct ci_smumgr cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2735 */;
	pp_atomctrl_mc_reg_table cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2681 */;
	pp_atomctrl_mc_reg_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2677 */;
	struct ci_mc_reg_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2552 */;
	const pp_atomctrl_mc_reg_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2551 */;
	uint16_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2445 */;
	uint16_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2445 */;
	struct amdgpu_device *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 235 */;
	struct cgs_firmware_info cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2316 */;
	SMU7_Discrete_DpmTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2279 */;
	uint64_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2132 */;
	SMU7_Discrete_FanTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2126 */;
	uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 2103 */;
	u32 cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1947 */;
	struct pp_atomctrl_gpio_pin_assignment cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1946 */;
	SMU7_Discrete_DpmTable *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1945 */;
	SMU7_Discrete_MCRegisters cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1839 */;
	SMU7_Discrete_MCRegisterSet cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1830 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1813 */;
	const unsigned char cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 179 */[4];
	SMU7_Discrete_MCRegisters *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1787 */;
	struct ci_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1766 */;
	SMU7_Discrete_MCRegisterSet *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1763 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1762 */;
	const struct ci_mc_reg_entry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1746 */;
	void cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1745 */;
	const struct ci_smumgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1724 */;
	SMU7_Discrete_MCArbDramTimingTable cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1653 */;
	struct SMU7_Discrete_MCArbDramTimingTableEntry *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1623 */;
	struct phm_acp_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1595 */;
	struct phm_vce_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1563 */;
	struct phm_uvd_clock_voltage_dependency_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1522 */;
	SMU7_Discrete_VoltageLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1382 */;
	SMU7_Discrete_VoltageLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1349 */;
	SMU7_Discrete_MemoryLevel cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1308 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1158 */;
	const struct phm_phase_shedding_limits_table *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1155 */;
	const uint8_t *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 109 */;
	pp_atomctrl_internal_ss_info cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1069 */;
	pp_atomctrl_memory_clock_param cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1040 */;
	struct smu7_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1029 */;
	bool cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1025 */;
	SMU7_Discrete_MemoryLevel *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1024 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1023 */;
	struct pp_hwmgr *cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1022 */;
	int cocci_id/* drivers/gpu/drm/amd/powerplay/smumgr/ci_smumgr.c 1021 */;
}
