No logfile was found.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance axi_interconnect_0
axi_interconnect_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver axivdma 4.06.a for instance axi_vdma_1
axi_vdma_1 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi_interconnect_1
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_S2MM to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_s2mm_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Set master of S_AXI_HP0 in processing_system7_0 to FILTER_VDMA.M_AXI_MM2S & FILTER_VDMA.M_AXI_S2MM
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: FILTER_VDMA
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: FILTER_VDMA, BUS_INTERFACE: M_AXI_S2MM -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver generic 1.00.a for instance sobel_filter_top_0
sobel_filter_top_0 has been added to the project
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PARAMETER: C_S_AXI_CONTROL_BUS_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral sobel_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral sobel_filter_top_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_filter - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: FILTER_VDMA, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: axi_interconnect, INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_CLK - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
util_flipflop_0 has been added to the project
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
ERROR:EDK:4125 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0, PORT: SYS_RESET - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file </home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Deleting Internal port util_flipflop_0:RST 
util_flipflop_0 has been deleted from the project
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Running DRCs...

Overriding IP level properties ...
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:3830 - CLK s_axi_lite_aclk on INSTANCE FILTER_VDMA is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK s_axi_CONTROL_BUS_ACLK on INSTANCE sobel_filter_top_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK m_axi_mm2s_aclk on INSTANCE FILTER_VDMA is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:3830 - CLK s_axi_CONTROL_BUS_ACLK on INSTANCE sobel_filter_top_0 is not connected. All AXI master/slaves are required to be clocked.
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:3830 - CLK S_AXI_HP2_ACLK on INSTANCE processing_system7_0 is not connected. All AXI master/slaves are required to be clocked.

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: S_AXI_HP2_ARESETN, CONNECTOR: processing_system7_0_S_AXI_HP2_ARESETN - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 55 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4072 - INSTANCE: axi_filter, PORT: INTERCONNECT_ARESETN - port is driven by a sourceless connector - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 387 
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!

Running DRCs...

Overriding IP level properties ...
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!

Running DRCs...

Overriding IP level properties ...
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x41640000-0x4164ffff) axi_iic_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43040000-0x4304ffff) FILTER_VDMA	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 215 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 214 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 372 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 430 
Done!
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 438 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 438 
WARNING:EDK:3967 - sobel_filter_top (sobel_filter_top_0) - ADDRESS specified by PARAMETER C_S_AXI_CONTROL_BUS_BASEADDR is ignored - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 438 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file </home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_scl_I - THREE_STATE port, downstream_scl, in use. Multiple drivers found on TRI_I port, upstream_scl_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_sda_I - THREE_STATE port, downstream_sda, in use. Multiple drivers found on TRI_I port, upstream_sda_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 368 

********************************************************************************
At Local date and time: Tue Aug 12 15:24:35 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven
   to VCC -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 -
   floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N_1 - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_empty - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_almost_empty - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 88 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_scl_I - THREE_STATE
   port, downstream_scl, in use. Multiple drivers found on TRI_I port,
   upstream_scl_I -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 371 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_sda_I - THREE_STATE
   port, downstream_sda, in use. Multiple drivers found on TRI_I port,
   upstream_sda_I -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 368 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_scl_I - THREE_STATE port, downstream_scl, in use. Multiple drivers found on TRI_I port, upstream_scl_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 371 
ERROR:EDK:4068 - INSTANCE: util_i2c_mixer_0, PORT: upstream_sda_I - THREE_STATE port, downstream_sda, in use. Multiple drivers found on TRI_I port, upstream_sda_I - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 368 
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR: processing_system7_0_FCLK_RESET0_N_1 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 156 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4073 - INSTANCE: sobel_filter_top_0, PORT: SYS_RESET, CONNECTOR: axi_filter_S_ARESETN - 2 bit-width connector assigned to 1 bit-width port - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 438 
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 373 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 373 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 374 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 374 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
Done!
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: downstream_scl_O, CONNECTOR: util_i2c_mixer_0_downstream_scl_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 373 
WARNING:EDK:4181 - PORT: downstream_scl_T, CONNECTOR: util_i2c_mixer_0_downstream_scl_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 373 
WARNING:EDK:4181 - PORT: downstream_sda_O, CONNECTOR: util_i2c_mixer_0_downstream_sda_O - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 374 
WARNING:EDK:4181 - PORT: downstream_sda_T, CONNECTOR: util_i2c_mixer_0_downstream_sda_T - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 374 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_scl. MPD must not contain port with name downstream_scl_T
ERROR:EDK:4207 - TRI_I sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_I
ERROR:EDK:4208 - TRI_O sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_O
ERROR:EDK:4209 - TRI_T sub-property is not present on tri-state port downstream_sda. MPD must not contain port with name downstream_sda_T
Done!
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port : axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven to VCC - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: net_util_vector_logic_0_Op1_pin - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/_xps_tempmhsfilename.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR: processing_system7_0_FCLK_RESET1_N - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR: axi_vdma_0_mm2s_buffer_almost_empty - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection - /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Tue Aug 12 15:41:34 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_lib/
-msg __xps/ise/xmsgprops.lst system.mhs 

Parse
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 10 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:axi_vdma_0 - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_vdma, INSTANCE:FILTER_VDMA - tcl is overriding
   PARAMETER C_PRMRY_IS_ACLK_ASYNC value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 86 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   axi_clkgen_0:clk_0. Clock DRCs will not be performed on this core and cores
   connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_1	axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x77620000-0x7762ffff) axi_hdmi_tx_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_filter - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TKEEP - No driver found. Port will be driven
   to VCC -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 69 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 72 
WARNING:EDK:4181 - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 32 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 34 
WARNING:EDK:4181 - PORT: FCLK_CLK2, CONNECTOR: processing_system7_0_FCLK_CLK2 -
   floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 155 
WARNING:EDK:4181 - PORT: FCLK_RESET1_N, CONNECTOR:
   processing_system7_0_FCLK_RESET1_N - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 157 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_buffer_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_empty - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 217 
WARNING:EDK:4181 - PORT: mm2s_buffer_almost_empty, CONNECTOR:
   axi_vdma_0_mm2s_buffer_almost_empty - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 216 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   FILTER_VDMA_M_AXIS_MM2S_TKEEP - floating connection -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/pcores/sobel_filter_top_v1_02_a/data/sobel_filter_top_v2_1_0.mpd
   line 88 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_filter; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_filter - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/
   axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_filter.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 310 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 55 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 201 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 224 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_spdif_tx_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 261 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_iic_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 282 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_clkgen_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 298 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:clock_generator_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_vector_logic_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 320 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_i2s_adi_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 329 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:util_i2c_mixer_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 364 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_iic_1 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 377 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_filter -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 389 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:filter_vdma -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 396 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:sobel_filter_top_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 438 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 201 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_vdma_0_wrapper.ngc
../system_axi_vdma_0_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/axi_vdma_0_wrapper/system_axi_vdma_0_wrapper.ngc" ...
Loading design module "../system_axi_vdma_0_wrapper_fifo_generator_v9_3.ngc"...
Loading design module "../system_axi_vdma_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 224 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/axi_interconnect_1_wrapper/system_axi_interconnect_1_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 232 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/axi_interconnect_2_wrapper/system_axi_interconnect_2_wrapp
er.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/clock_generator_0_wrapper/system_clock_generator_0_wrapper
.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_filter_wrapper INSTANCE:axi_filter -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 389 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_filter_wrapper.ngc
../system_axi_filter_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/axi_filter_wrapper/system_axi_filter_wrapper.ngc" ...
Loading design module
"../system_axi_filter_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_filter_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_filter_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_filter_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_filter_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_filter_wrapper.blc"...

NGCBUILD done.
IPNAME:system_filter_vdma_wrapper INSTANCE:filter_vdma -
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/system.mhs line 396 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_filter_vdma_wrapper.ngc
../system_filter_vdma_wrapper

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/filter_vdma_wrapper/system_filter_vdma_wrapper.ngc" ...
Loading design module
"../system_filter_vdma_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_filter_vdma_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module
"../system_filter_vdma_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module
"../system_filter_vdma_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_filter_vdma_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_filter_vdma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_filter_vdma_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 2049.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/implementation 

Using Flow File:
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/implementation/fpga.flw 
Using Option File(s): 
 /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line:
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv751
1_zed/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system.ngc" ...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_util_vector_logic_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_i2s_adi_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_interconnect_2_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_filter_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_spdif_tx_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_clkgen_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_sobel_filter_top_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_hdmi_tx_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_iic_0_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_iic_1_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_filter_vdma_wrapper.ngc"...
Loading design module
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_util_i2c_mixer_0_wrapper.ngc"...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_processing_system7_0_wrapper.ncf" to module
"processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_interconnect_1_wrapper.ncf" to module
"axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_interconnect_2_wrapper.ncf" to module
"axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_filter_wrapper.ncf" to module "axi_filter"...
Checking Constraint Associations...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv75
11_zed/implementation/system_filter_vdma_wrapper.ncf" to module "FILTER_VDMA"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_filter/axi_filter\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi_filter_reset_resync>: No instances of type FFS were found under block
   "axi_filter/axi_filter/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi_filter_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_filter_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_1', used in period specification
   'TS_clk_fpga_1', was traced into MMCME2_ADV instance
   axi_clkgen_0/i_mmcm_drp/i_mmcm. The following new TNM groups and period
   specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_axi_clkgen_0_axi_clkgen_0_i_mmcm_drp_mmcm_clk_0_s =
   PERIOD "axi_clkgen_0_axi_clkgen_0_i_mmcm_drp_mmcm_clk_0_s" TS_clk_fpga_1 *
   0.742424242 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clk_fpga_1', used in period specification
   'TS_clk_fpga_1', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_1
   * 0.061440678 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver
WARNING:NgdBuild:452 - logical net 'N326' has no driver
WARNING:NgdBuild:452 - logical net 'N327' has no driver
WARNING:NgdBuild:478 - clock net axi_clkgen_0/clk_1 with clock driver
   axi_clkgen_0/axi_clkgen_0/i_mmcm_drp/i_clk_1_bufg drives no clock pins
WARNING:NgdBuild:452 - logical net 'axi_filter/axi_filter/sf_cb_awuser<1>' has
   no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 143

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  28 sec
Total CPU time to NGDBUILD completion:  1 min  27 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
</home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 30 secs 
Total CPU  time at the beginning of Placer: 1 mins 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:568d583d) REAL time: 1 mins 40 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<31>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:568d583d) REAL time: 1 mins 42 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:568d583d) REAL time: 1 mins 42 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:bab7edfa) REAL time: 2 mins 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bab7edfa) REAL time: 2 mins 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:bab7edfa) REAL time: 2 mins 1 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:bab7edfa) REAL time: 2 mins 1 secs 

Phase 8.8  Global Placement
..................................
................................................................................................................
.....................................................................................................................................
..........................................................................................................................................................
Phase 8.8  Global Placement (Checksum:c64cc4e7) REAL time: 6 mins 56 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:c64cc4e7) REAL time: 6 mins 58 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:3bf3cc2a) REAL time: 7 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3bf3cc2a) REAL time: 7 mins 33 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:3bf3cc2a) REAL time: 7 mins 33 secs 

Total REAL time to Placer completion: 7 mins 35 secs 
Total CPU  time to Placer completion: 7 mins 21 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   29
Slice Logic Utilization:
  Number of Slice Registers:                10,726 out of 106,400   10%
    Number used as Flip Flops:              10,700
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               26
  Number of Slice LUTs:                      9,465 out of  53,200   17%
    Number used as logic:                    8,243 out of  53,200   15%
      Number using O6 output only:           5,265
      Number using O5 output only:             305
      Number using O5 and O6:                2,673
      Number used as ROM:                        0
    Number used as Memory:                     813 out of  17,400    4%
      Number used as Dual Port RAM:             92
        Number using O6 output only:             8
        Number using O5 output only:             9
        Number using O5 and O6:                 75
      Number used as Single Port RAM:            0
      Number used as Shift Register:           721
        Number using O6 output only:           698
        Number using O5 output only:             0
        Number using O5 and O6:                 23
    Number used exclusively as route-thrus:    409
      Number with same-slice register load:    263
      Number with same-slice carry load:       145
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                 4,589 out of  13,300   34%
  Number of LUT Flip Flop pairs used:       13,060
    Number with an unused Flip Flop:         3,497 out of  13,060   26%
    Number with an unused LUT:               3,595 out of  13,060   27%
    Number of fully used LUT-FF pairs:       5,968 out of  13,060   45%
    Number of unique control sets:             600
    Number of slice register sites lost
      to control set restrictions:           2,245 out of 106,400    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        74 out of     200   37%
    Number of LOCed IOBs:                       74 out of      74  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             25

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  8 out of     140    5%
    Number using RAMB36E1 only:                  8
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  7 out of     280    2%
    Number using RAMB18E1 only:                  7
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       56 out of     200   28%
    Number used as OLOGICE2s:                   56
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            6 out of     220    2%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         2 out of       4   50%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.44

Peak Memory Usage:  1588 MB
Total REAL time to MAP completion:  7 mins 54 secs 
Total CPU time to MAP completion:   7 mins 37 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/:/home/vivric/Documents/xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           5 out of 32     15%
   Number of DSP48E1s                        6 out of 220     2%
   Number of ILOGICE2s                       1 out of 200     1%
   Number of External IOB33s                74 out of 200    37%
      Number of LOCed IOB33s                74 out of 74    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of MMCME2_ADVs                     2 out of 4      50%
   Number of OLOGICE2s                      56 out of 200    28%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       7 out of 280     2%
   Number of RAMB36E1s                       8 out of 140     5%
   Number of Slices                       4589 out of 13300  34%
   Number of Slice Registers             10726 out of 106400 10%
      Number used as Flip Flops          10726
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   9465 out of 53200  17%
   Number of Slice LUT-Flip Flop pairs   12745 out of 53200  23%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 41 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

WARNING:Par:288 - The signal hdmi_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_filter/axi_filter/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_filter/axi_filter/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOG
   EN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 63232 unrouted;      REAL time: 44 secs 

Phase  2  : 49865 unrouted;      REAL time: 48 secs 

Phase  3  : 16326 unrouted;      REAL time: 1 mins 12 secs 

Phase  4  : 16326 unrouted; (Setup:0, Hold:114604, Component Switching Limit:0)     REAL time: 1 mins 17 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:93045, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:93045, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:93045, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:93045, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 52 secs 
Total REAL time to Router completion: 1 mins 52 secs 
Total CPU time to Router completion: 1 mins 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|axi_hdmi_tx_0_hdmi_c |              |      |      |            |             |
|                  lk | BUFGCTRL_X0Y1| No   |  385 |  0.266     |  1.902      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 3260 |  0.438     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF |BUFGCTRL_X0Y29| No   |   15 |  0.251     |  1.890      |
+---------------------+--------------+------+------+------------+-------------+
|axi_clkgen_0/axi_clk |              |      |      |            |             |
|gen_0/i_mmcm_drp/buf |              |      |      |            |             |
|          g_fb_clk_s | BUFGCTRL_X0Y0| No   |    1 |  0.000     |  1.759      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y30| No   |    2 |  0.218     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.460ns|     9.540ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.004ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi_clkgen_0_axi_clkgen_0_i_mmcm_drp_m | SETUP       |     0.609ns|     6.125ns|       0|           0
  mcm_clk_0_s = PERIOD TIMEGRP         "axi | HOLD        |     0.003ns|            |       0|           0
  _clkgen_0_axi_clkgen_0_i_mmcm_drp_mmcm_cl |             |            |            |        |            
  k_0_s" TS_clk_fpga_1 *         0.74242424 |             |            |            |        |            
  2 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  1" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    78.142ns|     3.237ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.075ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_1         * 0. |             |            |            |        |            
  061440678 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_filter_reset_resync_path" TI | SETUP       |         N/A|     1.118ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.100ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.081ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_1                  |      5.000ns|      2.800ns|      4.547ns|            0|            0|            0|        40122|
| TS_axi_clkgen_0_axi_clkgen_0_i|      6.735ns|      6.125ns|          N/A|            0|            0|        40065|            0|
| _mmcm_drp_mmcm_clk_0_s        |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     81.379ns|      3.237ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 22 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 57 secs 
Total CPU time to PAR completion: 2 mins 

Peak Memory Usage:  1281 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 24
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/:/home/vivric/Documents/xilinx/14.
7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 321901 paths, 0 nets, and 53376 connections

Design statistics:
   Minimum period:   9.540ns (Maximum frequency: 104.822MHz)


Analysis completed Tue Aug 12 16:29:16 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 44 secs 


xflow done!
touch __xps/system_routed
xilperl /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local
file </home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/:/home/vivric/Documents/xilinx/14.
7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Tue Aug 12 16:29:38 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal <hdmi_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_filter/axi_filter/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_co
   nv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd
   _queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_s
   ync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_filter/axi_filter/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_co
   nv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.
   cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Aug 12 16:33:43 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 19 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -/home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19 WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 20 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 21 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 22 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 23 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 24 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 25 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 26 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 27 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 28 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 29 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 30 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/coremodel/axi/data/tools_a
   xi_v1_01_a.txt line 31 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_usb_v1_00_a/data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /home/vivric/Documents/xilinx/14.7/ISE_DS/ISE/data/zynqconfig/ps7_internals/p
   cores/ps7_qspi_v1_00_a/data/ps7_qspi_v2_1_0.mpd line 122 

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_hdmi_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41600000-0x4160ffff) axi_iic_1	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41620000-0x4162ffff) axi_iic_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x43020000-0x4302ffff) FILTER_VDMA	ps7_axi_interconnect_0->axi_interconnect_1
  (0x71800000-0x7180ffff)
sobel_filter_top_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75c00000-0x75c0ffff)
axi_spdif_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77600000-0x7760ffff)
axi_i2s_adi_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x77620000-0x7762ffff)
axi_hdmi_tx_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x79000000-0x7900ffff)
axi_clkgen_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe0006000-0xe0006fff) ps7_spi_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf80070ff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8007100-0xf8007120) ps7_xadc_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf800c000-0xf800cfff) ps7_ocmc_0	ps7_axi_interconnect_0
  (0xf8800000-0xf88fffff) ps7_coresight_comp_0	ps7_axi_interconnect_0
  (0xf8900000-0xf89fffff) ps7_gpv_0	ps7_axi_interconnect_0
  (0xf8f00000-0xf8f000fc) ps7_scuc_0	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00200-0xf8f002ff) ps7_globaltimer_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xf8f01000-0xf8f01fff) ps7_intc_dist_0	ps7_axi_interconnect_0
  (0xf8f02000-0xf8f02fff) ps7_l2cachec_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv
   7511_zed/system.mhs line 310 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_hdmi_tx_0.jpg.....
Rasterizing axi_spdif_tx_0.jpg.....
Rasterizing axi_iic_0.jpg.....
Rasterizing axi_clkgen_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing util_vector_logic_0.jpg.....
Rasterizing axi_i2s_adi_0.jpg.....
Rasterizing util_i2c_mixer_0.jpg.....
Rasterizing axi_iic_1.jpg.....
Rasterizing axi_filter.jpg.....
Rasterizing FILTER_VDMA.jpg.....
Rasterizing sobel_filter_top_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </home/vivric/Documents/xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.filters
Done writing Tab View settings to:
	/home/vivric/Documents/intern/tutorial_redo/new_ref_des/fpgahdl_xilinx/cf_adv7511_zed/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 29 14:23:32 2014
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!

********************************************************************************
At Local date and time: Fri Aug 29 14:23:48 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Aug 29 14:27:09 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
