<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_bram_ctrl_funcs" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="lmb_bram_if_funcs" />
            <top_module name="sim_tb" />
            <top_module name="tc_types" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="3580000000001fs"></ZoomEndTime>
      <Cursor1Time time="809965000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="185"></NameColumnWidth>
      <ValueColumnWidth column_width="76"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="23" />
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/clk_i">
      <obj_property name="ElementShortName">clk_i</obj_property>
      <obj_property name="ObjectShortName">clk_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/rst_i">
      <obj_property name="ElementShortName">rst_i</obj_property>
      <obj_property name="ObjectShortName">rst_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/addr_bi">
      <obj_property name="ElementShortName">addr_bi[12:0]</obj_property>
      <obj_property name="ObjectShortName">addr_bi[12:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/wrdata_bi">
      <obj_property name="ElementShortName">wrdata_bi[31:0]</obj_property>
      <obj_property name="ObjectShortName">wrdata_bi[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/en_i">
      <obj_property name="ElementShortName">en_i</obj_property>
      <obj_property name="ObjectShortName">en_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/we_bi">
      <obj_property name="ElementShortName">we_bi[3:0]</obj_property>
      <obj_property name="ObjectShortName">we_bi[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/ins_i">
      <obj_property name="ElementShortName">ins_i</obj_property>
      <obj_property name="ObjectShortName">ins_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/rddata_bo">
      <obj_property name="ElementShortName">rddata_bo[31:0]</obj_property>
      <obj_property name="ObjectShortName">rddata_bo[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/prev_addr">
      <obj_property name="ElementShortName">prev_addr[12:0]</obj_property>
      <obj_property name="ObjectShortName">prev_addr[12:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/icconf">
      <obj_property name="ElementShortName">icconf[31:0]</obj_property>
      <obj_property name="ObjectShortName">icconf[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/ictmr">
      <obj_property name="ElementShortName">ictmr[1:0]</obj_property>
      <obj_property name="ObjectShortName">ictmr[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/timer">
      <obj_property name="ElementShortName">timer[63:0]</obj_property>
      <obj_property name="ObjectShortName">timer[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/r_state">
      <obj_property name="ElementShortName">r_state</obj_property>
      <obj_property name="ObjectShortName">r_state</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/rs_state">
      <obj_property name="ElementShortName">rs_state</obj_property>
      <obj_property name="ObjectShortName">rs_state</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/ed_prescaler">
      <obj_property name="ElementShortName">ed_prescaler</obj_property>
      <obj_property name="ObjectShortName">ed_prescaler</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/wr_ptr">
      <obj_property name="ElementShortName">wr_ptr[4:0]</obj_property>
      <obj_property name="ObjectShortName">wr_ptr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/rd_ptr">
      <obj_property name="ElementShortName">rd_ptr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_ptr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/rd_ptr_next">
      <obj_property name="ElementShortName">rd_ptr_next[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_ptr_next[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/write">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uc_system_i/IC_0/inst/icov">
      <obj_property name="ElementShortName">icov</obj_property>
      <obj_property name="ObjectShortName">icov</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_tb/uc/gpio_rtl_tri_o">
      <obj_property name="ElementShortName">gpio_rtl_tri_o[15:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_rtl_tri_o[15:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uart_rtl_rxd">
      <obj_property name="ElementShortName">uart_rtl_rxd</obj_property>
      <obj_property name="ObjectShortName">uart_rtl_rxd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_tb/uc/uart_rtl_txd">
      <obj_property name="ElementShortName">uart_rtl_txd</obj_property>
      <obj_property name="ObjectShortName">uart_rtl_txd</obj_property>
   </wvobject>
</wave_config>
