#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000250ac4cd520 .scope module, "ALU_TESTBENCH" "ALU_TESTBENCH" 2 138;
 .timescale -9 -10;
v00000250ac4b3440_0 .var "DATA1", 31 0;
v00000250ac4b3120_0 .var "DATA2", 31 0;
v00000250ac4b1f00_0 .net "RESULT", 31 0, v00000250ac4b2a40_0;  1 drivers
v00000250ac4b2720_0 .var "SELECT", 4 0;
v00000250ac4b2c20_0 .net "SIGN", 0 0, L_00000250ac4b34e0;  1 drivers
v00000250ac4b2220_0 .net "SLTU", 0 0, L_00000250ac4b36c0;  1 drivers
v00000250ac4b2400_0 .net "ZERO", 0 0, L_00000250ac4aa750;  1 drivers
S_00000250ac4c77c0 .scope module, "ALU_TEST" "ALU" 2 145, 2 3 0, S_00000250ac4cd520;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
    .port_info 5 /OUTPUT 1 "SIGN_BIT";
    .port_info 6 /OUTPUT 1 "SLTU_BIT";
L_00000250ac4aa750 .functor NOT 1, L_00000250ac4b3260, C4<0>, C4<0>, C4<0>;
L_00000250ac4aaa60/d .functor AND 32, v00000250ac4b3440_0, v00000250ac4b3120_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000250ac4aaa60 .delay 32 (10,10,10) L_00000250ac4aaa60/d;
L_00000250ac4aaad0/d .functor OR 32, v00000250ac4b3440_0, v00000250ac4b3120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000250ac4aaad0 .delay 32 (10,10,10) L_00000250ac4aaad0/d;
L_00000250ac4ab080/d .functor XOR 32, v00000250ac4b3440_0, v00000250ac4b3120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000250ac4ab080 .delay 32 (10,10,10) L_00000250ac4ab080/d;
L_00000250ac4aaf30/d .functor BUFZ 32, v00000250ac4b3120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000250ac4aaf30 .delay 32 (30,30,30) L_00000250ac4aaf30/d;
v00000250ac4b2040_0 .net "ADD_RES", 31 0, L_00000250ac4b18c0;  1 drivers
v00000250ac4b2860_0 .net "AND_RES", 31 0, L_00000250ac4aaa60;  1 drivers
v00000250ac4b1aa0_0 .net "DATA1", 31 0, v00000250ac4b3440_0;  1 drivers
v00000250ac4b2680_0 .net "DATA2", 31 0, v00000250ac4b3120_0;  1 drivers
v00000250ac4b2b80_0 .net "DIVU_RES", 31 0, L_00000250ac5281d0;  1 drivers
v00000250ac4b1e60_0 .net "DIV_RES", 31 0, L_00000250ac5292b0;  1 drivers
v00000250ac4b27c0_0 .net "FWD_RES", 31 0, L_00000250ac4aaf30;  1 drivers
v00000250ac4b2540_0 .net "MULHSU_RES", 31 0, L_00000250ac529d50;  1 drivers
v00000250ac4b3620_0 .net "MULHU_RES", 31 0, L_00000250ac529530;  1 drivers
v00000250ac4b24a0_0 .net "MULH_RES", 31 0, L_00000250ac528950;  1 drivers
v00000250ac4b20e0_0 .net "MUL_RES", 31 0, L_00000250ac528810;  1 drivers
v00000250ac4b1a00_0 .net "OR_RES", 31 0, L_00000250ac4aaad0;  1 drivers
v00000250ac4b3300_0 .net "REMU_RES", 31 0, L_00000250ac529350;  1 drivers
v00000250ac4b3760_0 .net "REM_RES", 31 0, L_00000250ac528450;  1 drivers
v00000250ac4b2a40_0 .var "RESULT", 31 0;
v00000250ac4b31c0_0 .net "SELECT", 4 0, v00000250ac4b2720_0;  1 drivers
v00000250ac4b33a0_0 .net "SIGN_BIT", 0 0, L_00000250ac4b34e0;  alias, 1 drivers
v00000250ac4b22c0_0 .net "SLL_RES", 31 0, L_00000250ac528b30;  1 drivers
v00000250ac4b1b40_0 .net "SLTU_BIT", 0 0, L_00000250ac4b36c0;  alias, 1 drivers
v00000250ac4b25e0_0 .net "SLTU_RES", 31 0, L_00000250ac5297b0;  1 drivers
v00000250ac4b2fe0_0 .net "SLT_RES", 31 0, L_00000250ac5286d0;  1 drivers
v00000250ac4b1d20_0 .net "SRA_RES", 31 0, L_00000250ac528d10;  1 drivers
v00000250ac4b3080_0 .net "SRL_RES", 31 0, L_00000250ac529210;  1 drivers
v00000250ac4b2ae0_0 .net "SUB_RES", 31 0, L_00000250ac528310;  1 drivers
v00000250ac4b2d60_0 .net "XOR_RES", 31 0, L_00000250ac4ab080;  1 drivers
v00000250ac4b1be0_0 .net "ZERO", 0 0, L_00000250ac4aa750;  alias, 1 drivers
v00000250ac4b2900_0 .net *"_ivl_1", 0 0, L_00000250ac4b3260;  1 drivers
v00000250ac4b2180_0 .net *"_ivl_42", 0 0, L_00000250ac528770;  1 drivers
L_00000250ac5e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000250ac4b1c80_0 .net/2u *"_ivl_44", 31 0, L_00000250ac5e0088;  1 drivers
L_00000250ac5e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000250ac4b2f40_0 .net/2u *"_ivl_46", 31 0, L_00000250ac5e00d0;  1 drivers
v00000250ac4b1dc0_0 .net *"_ivl_50", 0 0, L_00000250ac529490;  1 drivers
L_00000250ac5e0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000250ac4b2e00_0 .net/2u *"_ivl_52", 31 0, L_00000250ac5e0118;  1 drivers
L_00000250ac5e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000250ac4b29a0_0 .net/2u *"_ivl_54", 31 0, L_00000250ac5e0160;  1 drivers
E_00000250ac4b10b0/0 .event anyedge, v00000250ac4b31c0_0, v00000250ac4b2040_0, v00000250ac4b2ae0_0, v00000250ac4b2860_0;
E_00000250ac4b10b0/1 .event anyedge, v00000250ac4b1a00_0, v00000250ac4b2d60_0, v00000250ac4b22c0_0, v00000250ac4b3080_0;
E_00000250ac4b10b0/2 .event anyedge, v00000250ac4b1d20_0, v00000250ac4b20e0_0, v00000250ac4b24a0_0, v00000250ac4b3620_0;
E_00000250ac4b10b0/3 .event anyedge, v00000250ac4b2540_0, v00000250ac4b1e60_0, v00000250ac4b2b80_0, v00000250ac4b3760_0;
E_00000250ac4b10b0/4 .event anyedge, v00000250ac4b3300_0, v00000250ac4b2fe0_0, v00000250ac4b25e0_0;
E_00000250ac4b10b0 .event/or E_00000250ac4b10b0/0, E_00000250ac4b10b0/1, E_00000250ac4b10b0/2, E_00000250ac4b10b0/3, E_00000250ac4b10b0/4;
L_00000250ac4b3260 .reduce/or v00000250ac4b2a40_0;
L_00000250ac4b34e0 .part v00000250ac4b2a40_0, 31, 1;
L_00000250ac4b36c0 .part L_00000250ac5297b0, 0, 1;
L_00000250ac4b18c0 .delay 32 (20,20,20) L_00000250ac4b18c0/d;
L_00000250ac4b18c0/d .arith/sum 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528310 .delay 32 (20,20,20) L_00000250ac528310/d;
L_00000250ac528310/d .arith/sub 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528b30 .delay 32 (10,10,10) L_00000250ac528b30/d;
L_00000250ac528b30/d .shift/l 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac529210 .delay 32 (10,10,10) L_00000250ac529210/d;
L_00000250ac529210/d .shift/r 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528d10 .delay 32 (10,10,10) L_00000250ac528d10/d;
L_00000250ac528d10/d .shift/r 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528810 .delay 32 (30,30,30) L_00000250ac528810/d;
L_00000250ac528810/d .arith/mult 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528950 .delay 32 (30,30,30) L_00000250ac528950/d;
L_00000250ac528950/d .arith/mult 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac529530 .delay 32 (30,30,30) L_00000250ac529530/d;
L_00000250ac529530/d .arith/mult 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac529d50 .delay 32 (30,30,30) L_00000250ac529d50/d;
L_00000250ac529d50/d .arith/mult 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac5292b0 .delay 32 (30,30,30) L_00000250ac5292b0/d;
L_00000250ac5292b0/d .arith/div 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac5281d0 .delay 32 (30,30,30) L_00000250ac5281d0/d;
L_00000250ac5281d0/d .arith/div 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528450 .delay 32 (30,30,30) L_00000250ac528450/d;
L_00000250ac528450/d .arith/mod.s 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac529350 .delay 32 (30,30,30) L_00000250ac529350/d;
L_00000250ac529350/d .arith/mod 32, v00000250ac4b3440_0, v00000250ac4b3120_0;
L_00000250ac528770 .cmp/gt.s 32, v00000250ac4b3120_0, v00000250ac4b3440_0;
L_00000250ac5286d0 .delay 32 (10,10,10) L_00000250ac5286d0/d;
L_00000250ac5286d0/d .functor MUXZ 32, L_00000250ac5e00d0, L_00000250ac5e0088, L_00000250ac528770, C4<>;
L_00000250ac529490 .cmp/gt 32, v00000250ac4b3120_0, v00000250ac4b3440_0;
L_00000250ac5297b0 .delay 32 (10,10,10) L_00000250ac5297b0/d;
L_00000250ac5297b0/d .functor MUXZ 32, L_00000250ac5e0160, L_00000250ac5e0118, L_00000250ac529490, C4<>;
    .scope S_00000250ac4c77c0;
T_0 ;
    %wait E_00000250ac4b10b0;
    %load/vec4 v00000250ac4b31c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v00000250ac4b2040_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v00000250ac4b2ae0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v00000250ac4b2860_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v00000250ac4b1a00_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v00000250ac4b2d60_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v00000250ac4b22c0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v00000250ac4b3080_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v00000250ac4b1d20_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v00000250ac4b20e0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v00000250ac4b24a0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v00000250ac4b3620_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v00000250ac4b2540_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v00000250ac4b1e60_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v00000250ac4b2b80_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v00000250ac4b3760_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v00000250ac4b3300_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v00000250ac4b2fe0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v00000250ac4b25e0_0;
    %store/vec4 v00000250ac4b2a40_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000250ac4cd520;
T_1 ;
    %vpi_call 2 148 "$monitor", "DATA1: %b,DATA2: %b,SELECT: %b,RESULT: %b", v00000250ac4b3440_0, v00000250ac4b3120_0, v00000250ac4b2720_0, v00000250ac4b1f00_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000250ac4cd520;
T_2 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000250ac4b3440_0, 0, 32;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v00000250ac4b3120_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000250ac4b2720_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 157 "$display", "Test 1 passed" {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000250ac4b2720_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 160 "$display", "Test 2 paassed" {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000250ac4b2720_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 163 "$display", "Test 3 passed" {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000250ac4b2720_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 166 "$display", "Test 4 passed" {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000250ac4b2720_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 169 "$display", "Test 5 passed" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU.v";
