# 16-bit-microprocessor-verilog
A final year undergraduate major project. (Dec 2019 - Mar 2020)
