library ieee;
use ieee.std_logic_1164.all;

entity Decoder_3to8 is
	port (Data: in std_logic_vector(2 downto 0);
		   Enable: in std_logic;
			Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7: out std_logic);
end Decoder_3to8;

architecture Solucion of Decoder_3to8 is
begin
	process(Enable)
		if Enable='1' then
		elsif
			case Data is
				when "111"=> Y7<='1';
				when "110"=> Y6<='1';
				when "101"=> Y5<='1';
				when "100"=> Y4<='1';
				when "011"=> Y3<='1';
				when "010"=> Y2<='1';
				when "001"=> Y1<='1';
				when "000"=> Y0<='1';
			end case;
		end if;
	end process;
end Solucion;