;redcode
;assert 1
	SPL 0, 5
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	SUB -2, @10
	ADD -2, @10
	SUB 0, <-1
	SLT 120, 0
	SUB @127, 106
	SLT 120, 0
	ADD #12, 100
	SLT 120, 0
	SUB -2, @10
	SUB -2, @10
	CMP #12, 100
	JMZ 1, 22
	JMZ 1, 22
	SUB -2, @10
	ADD -2, @10
	SUB #12, 100
	SUB #12, 100
	ADD #12, 100
	SLT 120, 0
	JMP @72, #200
	SPL 0, 5
	MOV -7, <-20
	SPL 0, 5
	JMN 12, <10
	JMN 12, <10
	JMP 0, 9
	SUB @127, 106
	SUB 0, <-1
	SUB @127, 106
	SUB 12, @10
	JMZ 1, 22
	MOV 12, @10
	MOV 120, 0
	ADD <270, 69
	SLT 120, 0
	SUB 0, 5
	SLT 120, 0
	MOV -1, <-20
	SUB -2, @10
	JMZ 0, 9
	MOV -1, <-20
	SPL 0, 5
	MOV -1, <-20
	MOV -1, <-20
