

$VERILOG_PATH/dv/vip/tbuart.v
$VERILOG_PATH/dv/vip/spiflash.v
$VERILOG_PATH/dv/vip/wb_rw_test.v







$VERILOG_PATH/gl/RAM128.v
$VERILOG_PATH/gl/RAM256.v




$CARAVEL_PATH/rtl/pads.v
$VERILOG_PATH/rtl/defines.v
$CARAVEL_PATH/rtl/defines.v 
$CARAVEL_PATH/rtl/user_defines.v 
$CARAVEL_PATH/rtl/mprj_io.v 
$CARAVEL_PATH/rtl/simple_por.v





$CARAVEL_PATH/gl/mprj_logic_high.v 	     
$CARAVEL_PATH/gl/mprj2_logic_high.v	     
$CARAVEL_PATH/gl/gpio_defaults_block.v	     
$CARAVEL_PATH/gl/gpio_logic_high.v 	     
$CARAVEL_PATH/gl/xres_buf.v		     
$CARAVEL_PATH/gl/spare_logic_block.v	     
$CARAVEL_PATH/gl/housekeeping.v		     
$CARAVEL_PATH/gl/caravel_clocking.v	     
$CARAVEL_PATH/gl/user_id_programming.v	   
$CARAVEL_PATH/gl/mprj_io_buffer.v	   
$CARAVEL_PATH/gl/caravel.v 		     
$CARAVEL_PATH/gl/caravel_core.v 




$CARAVEL_PATH/gl/constant_block.v
$CARAVEL_PATH/gl/chip_io.v 
$CARAVEL_PATH/gl/mgmt_protect_hv.v 	     		     
$CARAVEL_PATH/gl/gpio_defaults_block_0403.v     
$CARAVEL_PATH/gl/gpio_defaults_block_0801.v     
$CARAVEL_PATH/gl/gpio_defaults_block_1803.v   

$VERILOG_PATH/cvc-pdk/sky130_ef_io.v
$VERILOG_PATH/cvc-pdk/sky130_fd_io.v
$VERILOG_PATH/cvc-pdk/primitives_hd.v
$VERILOG_PATH/cvc-pdk/sky130_fd_sc_hd.v
$VERILOG_PATH/cvc-pdk/primitives_hvl.v
$VERILOG_PATH/cvc-pdk/sky130_fd_sc_hvl.v

$VERILOG_PATH/cvc-pdk/sky130_sram_2kbyte_1rw1r_32x512_8.v



$CARAVEL_PATH/gl/empty_macro.v 		     
$CARAVEL_PATH/gl/manual_power_connections.v 		     
$CARAVEL_PATH/gl/copyright_block.v 		     
$CARAVEL_PATH/gl/caravel_logo.v 		     
$CARAVEL_PATH/gl/caravel_motto.v 		     
$CARAVEL_PATH/gl/open_source.v 		     
$CARAVEL_PATH/gl/user_id_textblock.v 

