-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity play_output_lanes2ou is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    i_output_TREADY : IN STD_LOGIC;
    q_output_TREADY : IN STD_LOGIC;
    A_0_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_0_V_V_empty_n : IN STD_LOGIC;
    A_0_V_V_read : OUT STD_LOGIC;
    A_1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_1_V_V_empty_n : IN STD_LOGIC;
    A_1_V_V_read : OUT STD_LOGIC;
    A_2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_2_V_V_empty_n : IN STD_LOGIC;
    A_2_V_V_read : OUT STD_LOGIC;
    A_3_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_3_V_V_empty_n : IN STD_LOGIC;
    A_3_V_V_read : OUT STD_LOGIC;
    A_4_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_4_V_V_empty_n : IN STD_LOGIC;
    A_4_V_V_read : OUT STD_LOGIC;
    A_5_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_5_V_V_empty_n : IN STD_LOGIC;
    A_5_V_V_read : OUT STD_LOGIC;
    A_6_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_6_V_V_empty_n : IN STD_LOGIC;
    A_6_V_V_read : OUT STD_LOGIC;
    A_7_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_7_V_V_empty_n : IN STD_LOGIC;
    A_7_V_V_read : OUT STD_LOGIC;
    A_8_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_8_V_V_empty_n : IN STD_LOGIC;
    A_8_V_V_read : OUT STD_LOGIC;
    A_9_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_9_V_V_empty_n : IN STD_LOGIC;
    A_9_V_V_read : OUT STD_LOGIC;
    A_10_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_10_V_V_empty_n : IN STD_LOGIC;
    A_10_V_V_read : OUT STD_LOGIC;
    A_11_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_11_V_V_empty_n : IN STD_LOGIC;
    A_11_V_V_read : OUT STD_LOGIC;
    A_12_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_12_V_V_empty_n : IN STD_LOGIC;
    A_12_V_V_read : OUT STD_LOGIC;
    A_13_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_13_V_V_empty_n : IN STD_LOGIC;
    A_13_V_V_read : OUT STD_LOGIC;
    A_14_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_14_V_V_empty_n : IN STD_LOGIC;
    A_14_V_V_read : OUT STD_LOGIC;
    A_15_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    A_15_V_V_empty_n : IN STD_LOGIC;
    A_15_V_V_read : OUT STD_LOGIC;
    B_0_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_0_V_V_empty_n : IN STD_LOGIC;
    B_0_V_V_read : OUT STD_LOGIC;
    B_1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_1_V_V_empty_n : IN STD_LOGIC;
    B_1_V_V_read : OUT STD_LOGIC;
    B_2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_2_V_V_empty_n : IN STD_LOGIC;
    B_2_V_V_read : OUT STD_LOGIC;
    B_3_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_3_V_V_empty_n : IN STD_LOGIC;
    B_3_V_V_read : OUT STD_LOGIC;
    B_4_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_4_V_V_empty_n : IN STD_LOGIC;
    B_4_V_V_read : OUT STD_LOGIC;
    B_5_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_5_V_V_empty_n : IN STD_LOGIC;
    B_5_V_V_read : OUT STD_LOGIC;
    B_6_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_6_V_V_empty_n : IN STD_LOGIC;
    B_6_V_V_read : OUT STD_LOGIC;
    B_7_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_7_V_V_empty_n : IN STD_LOGIC;
    B_7_V_V_read : OUT STD_LOGIC;
    B_8_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_8_V_V_empty_n : IN STD_LOGIC;
    B_8_V_V_read : OUT STD_LOGIC;
    B_9_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_9_V_V_empty_n : IN STD_LOGIC;
    B_9_V_V_read : OUT STD_LOGIC;
    B_10_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_10_V_V_empty_n : IN STD_LOGIC;
    B_10_V_V_read : OUT STD_LOGIC;
    B_11_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_11_V_V_empty_n : IN STD_LOGIC;
    B_11_V_V_read : OUT STD_LOGIC;
    B_12_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_12_V_V_empty_n : IN STD_LOGIC;
    B_12_V_V_read : OUT STD_LOGIC;
    B_13_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_13_V_V_empty_n : IN STD_LOGIC;
    B_13_V_V_read : OUT STD_LOGIC;
    B_14_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_14_V_V_empty_n : IN STD_LOGIC;
    B_14_V_V_read : OUT STD_LOGIC;
    B_15_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_15_V_V_empty_n : IN STD_LOGIC;
    B_15_V_V_read : OUT STD_LOGIC;
    C_0_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_0_V_V_empty_n : IN STD_LOGIC;
    C_0_V_V_read : OUT STD_LOGIC;
    C_1_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_1_V_V_empty_n : IN STD_LOGIC;
    C_1_V_V_read : OUT STD_LOGIC;
    C_2_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_2_V_V_empty_n : IN STD_LOGIC;
    C_2_V_V_read : OUT STD_LOGIC;
    C_3_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_3_V_V_empty_n : IN STD_LOGIC;
    C_3_V_V_read : OUT STD_LOGIC;
    C_4_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_4_V_V_empty_n : IN STD_LOGIC;
    C_4_V_V_read : OUT STD_LOGIC;
    C_5_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_5_V_V_empty_n : IN STD_LOGIC;
    C_5_V_V_read : OUT STD_LOGIC;
    C_6_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_6_V_V_empty_n : IN STD_LOGIC;
    C_6_V_V_read : OUT STD_LOGIC;
    C_7_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_7_V_V_empty_n : IN STD_LOGIC;
    C_7_V_V_read : OUT STD_LOGIC;
    C_8_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_8_V_V_empty_n : IN STD_LOGIC;
    C_8_V_V_read : OUT STD_LOGIC;
    C_9_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_9_V_V_empty_n : IN STD_LOGIC;
    C_9_V_V_read : OUT STD_LOGIC;
    C_10_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_10_V_V_empty_n : IN STD_LOGIC;
    C_10_V_V_read : OUT STD_LOGIC;
    C_11_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_11_V_V_empty_n : IN STD_LOGIC;
    C_11_V_V_read : OUT STD_LOGIC;
    C_12_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_12_V_V_empty_n : IN STD_LOGIC;
    C_12_V_V_read : OUT STD_LOGIC;
    C_13_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_13_V_V_empty_n : IN STD_LOGIC;
    C_13_V_V_read : OUT STD_LOGIC;
    C_14_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_14_V_V_empty_n : IN STD_LOGIC;
    C_14_V_V_read : OUT STD_LOGIC;
    C_15_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_15_V_V_empty_n : IN STD_LOGIC;
    C_15_V_V_read : OUT STD_LOGIC;
    i_output_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    i_output_TVALID : OUT STD_LOGIC;
    i_output_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    q_output_TDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    q_output_TVALID : OUT STD_LOGIC;
    q_output_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of play_output_lanes2ou is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_17F : STD_LOGIC_VECTOR (8 downto 0) := "101111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln134_1_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal regslice_forward_i_output_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_q_output_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_output_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal q_output_TDATA_blk_n : STD_LOGIC;
    signal cycle_01_reg_491 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_681_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_1_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln134_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cycle_fu_715_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal cycle_reg_1279 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cycle_01_phi_fu_495_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_p_Val2_0_phi_fu_508_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_0_reg_505 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_1_phi_fu_519_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_1_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_2_phi_fu_530_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_2_reg_527 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_3_phi_fu_541_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_3_reg_538 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_4_phi_fu_552_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_4_reg_549 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_5_phi_fu_563_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_5_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_6_phi_fu_574_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_6_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_7_phi_fu_585_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_7_reg_582 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_8_phi_fu_596_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_8_reg_593 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_9_phi_fu_607_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_9_reg_604 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_10_phi_fu_618_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_10_reg_615 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_11_phi_fu_629_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_11_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_12_phi_fu_640_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_12_reg_637 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_13_phi_fu_651_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_13_reg_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_14_phi_fu_662_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_14_reg_659 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_Val2_15_phi_fu_673_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_15_reg_670 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln134_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_15_fu_1171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_14_fu_1142_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_13_fu_1113_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_12_fu_1084_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_11_fu_1055_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_10_fu_1026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_9_fu_997_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_8_fu_968_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_7_fu_939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_6_fu_910_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_5_fu_881_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_4_fu_852_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_3_fu_823_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_2_fu_794_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_1_fu_765_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_fu_736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_14_fu_1212_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_13_fu_1146_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_12_fu_1117_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_11_fu_1088_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_10_fu_1059_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_s_fu_1030_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_9_fu_1001_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_8_fu_972_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_7_fu_943_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_6_fu_914_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_5_fu_885_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_4_fu_856_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_3_fu_827_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_2_fu_798_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_1_fu_769_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1_fu_740_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal i_output_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal i_output_TVALID_int : STD_LOGIC;
    signal i_output_TREADY_int : STD_LOGIC;
    signal regslice_forward_i_output_data_V_U_vld_out : STD_LOGIC;
    signal regslice_forward_i_output_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_i_output_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_i_output_last_V_U_vld_out : STD_LOGIC;
    signal q_output_TDATA_int : STD_LOGIC_VECTOR (255 downto 0);
    signal q_output_TVALID_int : STD_LOGIC;
    signal q_output_TREADY_int : STD_LOGIC;
    signal regslice_forward_q_output_data_V_U_vld_out : STD_LOGIC;
    signal regslice_forward_q_output_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_forward_q_output_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_forward_q_output_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_269 : BOOLEAN;

    component regslice_forward IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_forward_i_output_data_V_U : component regslice_forward
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => i_output_TDATA_int,
        vld_in => i_output_TVALID_int,
        ack_in => i_output_TREADY_int,
        data_out => i_output_TDATA,
        vld_out => regslice_forward_i_output_data_V_U_vld_out,
        ack_out => i_output_TREADY,
        apdone_blk => regslice_forward_i_output_data_V_U_apdone_blk);

    regslice_forward_i_output_last_V_U : component regslice_forward
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => or_ln134_fu_701_p2,
        vld_in => i_output_TVALID_int,
        ack_in => regslice_forward_i_output_last_V_U_ack_in_dummy,
        data_out => i_output_TLAST,
        vld_out => regslice_forward_i_output_last_V_U_vld_out,
        ack_out => i_output_TREADY,
        apdone_blk => regslice_forward_i_output_last_V_U_apdone_blk);

    regslice_forward_q_output_data_V_U : component regslice_forward
    generic map (
        DataWidth => 256)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => q_output_TDATA_int,
        vld_in => q_output_TVALID_int,
        ack_in => q_output_TREADY_int,
        data_out => q_output_TDATA,
        vld_out => regslice_forward_q_output_data_V_U_vld_out,
        ack_out => q_output_TREADY,
        apdone_blk => regslice_forward_q_output_data_V_U_apdone_blk);

    regslice_forward_q_output_last_V_U : component regslice_forward
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => or_ln134_fu_701_p2,
        vld_in => q_output_TVALID_int,
        ack_in => regslice_forward_q_output_last_V_U_ack_in_dummy,
        data_out => q_output_TLAST,
        vld_out => regslice_forward_q_output_last_V_U_vld_out,
        ack_out => q_output_TREADY,
        apdone_blk => regslice_forward_q_output_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_1_reg_1265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    cycle_01_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_1_reg_1265 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                cycle_01_reg_491 <= cycle_reg_1279;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_1_reg_1265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                cycle_01_reg_491 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cycle_reg_1279 <= cycle_fu_715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln134_1_reg_1265 <= icmp_ln134_1_fu_695_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    A_0_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_0_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_0_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_0_V_V_read <= ap_const_logic_1;
        else 
            A_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_10_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_10_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_10_V_V_empty_n))) then 
            A_10_V_V_read <= ap_const_logic_1;
        else 
            A_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_11_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_11_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_11_V_V_empty_n))) then 
            A_11_V_V_read <= ap_const_logic_1;
        else 
            A_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_12_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_12_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_12_V_V_empty_n))) then 
            A_12_V_V_read <= ap_const_logic_1;
        else 
            A_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_13_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_13_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_13_V_V_empty_n))) then 
            A_13_V_V_read <= ap_const_logic_1;
        else 
            A_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_14_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_14_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_14_V_V_empty_n))) then 
            A_14_V_V_read <= ap_const_logic_1;
        else 
            A_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_15_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_15_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_15_V_V_empty_n))) then 
            A_15_V_V_read <= ap_const_logic_1;
        else 
            A_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_1_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_1_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_1_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_V_V_read <= ap_const_logic_1;
        else 
            A_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_2_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_2_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_2_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_2_V_V_read <= ap_const_logic_1;
        else 
            A_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_3_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_3_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_3_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_3_V_V_read <= ap_const_logic_1;
        else 
            A_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_4_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_4_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_4_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_4_V_V_read <= ap_const_logic_1;
        else 
            A_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_5_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_5_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_5_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_5_V_V_read <= ap_const_logic_1;
        else 
            A_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_6_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_6_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_6_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_6_V_V_read <= ap_const_logic_1;
        else 
            A_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_7_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_7_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_7_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_7_V_V_read <= ap_const_logic_1;
        else 
            A_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_8_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_8_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_const_logic_1 = A_8_V_V_empty_n) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_8_V_V_read <= ap_const_logic_1;
        else 
            A_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    A_9_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, A_9_V_V_empty_n, tmp_17_fu_681_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_17_fu_681_p3 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = A_9_V_V_empty_n))) then 
            A_9_V_V_read <= ap_const_logic_1;
        else 
            A_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_0_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_0_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_0_V_V_empty_n))) then 
            B_0_V_V_read <= ap_const_logic_1;
        else 
            B_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_10_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_10_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_10_V_V_empty_n))) then 
            B_10_V_V_read <= ap_const_logic_1;
        else 
            B_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_11_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_11_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_11_V_V_empty_n))) then 
            B_11_V_V_read <= ap_const_logic_1;
        else 
            B_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_12_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_12_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_12_V_V_empty_n))) then 
            B_12_V_V_read <= ap_const_logic_1;
        else 
            B_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_13_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_13_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_13_V_V_empty_n))) then 
            B_13_V_V_read <= ap_const_logic_1;
        else 
            B_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_14_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_14_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_14_V_V_empty_n))) then 
            B_14_V_V_read <= ap_const_logic_1;
        else 
            B_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_15_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_15_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_15_V_V_empty_n))) then 
            B_15_V_V_read <= ap_const_logic_1;
        else 
            B_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_1_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_1_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_1_V_V_empty_n))) then 
            B_1_V_V_read <= ap_const_logic_1;
        else 
            B_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_2_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_2_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_2_V_V_empty_n))) then 
            B_2_V_V_read <= ap_const_logic_1;
        else 
            B_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_3_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_3_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_3_V_V_empty_n))) then 
            B_3_V_V_read <= ap_const_logic_1;
        else 
            B_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_4_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_4_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_4_V_V_empty_n))) then 
            B_4_V_V_read <= ap_const_logic_1;
        else 
            B_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_5_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_5_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_5_V_V_empty_n))) then 
            B_5_V_V_read <= ap_const_logic_1;
        else 
            B_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_6_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_6_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_6_V_V_empty_n))) then 
            B_6_V_V_read <= ap_const_logic_1;
        else 
            B_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_7_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_7_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_7_V_V_empty_n))) then 
            B_7_V_V_read <= ap_const_logic_1;
        else 
            B_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_8_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_8_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_8_V_V_empty_n))) then 
            B_8_V_V_read <= ap_const_logic_1;
        else 
            B_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    B_9_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, B_9_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = B_9_V_V_empty_n))) then 
            B_9_V_V_read <= ap_const_logic_1;
        else 
            B_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_0_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_0_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_0_V_V_empty_n))) then 
            C_0_V_V_read <= ap_const_logic_1;
        else 
            C_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_10_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_10_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_10_V_V_empty_n))) then 
            C_10_V_V_read <= ap_const_logic_1;
        else 
            C_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_11_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_11_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_11_V_V_empty_n))) then 
            C_11_V_V_read <= ap_const_logic_1;
        else 
            C_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_12_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_12_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_12_V_V_empty_n))) then 
            C_12_V_V_read <= ap_const_logic_1;
        else 
            C_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_13_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_13_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_13_V_V_empty_n))) then 
            C_13_V_V_read <= ap_const_logic_1;
        else 
            C_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_14_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_14_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_14_V_V_empty_n))) then 
            C_14_V_V_read <= ap_const_logic_1;
        else 
            C_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_15_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_15_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_15_V_V_empty_n))) then 
            C_15_V_V_read <= ap_const_logic_1;
        else 
            C_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_1_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_1_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_1_V_V_empty_n))) then 
            C_1_V_V_read <= ap_const_logic_1;
        else 
            C_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_2_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_2_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_2_V_V_empty_n))) then 
            C_2_V_V_read <= ap_const_logic_1;
        else 
            C_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_3_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_3_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_3_V_V_empty_n))) then 
            C_3_V_V_read <= ap_const_logic_1;
        else 
            C_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_4_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_4_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_4_V_V_empty_n))) then 
            C_4_V_V_read <= ap_const_logic_1;
        else 
            C_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_5_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_5_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_5_V_V_empty_n))) then 
            C_5_V_V_read <= ap_const_logic_1;
        else 
            C_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_6_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_6_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_6_V_V_empty_n))) then 
            C_6_V_V_read <= ap_const_logic_1;
        else 
            C_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_7_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_7_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_7_V_V_empty_n))) then 
            C_7_V_V_read <= ap_const_logic_1;
        else 
            C_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_8_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_8_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_8_V_V_empty_n))) then 
            C_8_V_V_read <= ap_const_logic_1;
        else 
            C_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    C_9_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, C_9_V_V_empty_n, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = C_9_V_V_empty_n))) then 
            C_9_V_V_read <= ap_const_logic_1;
        else 
            C_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, regslice_forward_i_output_data_V_U_apdone_blk, regslice_forward_q_output_data_V_U_apdone_blk, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((regslice_forward_q_output_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_forward_i_output_data_V_U_apdone_blk = ap_const_logic_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_block_state2_io, regslice_forward_i_output_data_V_U_apdone_blk, regslice_forward_q_output_data_V_U_apdone_blk, ap_block_state3_io, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((regslice_forward_q_output_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_forward_i_output_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_block_state2_io, regslice_forward_i_output_data_V_U_apdone_blk, regslice_forward_q_output_data_V_U_apdone_blk, ap_block_state3_io, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((regslice_forward_q_output_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_forward_i_output_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_start = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_io_assign_proc : process(i_output_TREADY_int, q_output_TREADY_int)
    begin
                ap_block_state2_io <= ((q_output_TREADY_int = ap_const_logic_0) or (i_output_TREADY_int = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(i_output_TREADY_int, q_output_TREADY_int)
    begin
                ap_block_state3_io <= ((q_output_TREADY_int = ap_const_logic_0) or (i_output_TREADY_int = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(regslice_forward_i_output_data_V_U_apdone_blk, regslice_forward_q_output_data_V_U_apdone_blk)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((regslice_forward_q_output_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_forward_i_output_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_condition_269_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_269 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln134_1_reg_1265)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_1_reg_1265 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cycle_01_phi_fu_495_p6_assign_proc : process(cycle_01_reg_491, icmp_ln134_1_reg_1265, cycle_reg_1279, ap_condition_269)
    begin
        if ((ap_const_boolean_1 = ap_condition_269)) then
            if ((icmp_ln134_1_reg_1265 = ap_const_lv1_1)) then 
                ap_phi_mux_cycle_01_phi_fu_495_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln134_1_reg_1265 = ap_const_lv1_0)) then 
                ap_phi_mux_cycle_01_phi_fu_495_p6 <= cycle_reg_1279;
            else 
                ap_phi_mux_cycle_01_phi_fu_495_p6 <= cycle_01_reg_491;
            end if;
        else 
            ap_phi_mux_cycle_01_phi_fu_495_p6 <= cycle_01_reg_491;
        end if; 
    end process;


    ap_phi_mux_p_Val2_0_phi_fu_508_p6_assign_proc : process(A_0_V_V_dout, B_0_V_V_dout, C_0_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_0_reg_505)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_0_phi_fu_508_p6 <= C_0_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_0_phi_fu_508_p6 <= B_0_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_0_phi_fu_508_p6 <= A_0_V_V_dout;
        else 
            ap_phi_mux_p_Val2_0_phi_fu_508_p6 <= ap_phi_reg_pp0_iter0_p_Val2_0_reg_505;
        end if; 
    end process;


    ap_phi_mux_p_Val2_10_phi_fu_618_p6_assign_proc : process(A_10_V_V_dout, B_10_V_V_dout, C_10_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_10_reg_615)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_10_phi_fu_618_p6 <= C_10_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_10_phi_fu_618_p6 <= B_10_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_10_phi_fu_618_p6 <= A_10_V_V_dout;
        else 
            ap_phi_mux_p_Val2_10_phi_fu_618_p6 <= ap_phi_reg_pp0_iter0_p_Val2_10_reg_615;
        end if; 
    end process;


    ap_phi_mux_p_Val2_11_phi_fu_629_p6_assign_proc : process(A_11_V_V_dout, B_11_V_V_dout, C_11_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_11_reg_626)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_11_phi_fu_629_p6 <= C_11_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_11_phi_fu_629_p6 <= B_11_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_11_phi_fu_629_p6 <= A_11_V_V_dout;
        else 
            ap_phi_mux_p_Val2_11_phi_fu_629_p6 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_626;
        end if; 
    end process;


    ap_phi_mux_p_Val2_12_phi_fu_640_p6_assign_proc : process(A_12_V_V_dout, B_12_V_V_dout, C_12_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_12_reg_637)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_12_phi_fu_640_p6 <= C_12_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_12_phi_fu_640_p6 <= B_12_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_12_phi_fu_640_p6 <= A_12_V_V_dout;
        else 
            ap_phi_mux_p_Val2_12_phi_fu_640_p6 <= ap_phi_reg_pp0_iter0_p_Val2_12_reg_637;
        end if; 
    end process;


    ap_phi_mux_p_Val2_13_phi_fu_651_p6_assign_proc : process(A_13_V_V_dout, B_13_V_V_dout, C_13_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_13_reg_648)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_13_phi_fu_651_p6 <= C_13_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_13_phi_fu_651_p6 <= B_13_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_13_phi_fu_651_p6 <= A_13_V_V_dout;
        else 
            ap_phi_mux_p_Val2_13_phi_fu_651_p6 <= ap_phi_reg_pp0_iter0_p_Val2_13_reg_648;
        end if; 
    end process;


    ap_phi_mux_p_Val2_14_phi_fu_662_p6_assign_proc : process(A_14_V_V_dout, B_14_V_V_dout, C_14_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_14_reg_659)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_14_phi_fu_662_p6 <= C_14_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_14_phi_fu_662_p6 <= B_14_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_14_phi_fu_662_p6 <= A_14_V_V_dout;
        else 
            ap_phi_mux_p_Val2_14_phi_fu_662_p6 <= ap_phi_reg_pp0_iter0_p_Val2_14_reg_659;
        end if; 
    end process;


    ap_phi_mux_p_Val2_15_phi_fu_673_p6_assign_proc : process(A_15_V_V_dout, B_15_V_V_dout, C_15_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_15_reg_670)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_15_phi_fu_673_p6 <= C_15_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_15_phi_fu_673_p6 <= B_15_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_15_phi_fu_673_p6 <= A_15_V_V_dout;
        else 
            ap_phi_mux_p_Val2_15_phi_fu_673_p6 <= ap_phi_reg_pp0_iter0_p_Val2_15_reg_670;
        end if; 
    end process;


    ap_phi_mux_p_Val2_1_phi_fu_519_p6_assign_proc : process(A_1_V_V_dout, B_1_V_V_dout, C_1_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_1_reg_516)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_1_phi_fu_519_p6 <= C_1_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_1_phi_fu_519_p6 <= B_1_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_1_phi_fu_519_p6 <= A_1_V_V_dout;
        else 
            ap_phi_mux_p_Val2_1_phi_fu_519_p6 <= ap_phi_reg_pp0_iter0_p_Val2_1_reg_516;
        end if; 
    end process;


    ap_phi_mux_p_Val2_2_phi_fu_530_p6_assign_proc : process(A_2_V_V_dout, B_2_V_V_dout, C_2_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_2_reg_527)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_2_phi_fu_530_p6 <= C_2_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_2_phi_fu_530_p6 <= B_2_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_2_phi_fu_530_p6 <= A_2_V_V_dout;
        else 
            ap_phi_mux_p_Val2_2_phi_fu_530_p6 <= ap_phi_reg_pp0_iter0_p_Val2_2_reg_527;
        end if; 
    end process;


    ap_phi_mux_p_Val2_3_phi_fu_541_p6_assign_proc : process(A_3_V_V_dout, B_3_V_V_dout, C_3_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_3_reg_538)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_3_phi_fu_541_p6 <= C_3_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_3_phi_fu_541_p6 <= B_3_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_3_phi_fu_541_p6 <= A_3_V_V_dout;
        else 
            ap_phi_mux_p_Val2_3_phi_fu_541_p6 <= ap_phi_reg_pp0_iter0_p_Val2_3_reg_538;
        end if; 
    end process;


    ap_phi_mux_p_Val2_4_phi_fu_552_p6_assign_proc : process(A_4_V_V_dout, B_4_V_V_dout, C_4_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_4_reg_549)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_4_phi_fu_552_p6 <= C_4_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_4_phi_fu_552_p6 <= B_4_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_4_phi_fu_552_p6 <= A_4_V_V_dout;
        else 
            ap_phi_mux_p_Val2_4_phi_fu_552_p6 <= ap_phi_reg_pp0_iter0_p_Val2_4_reg_549;
        end if; 
    end process;


    ap_phi_mux_p_Val2_5_phi_fu_563_p6_assign_proc : process(A_5_V_V_dout, B_5_V_V_dout, C_5_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_5_reg_560)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_5_phi_fu_563_p6 <= C_5_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_5_phi_fu_563_p6 <= B_5_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_5_phi_fu_563_p6 <= A_5_V_V_dout;
        else 
            ap_phi_mux_p_Val2_5_phi_fu_563_p6 <= ap_phi_reg_pp0_iter0_p_Val2_5_reg_560;
        end if; 
    end process;


    ap_phi_mux_p_Val2_6_phi_fu_574_p6_assign_proc : process(A_6_V_V_dout, B_6_V_V_dout, C_6_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_6_reg_571)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_6_phi_fu_574_p6 <= C_6_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_6_phi_fu_574_p6 <= B_6_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_6_phi_fu_574_p6 <= A_6_V_V_dout;
        else 
            ap_phi_mux_p_Val2_6_phi_fu_574_p6 <= ap_phi_reg_pp0_iter0_p_Val2_6_reg_571;
        end if; 
    end process;


    ap_phi_mux_p_Val2_7_phi_fu_585_p6_assign_proc : process(A_7_V_V_dout, B_7_V_V_dout, C_7_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_7_reg_582)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_7_phi_fu_585_p6 <= C_7_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_7_phi_fu_585_p6 <= B_7_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_7_phi_fu_585_p6 <= A_7_V_V_dout;
        else 
            ap_phi_mux_p_Val2_7_phi_fu_585_p6 <= ap_phi_reg_pp0_iter0_p_Val2_7_reg_582;
        end if; 
    end process;


    ap_phi_mux_p_Val2_8_phi_fu_596_p6_assign_proc : process(A_8_V_V_dout, B_8_V_V_dout, C_8_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_8_reg_593)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_8_phi_fu_596_p6 <= C_8_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_8_phi_fu_596_p6 <= B_8_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_8_phi_fu_596_p6 <= A_8_V_V_dout;
        else 
            ap_phi_mux_p_Val2_8_phi_fu_596_p6 <= ap_phi_reg_pp0_iter0_p_Val2_8_reg_593;
        end if; 
    end process;


    ap_phi_mux_p_Val2_9_phi_fu_607_p6_assign_proc : process(A_9_V_V_dout, B_9_V_V_dout, C_9_V_V_dout, tmp_17_fu_681_p3, icmp_ln119_fu_709_p2, ap_phi_reg_pp0_iter0_p_Val2_9_reg_604)
    begin
        if (((icmp_ln119_fu_709_p2 = ap_const_lv1_0) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_9_phi_fu_607_p6 <= C_9_V_V_dout;
        elsif (((icmp_ln119_fu_709_p2 = ap_const_lv1_1) and (tmp_17_fu_681_p3 = ap_const_lv1_1))) then 
            ap_phi_mux_p_Val2_9_phi_fu_607_p6 <= B_9_V_V_dout;
        elsif ((tmp_17_fu_681_p3 = ap_const_lv1_0)) then 
            ap_phi_mux_p_Val2_9_phi_fu_607_p6 <= A_9_V_V_dout;
        else 
            ap_phi_mux_p_Val2_9_phi_fu_607_p6 <= ap_phi_reg_pp0_iter0_p_Val2_9_reg_604;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_Val2_0_reg_505 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_10_reg_615 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_11_reg_626 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_12_reg_637 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_13_reg_648 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_14_reg_659 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_15_reg_670 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_1_reg_516 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_2_reg_527 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_3_reg_538 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_4_reg_549 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_5_reg_560 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_6_reg_571 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_7_reg_582 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_8_reg_593 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_9_reg_604 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_start, icmp_ln134_1_fu_695_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln134_1_fu_695_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cycle_fu_715_p2 <= std_logic_vector(unsigned(ap_phi_mux_cycle_01_phi_fu_495_p6) + unsigned(ap_const_lv9_1));

    i_output_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_output_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            i_output_TDATA_blk_n <= i_output_TREADY_int;
        else 
            i_output_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    i_output_TDATA_int <= (((((((((((((((trunc_ln647_15_fu_1171_p1 & trunc_ln647_14_fu_1142_p1) & trunc_ln647_13_fu_1113_p1) & trunc_ln647_12_fu_1084_p1) & trunc_ln647_11_fu_1055_p1) & trunc_ln647_10_fu_1026_p1) & trunc_ln647_9_fu_997_p1) & trunc_ln647_8_fu_968_p1) & trunc_ln647_7_fu_939_p1) & trunc_ln647_6_fu_910_p1) & trunc_ln647_5_fu_881_p1) & trunc_ln647_4_fu_852_p1) & trunc_ln647_3_fu_823_p1) & trunc_ln647_2_fu_794_p1) & trunc_ln647_1_fu_765_p1) & trunc_ln647_fu_736_p1);
    i_output_TVALID <= regslice_forward_i_output_data_V_U_vld_out;

    i_output_TVALID_int_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            i_output_TVALID_int <= ap_const_logic_1;
        else 
            i_output_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln119_fu_709_p2 <= "1" when (unsigned(ap_phi_mux_cycle_01_phi_fu_495_p6) > unsigned(ap_const_lv9_17F)) else "0";
    icmp_ln134_1_fu_695_p2 <= "1" when (ap_phi_mux_cycle_01_phi_fu_495_p6 = ap_const_lv9_1FF) else "0";
    icmp_ln134_fu_689_p2 <= "1" when (ap_phi_mux_cycle_01_phi_fu_495_p6 = ap_const_lv9_FF) else "0";
    or_ln134_fu_701_p2 <= (icmp_ln134_fu_689_p2 or icmp_ln134_1_fu_695_p2);
    p_Result_1_10_fu_1059_p4 <= ap_phi_mux_p_Val2_11_phi_fu_629_p6(31 downto 16);
    p_Result_1_11_fu_1088_p4 <= ap_phi_mux_p_Val2_12_phi_fu_640_p6(31 downto 16);
    p_Result_1_12_fu_1117_p4 <= ap_phi_mux_p_Val2_13_phi_fu_651_p6(31 downto 16);
    p_Result_1_13_fu_1146_p4 <= ap_phi_mux_p_Val2_14_phi_fu_662_p6(31 downto 16);
    p_Result_1_14_fu_1212_p4 <= ap_phi_mux_p_Val2_15_phi_fu_673_p6(31 downto 16);
    p_Result_1_1_fu_769_p4 <= ap_phi_mux_p_Val2_1_phi_fu_519_p6(31 downto 16);
    p_Result_1_2_fu_798_p4 <= ap_phi_mux_p_Val2_2_phi_fu_530_p6(31 downto 16);
    p_Result_1_3_fu_827_p4 <= ap_phi_mux_p_Val2_3_phi_fu_541_p6(31 downto 16);
    p_Result_1_4_fu_856_p4 <= ap_phi_mux_p_Val2_4_phi_fu_552_p6(31 downto 16);
    p_Result_1_5_fu_885_p4 <= ap_phi_mux_p_Val2_5_phi_fu_563_p6(31 downto 16);
    p_Result_1_6_fu_914_p4 <= ap_phi_mux_p_Val2_6_phi_fu_574_p6(31 downto 16);
    p_Result_1_7_fu_943_p4 <= ap_phi_mux_p_Val2_7_phi_fu_585_p6(31 downto 16);
    p_Result_1_8_fu_972_p4 <= ap_phi_mux_p_Val2_8_phi_fu_596_p6(31 downto 16);
    p_Result_1_9_fu_1001_p4 <= ap_phi_mux_p_Val2_9_phi_fu_607_p6(31 downto 16);
    p_Result_1_fu_740_p4 <= ap_phi_mux_p_Val2_0_phi_fu_508_p6(31 downto 16);
    p_Result_1_s_fu_1030_p4 <= ap_phi_mux_p_Val2_10_phi_fu_618_p6(31 downto 16);

    q_output_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, q_output_TREADY_int)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            q_output_TDATA_blk_n <= q_output_TREADY_int;
        else 
            q_output_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    q_output_TDATA_int <= (((((((((((((((p_Result_1_14_fu_1212_p4 & p_Result_1_13_fu_1146_p4) & p_Result_1_12_fu_1117_p4) & p_Result_1_11_fu_1088_p4) & p_Result_1_10_fu_1059_p4) & p_Result_1_s_fu_1030_p4) & p_Result_1_9_fu_1001_p4) & p_Result_1_8_fu_972_p4) & p_Result_1_7_fu_943_p4) & p_Result_1_6_fu_914_p4) & p_Result_1_5_fu_885_p4) & p_Result_1_4_fu_856_p4) & p_Result_1_3_fu_827_p4) & p_Result_1_2_fu_798_p4) & p_Result_1_1_fu_769_p4) & p_Result_1_fu_740_p4);
    q_output_TVALID <= regslice_forward_q_output_data_V_U_vld_out;

    q_output_TVALID_int_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            q_output_TVALID_int <= ap_const_logic_1;
        else 
            q_output_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;

    tmp_17_fu_681_p3 <= ap_phi_mux_cycle_01_phi_fu_495_p6(8 downto 8);
    trunc_ln647_10_fu_1026_p1 <= ap_phi_mux_p_Val2_10_phi_fu_618_p6(16 - 1 downto 0);
    trunc_ln647_11_fu_1055_p1 <= ap_phi_mux_p_Val2_11_phi_fu_629_p6(16 - 1 downto 0);
    trunc_ln647_12_fu_1084_p1 <= ap_phi_mux_p_Val2_12_phi_fu_640_p6(16 - 1 downto 0);
    trunc_ln647_13_fu_1113_p1 <= ap_phi_mux_p_Val2_13_phi_fu_651_p6(16 - 1 downto 0);
    trunc_ln647_14_fu_1142_p1 <= ap_phi_mux_p_Val2_14_phi_fu_662_p6(16 - 1 downto 0);
    trunc_ln647_15_fu_1171_p1 <= ap_phi_mux_p_Val2_15_phi_fu_673_p6(16 - 1 downto 0);
    trunc_ln647_1_fu_765_p1 <= ap_phi_mux_p_Val2_1_phi_fu_519_p6(16 - 1 downto 0);
    trunc_ln647_2_fu_794_p1 <= ap_phi_mux_p_Val2_2_phi_fu_530_p6(16 - 1 downto 0);
    trunc_ln647_3_fu_823_p1 <= ap_phi_mux_p_Val2_3_phi_fu_541_p6(16 - 1 downto 0);
    trunc_ln647_4_fu_852_p1 <= ap_phi_mux_p_Val2_4_phi_fu_552_p6(16 - 1 downto 0);
    trunc_ln647_5_fu_881_p1 <= ap_phi_mux_p_Val2_5_phi_fu_563_p6(16 - 1 downto 0);
    trunc_ln647_6_fu_910_p1 <= ap_phi_mux_p_Val2_6_phi_fu_574_p6(16 - 1 downto 0);
    trunc_ln647_7_fu_939_p1 <= ap_phi_mux_p_Val2_7_phi_fu_585_p6(16 - 1 downto 0);
    trunc_ln647_8_fu_968_p1 <= ap_phi_mux_p_Val2_8_phi_fu_596_p6(16 - 1 downto 0);
    trunc_ln647_9_fu_997_p1 <= ap_phi_mux_p_Val2_9_phi_fu_607_p6(16 - 1 downto 0);
    trunc_ln647_fu_736_p1 <= ap_phi_mux_p_Val2_0_phi_fu_508_p6(16 - 1 downto 0);
end behav;
