

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Sun Feb 01 20:16:43 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           1970
FF:            2784
DSP:              1
BRAM:            67
URAM:             0
LATCH:            0
SRL:            133
CLB:            458

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.637
CP achieved post-implementation: 7.484
Timing met
