{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502395311898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502395311899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:01:51 2017 " "Processing started: Thu Aug 10 16:01:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502395311899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395311899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395311900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1502395312215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/RS232UART_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/RS232UART_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART_rs232_0 " "Found entity 1: RS232UART_rs232_0" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321816 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1502395321816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART/synthesis/RS232UART.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232UART/synthesis/RS232UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232UART " "Found entity 1: RS232UART" {  } { { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321819 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART_rs232_0.v /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v " "File \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART_rs232_0.v\" is a duplicate of already analyzed file \"/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1502395321820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232UART_rs232_0.v 0 0 " "Found 0 design units, including 0 entities, in source file RS232UART_rs232_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1_port " "Found entity 1: ram_1_port" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_kr01 " "Found entity 1: pll_reconfig_pllrcfg_kr01" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321858 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll " "Found entity 1: reconfig_pll" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Error_Check_Tree.v 1 1 " "Found 1 design units, including 1 entities, in source file Error_Check_Tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_check_tree " "Found entity 1: error_check_tree" {  } { { "Error_Check_Tree.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/Error_Check_Tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321861 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 top.v(226) " "Verilog HDL Expression warning at top.v(226): truncated literal to match 7 bits" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1502395321861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 3 3 " "Found 3 design units, including 3 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321862 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_top " "Found entity 2: ram_top" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321862 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_Controller " "Found entity 1: RAM_Controller" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395321863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395321863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1502395321934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "top.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395321936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll pll:pll1\|reconfig_pll:pll1 " "Elaborating entity \"reconfig_pll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\"" {  } { { "pll.v" "pll1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395321937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "altpll_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395321989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\"" {  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395321991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "charge_pump_current_bits 1 " "Parameter \"charge_pump_current_bits\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_c_bits 0 " "Parameter \"loop_filter_c_bits\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loop_filter_r_bits 19 " "Parameter \"loop_filter_r_bits\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=reconfig_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=reconfig_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m 101 " "Parameter \"m\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_initial 1 " "Parameter \"m_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_ph 0 " "Parameter \"m_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n 5 " "Parameter \"n\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_post_scale 1 " "Parameter \"vco_post_scale\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_high 5 " "Parameter \"c0_high\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_initial 1 " "Parameter \"c0_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_low 5 " "Parameter \"c0_low\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_mode even " "Parameter \"c0_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c0_ph 0 " "Parameter \"c0_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_high 10 " "Parameter \"c1_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_initial 1 " "Parameter \"c1_initial\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_low 10 " "Parameter \"c1_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_mode even " "Parameter \"c1_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c1_ph 0 " "Parameter \"c1_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_high 10 " "Parameter \"c2_high\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_initial 11 " "Parameter \"c2_initial\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_low 10 " "Parameter \"c2_low\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_mode even " "Parameter \"c2_mode\" = \"even\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c2_ph 0 " "Parameter \"c2_ph\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_counter c0 " "Parameter \"clk0_counter\" = \"c0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_counter c1 " "Parameter \"clk1_counter\" = \"c1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_counter c2 " "Parameter \"clk2_counter\" = \"c2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file reconfig_pll.mif " "Parameter \"scan_chain_mif_file\" = \"reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395321991 ""}  } { { "reconfig_pll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/reconfig_pll.v" 131 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395321991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/reconfig_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/reconfig_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_pll_altpll " "Found entity 1: reconfig_pll_altpll" {  } { { "db/reconfig_pll_altpll.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/reconfig_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reconfig_pll_altpll pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated " "Elaborating entity \"reconfig_pll_altpll\" for hierarchy \"pll:pll1\|reconfig_pll:pll1\|altpll:altpll_component\|reconfig_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig pll:pll1\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\"" {  } { { "pll.v" "pll_reconfig_inst" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_kr01 pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component " "Elaborating entity \"pll_reconfig_pllrcfg_kr01\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\"" {  } { { "pll_reconfig.v" "pll_reconfig_pllrcfg_kr01_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "altsyncram4" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/meijersj/PLL/reconfig_pll.mif " "Parameter \"init_file\" = \"/home/meijersj/PLL/reconfig_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322058 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 327 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5lv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5lv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5lv " "Found entity 1: altsyncram_5lv" {  } { { "db/altsyncram_5lv.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_5lv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5lv pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated " "Elaborating entity \"altsyncram_5lv\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|altsyncram:altsyncram4\|altsyncram_5lv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "add_sub5" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322108 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 947 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qqa " "Found entity 1: add_sub_qqa" {  } { { "db/add_sub_qqa.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/add_sub_qqa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qqa pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated " "Elaborating entity \"add_sub_qqa\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub5\|add_sub_qqa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "add_sub6" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322148 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 970 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t9a " "Found entity 1: add_sub_t9a" {  } { { "db/add_sub_t9a.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/add_sub_t9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t9a pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated " "Elaborating entity \"add_sub_t9a\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_add_sub:add_sub6\|add_sub_t9a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "cmpr7" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322192 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 994 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6pd " "Found entity 1: cmpr_6pd" {  } { { "db/cmpr_6pd.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cmpr_6pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6pd pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated " "Elaborating entity \"cmpr_6pd\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_compare:cmpr7\|cmpr_6pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "cntr1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322238 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1022 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c1l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c1l " "Found entity 1: cntr_c1l" {  } { { "db/cntr_c1l.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_c1l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c1l pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated " "Elaborating entity \"cntr_c1l\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr1\|cntr_c1l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "cntr13" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322281 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1084 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3kj " "Found entity 1: cntr_3kj" {  } { { "db/cntr_3kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_3kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated " "Elaborating entity \"cntr_3kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr13\|cntr_3kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "cntr14" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322319 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kj " "Found entity 1: cntr_2kj" {  } { { "db/cntr_2kj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_2kj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated " "Elaborating entity \"cntr_2kj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr14\|cntr_2kj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "cntr2" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322361 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1175 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_idj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_idj pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated " "Elaborating entity \"cntr_idj\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_counter:cntr2\|cntr_idj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "decode11" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\"" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11 " "Instantiated megafunction \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322407 ""}  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 1226 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bbf " "Found entity 1: decode_bbf" {  } { { "db/decode_bbf.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/decode_bbf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bbf pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated " "Elaborating entity \"decode_bbf\" for hierarchy \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|lpm_decode:decode11\|decode_bbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_top ram_top:ram_top1 " "Elaborating entity \"ram_top\" for hierarchy \"ram_top:ram_top1\"" {  } { { "top.v" "ram_top1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322443 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_past_address_latch top.v(314) " "Verilog HDL Always Construct warning at top.v(314): inferring latch(es) for variable \"next_past_address_latch\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 314 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_1 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"error_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_1 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"address_latch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_latch_2 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"error_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_latch_2 top.v(491) " "Verilog HDL Always Construct warning at top.v(491): inferring latch(es) for variable \"address_latch_2\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "first_fail_freq top.v(530) " "Verilog HDL Always Construct warning at top.v(530): inferring latch(es) for variable \"first_fail_freq\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 530 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] top.v(78) " "Output port \"LEDG\[7..6\]\" at top.v(78) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(79) " "Output port \"LEDR\" at top.v(79) has no driver" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1502395322444 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[0\] top.v(531) " "Inferred latch for \"first_fail_freq\[0\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[1\] top.v(531) " "Inferred latch for \"first_fail_freq\[1\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[2\] top.v(531) " "Inferred latch for \"first_fail_freq\[2\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[3\] top.v(531) " "Inferred latch for \"first_fail_freq\[3\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[4\] top.v(531) " "Inferred latch for \"first_fail_freq\[4\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[5\] top.v(531) " "Inferred latch for \"first_fail_freq\[5\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[6\] top.v(531) " "Inferred latch for \"first_fail_freq\[6\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[7\] top.v(531) " "Inferred latch for \"first_fail_freq\[7\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[8\] top.v(531) " "Inferred latch for \"first_fail_freq\[8\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "first_fail_freq\[9\] top.v(531) " "Inferred latch for \"first_fail_freq\[9\]\" at top.v(531)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 531 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[0\] top.v(491) " "Inferred latch for \"address_latch_2\[0\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[1\] top.v(491) " "Inferred latch for \"address_latch_2\[1\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[2\] top.v(491) " "Inferred latch for \"address_latch_2\[2\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[3\] top.v(491) " "Inferred latch for \"address_latch_2\[3\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[4\] top.v(491) " "Inferred latch for \"address_latch_2\[4\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[5\] top.v(491) " "Inferred latch for \"address_latch_2\[5\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[6\] top.v(491) " "Inferred latch for \"address_latch_2\[6\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[7\] top.v(491) " "Inferred latch for \"address_latch_2\[7\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[8\] top.v(491) " "Inferred latch for \"address_latch_2\[8\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_2\[9\] top.v(491) " "Inferred latch for \"address_latch_2\[9\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_2 top.v(491) " "Inferred latch for \"error_latch_2\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[0\] top.v(491) " "Inferred latch for \"address_latch_1\[0\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[1\] top.v(491) " "Inferred latch for \"address_latch_1\[1\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[2\] top.v(491) " "Inferred latch for \"address_latch_1\[2\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[3\] top.v(491) " "Inferred latch for \"address_latch_1\[3\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[4\] top.v(491) " "Inferred latch for \"address_latch_1\[4\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[5\] top.v(491) " "Inferred latch for \"address_latch_1\[5\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[6\] top.v(491) " "Inferred latch for \"address_latch_1\[6\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[7\] top.v(491) " "Inferred latch for \"address_latch_1\[7\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[8\] top.v(491) " "Inferred latch for \"address_latch_1\[8\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_latch_1\[9\] top.v(491) " "Inferred latch for \"address_latch_1\[9\]\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_latch_1 top.v(491) " "Inferred latch for \"error_latch_1\" at top.v(491)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 491 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_past_address_latch top.v(314) " "Inferred latch for \"next_past_address_latch\" at top.v(314)" {  } { { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322445 "|top|ram_top:ram_top1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_Controller ram_top:ram_top1\|RAM_Controller:RAM_Controller1 " "Elaborating entity \"RAM_Controller\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\"" {  } { { "top.v" "RAM_Controller1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren RAM_Controller.v(18) " "Verilog HDL or VHDL warning at RAM_Controller.v(18): object \"wren\" assigned a value but never read" {  } { { "RAM_Controller.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502395322447 "|top|ram_top:ram_top1|RAM_Controller:RAM_Controller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\"" {  } { { "RAM_Controller.v" "RAM1" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1_port ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram " "Elaborating entity \"ram_1_port\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\"" {  } { { "RAM.v" "the_ram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "altsyncram_component" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322460 ""}  } { { "ram_1_port.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/ram_1_port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttj1 " "Found entity 1: altsyncram_ttj1" {  } { { "db/altsyncram_ttj1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_ttj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttj1 ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated " "Elaborating entity \"altsyncram_ttj1\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|RAM:RAM1\|ram_1_port:the_ram\|altsyncram:altsyncram_component\|altsyncram_ttj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_check_tree ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena " "Elaborating entity \"error_check_tree\" for hierarchy \"ram_top:ram_top1\|RAM_Controller:RAM_Controller1\|error_check_tree:check_evena\"" {  } { { "RAM_Controller.v" "check_evena" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM_Controller.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display ram_top:ram_top1\|hex_display:hexa0 " "Elaborating entity \"hex_display\" for hierarchy \"ram_top:ram_top1\|hex_display:hexa0\"" {  } { { "top.v" "hexa0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART RS232UART:UART " "Elaborating entity \"RS232UART\" for hierarchy \"RS232UART:UART\"" {  } { { "top.v" "UART" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232UART_rs232_0 RS232UART:UART\|RS232UART_rs232_0:rs232_0 " "Elaborating entity \"RS232UART_rs232_0\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\"" {  } { { "RS232UART/synthesis/RS232UART.v" "rs232_0" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity RS232UART_rs232_0.v(103) " "Verilog HDL or VHDL warning at RS232UART_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1502395322518 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "RS232_In_Deserializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1502395322519 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1502395322683 ""}  } { { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1502395322683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1502395322899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395322899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "RS232_Out_Serializer" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1502395322902 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1502395323216 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "ram_1_port:the_ram " "Partition \"ram_1_port:the_ram\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1502395323216 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1502395323216 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ram_top:ram_top1 " "Partition \"ram_top:ram_top1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502395323216 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "RAM_Controller:RAM_Controller1 " "Partition \"RAM_Controller:RAM_Controller1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502395323216 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "RAM:RAM1 " "Partition \"RAM:RAM1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1502395323216 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1502395323216 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 38 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 68 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 98 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 128 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 158 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 188 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 218 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"RS232UART:UART\|RS232UART_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/altsyncram_dqb1.tdf" 248 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/jmeijers/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "RS232UART/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "RS232UART/synthesis/submodules/RS232UART_rs232_0.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/submodules/RS232UART_rs232_0.v" 156 0 0 } } { "RS232UART/synthesis/RS232UART.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RS232UART/synthesis/RS232UART.v" 34 0 0 } } { "top.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.v" 66 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1502395323325 "|top|RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1502395323325 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1502395323325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1502395323468 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "4 2 " "Using 4 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Analysis & Synthesis" 0 -1 1502395323478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 0 1502395328784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 0 1502395328785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:02:08 2017 " "Processing started: Thu Aug 10 16:02:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 0 1502395328785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502395328785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 0 1502395328785 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1502395329651 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pll_reconfig.v" "" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1502395329718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1502395329718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1502395329941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1502395330809 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[0\]\"" {  } { { "pll_reconfig.v" "le_comb8" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 361 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502395330815 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[1\]\"" {  } { { "pll_reconfig.v" "le_comb9" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 376 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502395330815 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\] " "Logic cell \"pll:pll1\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component\|cuda_combout_wire\[2\]\"" {  } { { "pll_reconfig.v" "le_comb10" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/pll_reconfig.v" 346 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1502395330815 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1502395330815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "548 " "Implemented 548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1502395330819 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1502395330819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1502395330819 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1502395330819 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1502395330819 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1502395330819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1502395330819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1502395330859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:02:10 2017 " "Processing ended: Thu Aug 10 16:02:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1502395330859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1502395330859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1502395330859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1502395330859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 3 1502395328852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 3 1502395328852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 16:02:08 2017 " "Processing started: Thu Aug 10 16:02:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 3 1502395328852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502395328852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=ram_1_port:the_ram top -c top " "Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=ram_1_port:the_ram top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502395328852 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "ram_1_port:the_ram " "Starting Logic Optimization and Technology Mapping for Partition ram_1_port:the_ram" {  } { { "RAM.v" "the_ram" { Text "/home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/RAM.v" 24 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 3 1502395329263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 3 1502395329421 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 3 1502395329421 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 3 1502395329421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 3 1502395329421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1148 " "Peak virtual memory: 1148 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 3 1502395329442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:02:09 2017 " "Processing ended: Thu Aug 10 16:02:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 3 1502395329442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 3 1502395329442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 3 1502395329442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 3 1502395329442 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Analysis & Synthesis" 0 -1 1502395331439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1293 " "Peak virtual memory: 1293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502395331631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 16:02:11 2017 " "Processing ended: Thu Aug 10 16:02:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502395331631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502395331631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502395331631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1502395331631 ""}
