# do LogicalStep_Lab1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:14 on May 28,2024
# vlog -work work LogicalStep_Lab1_top.vo 
# -- Compiling module LogicalStep_Lab1_top
# -- Compiling module hard_block
# 
# Top level modules:
# 	LogicalStep_Lab1_top
# End time: 08:29:14 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:29:14 on May 28,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LogicalStep_Lab1_top_vlg_vec_tst
# 
# Top level modules:
# 	LogicalStep_Lab1_top_vlg_vec_tst
# End time: 08:29:14 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LogicalStep_Lab1_top_vlg_vec_tst 
# Start time: 08:29:14 on May 28,2024
# Loading work.LogicalStep_Lab1_top_vlg_vec_tst
# Loading work.LogicalStep_Lab1_top
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) LogicalStep_Lab1_top.vo(332): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /LogicalStep_Lab1_top_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) LogicalStep_Lab1_top.vo(332): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform.vwf.vt(46)
#    Time: 2 us  Iteration: 0  Instance: /LogicalStep_Lab1_top_vlg_vec_tst
# End time: 08:29:15 on May 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
