Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sat Mar 27 02:40:19 2021
| Host             : capstone running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu19eg-ffvc1760-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.911        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.698        |
| Device Static (W)        | 1.213        |
| Effective TJA (C/W)      | 0.7          |
| Max Ambient (C)          | 97.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        5 |       --- |             --- |
| CLB Logic                |     0.034 |    30755 |       --- |             --- |
|   LUT as Logic           |     0.030 |    12961 |    522720 |            2.48 |
|   LUT as Shift Register  |     0.003 |      608 |    161280 |            0.38 |
|   Register               |    <0.001 |    12156 |   1045440 |            1.16 |
|   CARRY8                 |    <0.001 |      219 |     65340 |            0.34 |
|   LUT as Distributed RAM |    <0.001 |      170 |    161280 |            0.11 |
|   Others                 |     0.000 |     1083 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      805 |    522720 |            0.15 |
| Signals                  |     0.032 |    25044 |       --- |             --- |
| Block RAM                |     0.077 |     52.5 |       984 |            5.34 |
| PS8                      |     2.520 |        1 |       --- |             --- |
| Static Power             |     1.213 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     1.112 |          |           |                 |
| Total                    |     3.911 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.528 |       0.204 |      0.324 |
| Vccint_io       |       0.850 |     0.097 |       0.000 |      0.097 |
| Vccbram         |       0.850 |     0.010 |       0.005 |      0.004 |
| Vccaux          |       1.800 |     0.336 |       0.000 |      0.336 |
| Vccaux_io       |       1.800 |     0.073 |       0.000 |      0.073 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.054 |       1.020 |      0.034 |
| VCC_PSINTLP     |       0.850 |     0.255 |       0.248 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.683 |       0.679 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.634 |       0.600 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.008 |       0.007 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.004 |       0.003 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.002 |       0.001 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                        | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                        |            10.0 |
| design_1_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                | design_1_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck                                  |            80.0 |
| design_1_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q | design_1_i/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O |            80.0 |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| design_1_wrapper           |     2.698 |
|   dbg_hub                  |     0.002 |
|     inst                   |     0.002 |
|       BSCANID.u_xsdbm_id   |     0.002 |
|   design_1_i               |     2.696 |
|     axi_fifo_mm_s_0        |     0.006 |
|       U0                   |     0.006 |
|     axistream_packetfilt_0 |     0.135 |
|       inst                 |     0.135 |
|     debug_bridge_0         |     0.002 |
|       inst                 |     0.002 |
|     smartconnect_0         |     0.024 |
|       inst                 |     0.024 |
|     system_ila_0           |     0.009 |
|       inst                 |     0.009 |
|     zynq_ultra_ps_e_0      |     2.521 |
|       inst                 |     2.521 |
+----------------------------+-----------+


