
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032792                       # Number of seconds simulated
sim_ticks                                 32791784124                       # Number of ticks simulated
final_tick                               604294707243                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310805                       # Simulator instruction rate (inst/s)
host_op_rate                                   397901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2198433                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920856                       # Number of bytes of host memory used
host_seconds                                 14915.98                       # Real time elapsed on the host
sim_insts                                  4635964091                       # Number of instructions simulated
sim_ops                                    5935081583                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2154240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2646656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       909696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1563776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7282304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2313728                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2313728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16830                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7107                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12217                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 56893                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18076                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18076                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65694504                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     80710949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        78068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27741583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     47688043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               222077090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        78068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50744                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             242012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70558161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70558161                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70558161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65694504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     80710949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        78068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27741583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     47688043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              292635252                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78637373                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28437809                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24867725                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801947                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14179171                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677625                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043548                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56640                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33528212                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158218087                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28437809                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721173                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32570514                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8851707                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3980269                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528133                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715089                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77118519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44548005     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613797      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2955653      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765139      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558254      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750288      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127509      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846857      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953017     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77118519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361632                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011996                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34589119                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3847120                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522645                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125309                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7034316                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092995                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177015748                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7034316                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36044176                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1396218                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       430836                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30182110                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2030854                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172360019                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689309                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       830372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228867826                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784501939                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784501939                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79971654                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20343                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5414180                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26513731                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761133                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96404                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1871975                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163139618                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137696693                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182579                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48944634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134367456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77118519                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785520                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840510                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26733782     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14416225     18.69%     53.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12510322     16.22%     69.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674915      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8032738     10.42%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721891      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089426      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555644      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383576      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77118519                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540433     66.17%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175054     21.43%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101189     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108000569     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085309      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23701908     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4898986      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137696693                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751034                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816676                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353511160                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212104538                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133203195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138513369                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338636                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7583660                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          952                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          427                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407778                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7034316                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         779142                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62156                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163159480                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190617                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26513731                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761133                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          427                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959160                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062280                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021440                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135123271                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22780455                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573422                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27560211                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419724                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718309                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133352288                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133203195                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81831970                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199709661                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693892                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409755                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49548534                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806699                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70084203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32275161     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844584     21.18%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306761     11.85%     79.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817210      4.02%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694995      3.85%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120949      1.60%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002101      4.28%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875015      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147427      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70084203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147427                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229096898                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333360236                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1518854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.786374                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.786374                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.271660                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.271660                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625051057                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174594299                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182462952                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78637373                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28194227                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22914233                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1922046                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11732157                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10997393                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2971846                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81533                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28270072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156356426                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28194227                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13969239                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34381410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10324661                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5881903                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13846123                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76893249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42511839     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3020492      3.93%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2437226      3.17%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5940023      7.73%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1605772      2.09%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2063096      2.68%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1498002      1.95%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837672      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16979127     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76893249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358535                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988322                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29579392                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5706772                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33058791                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226607                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8321682                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4816163                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38453                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186902603                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74112                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8321682                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31747847                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1285095                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1211254                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31064380                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3262986                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180311238                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32783                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1351362                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3545                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252477028                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841724261                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841724261                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154760685                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97716324                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36654                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20544                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8936499                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16796689                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8562905                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133925                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2582622                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170505015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35273                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135485511                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259833                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58899569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179695053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5297                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76893249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888211                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26705482     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16602297     21.59%     56.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10752095     13.98%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8025321     10.44%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6930179      9.01%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3571508      4.64%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3075325      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       575481      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655561      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76893249                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793177     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161681     14.47%     85.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162144     14.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112884388     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1928818      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14988      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13440627      9.92%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7216690      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135485511                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722915                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1117010                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349241110                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229440437                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132030061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136602521                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509185                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6612575                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2609                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          582                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2194095                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8321682                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         504863                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73883                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170540289                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       370222                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16796689                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8562905                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20285                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          582                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1147933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229698                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133326380                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12614926                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2159127                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19636588                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18812379                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7021662                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695458                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132117838                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132030061                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86040351                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242885904                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.678973                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354242                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90661837                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111339709                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59201362                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1926273                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68571567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623701                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26669125     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18999225     27.71%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7731951     11.28%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4350504      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3542525      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1435001      2.09%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1703145      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859633      1.25%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3280458      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68571567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90661837                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111339709                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16552924                       # Number of memory references committed
system.switch_cpus1.commit.loads             10184114                       # Number of loads committed
system.switch_cpus1.commit.membars              14988                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15997179                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100320910                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266424                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3280458                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235832180                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349409070                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1744124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90661837                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111339709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90661837                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.867370                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.867370                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.152910                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.152910                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599782683                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182483368                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172494973                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29976                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78637373                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29478777                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24059464                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966526                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12498393                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11632785                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3050332                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86617                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30542766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             160228320                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29478777                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14683117                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34741640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10258947                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4765839                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14873121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       763773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78326349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43584709     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2842774      3.63%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4282708      5.47%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2951142      3.77%     68.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2076611      2.65%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2033247      2.60%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1220268      1.56%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2615865      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16719025     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78326349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374870                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037559                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31406481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4980915                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33177182                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       486097                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8275661                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4962871                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          517                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     191897636                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2437                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8275661                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33166031                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         476245                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1973720                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31867616                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2567065                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     186162531                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1075757                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       871815                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    261010108                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    866570409                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    866570409                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    160852854                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100157182                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33496                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16008                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7635198                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17097905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8743141                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       109586                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2585024                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         173551780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31965                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        138677482                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276034                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57804220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176896251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78326349                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917781                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28142738     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15634369     19.96%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11272221     14.39%     70.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7488631      9.56%     79.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7567748      9.66%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3645674      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3227550      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       611228      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       736190      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78326349                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         754215     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        150251     14.14%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       158227     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115972479     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1756089      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15958      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13642318      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7290638      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     138677482                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763506                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1062697                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    357020042                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231388424                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134838649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     139740179                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       435848                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6630083                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5876                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2092439                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8275661                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         252324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46908                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    173583747                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       644872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17097905                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8743141                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16007                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1197380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1071191                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2268571                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136127597                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12751605                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2549883                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19864112                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19346588                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7112507                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731080                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134897554                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134838649                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87361681                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        248103480                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714689                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352118                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93551162                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    115311628                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58272271                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1982111                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70050688                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646117                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26917551     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19997334     28.55%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7562217     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4235644      6.05%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3576681      5.11%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1601659      2.29%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1529965      2.18%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1048977      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3580660      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70050688                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93551162                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     115311628                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17118524                       # Number of memory references committed
system.switch_cpus2.commit.loads             10467822                       # Number of loads committed
system.switch_cpus2.commit.membars              15958                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16724416                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103810638                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2382546                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3580660                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           240053927                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          355448821                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 311024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93551162                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            115311628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93551162                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840581                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840581                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189653                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189653                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       611421330                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187488450                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      176415994                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31916                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78637373                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28522148                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23202661                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1904445                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12115793                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11238181                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2933517                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83906                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31534617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155760406                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28522148                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14171698                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32719357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9778947                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5102779                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15408507                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       754423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77198895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44479538     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1757800      2.28%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2289035      2.97%     62.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3473684      4.50%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3364591      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2562568      3.32%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1518652      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2289298      2.97%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15463729     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77198895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362705                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.980743                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32581260                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4996619                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31532715                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       246387                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7841912                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4836066                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186331442                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7841912                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34298277                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         969291                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1515260                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30021660                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2552493                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180918595                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          826                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1104045                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       801246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           66                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    252074834                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    842556010                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    842556010                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156756038                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95318759                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38288                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21621                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7217180                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16771158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8886098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       172293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2793824                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         168178578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36428                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135478581                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       252413                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54697391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    166279234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77198895                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754929                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897981                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26912884     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16934675     21.94%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10909496     14.13%     70.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7468039      9.67%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6996316      9.06%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3723147      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2746312      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       822282      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       685744      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77198895                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         664885     69.09%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136796     14.21%     83.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160659     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112728335     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1914087      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15303      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13372652      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7448204      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135478581                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.722827                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             962344                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007103                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    349370813                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222913162                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131669951                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136440925                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       457804                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6426929                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1869                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          802                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2256281                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          146                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7841912                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         577191                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90919                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    168215006                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1096944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16771158                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8886098                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21124                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          802                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165776                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1071850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2237626                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132875701                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12586256                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2602879                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19864464                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18614725                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7278208                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.689727                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131704650                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131669951                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84588945                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237534265                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.674394                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356113                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91806074                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112833161                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55382105                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1935876                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69356983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626846                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152755                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26807780     38.65%     38.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19893963     28.68%     67.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7334339     10.57%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4198622      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3500101      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1708318      2.46%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1722371      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       733478      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3458011      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69356983                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91806074                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112833161                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16974043                       # Number of memory references committed
system.switch_cpus3.commit.loads             10344226                       # Number of loads committed
system.switch_cpus3.commit.membars              15304                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16183600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101703069                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2302313                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3458011                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           234114238                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          344276633                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1438478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91806074                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112833161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91806074                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.856560                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.856560                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.167461                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.167461                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597950332                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181850709                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      172116792                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30608                       # number of misc regfile writes
system.l2.replacements                          56900                       # number of replacements
system.l2.tagsinuse                      16383.902578                       # Cycle average of tags in use
system.l2.total_refs                           784739                       # Total number of references to valid blocks.
system.l2.sampled_refs                          73284                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.708190                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            92.229330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.976917                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3647.096813                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      4.106203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3518.104879                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      5.046033                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1519.962002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.023586                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2697.335612                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1230.547881                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1460.912731                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            838.775315                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1360.785277                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.222601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.214728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.164632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.075107                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.089167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.051195                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.083056                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32761                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45218                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23917                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35578                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  137474                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45477                       # number of Writeback hits
system.l2.Writeback_hits::total                 45477                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32761                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        45218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23917                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35578                       # number of demand (read+write) hits
system.l2.demand_hits::total                   137474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32761                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        45218                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23917                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35578                       # number of overall hits
system.l2.overall_hits::total                  137474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16830                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20677                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7088                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        12216                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 56873                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16830                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20677                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        12217                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56893                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16830                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20677                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7107                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        12217                       # number of overall misses
system.l2.overall_misses::total                 56893                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       861209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1036364024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       730447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1215371786                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1174879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    446203982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       750910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    737222830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3438680067                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1134776                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        51811                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1186587                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       861209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1036364024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       730447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1215371786                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1174879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    447338758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       750910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    737274641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3439866654                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       861209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1036364024                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       730447                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1215371786                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1174879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    447338758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       750910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    737274641                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3439866654                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49591                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        31005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              194347                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45477                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45477                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49591                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65895                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        31024                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               194367                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49591                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65895                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        31024                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              194367                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.339376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.313787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.228608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.255597                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.292636                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.339376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313787                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.229081                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.255613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292709                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.339376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313787                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.229081                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.255613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292709                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53825.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61578.373381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56188.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58778.922764                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 58743.950000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62952.029063                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57762.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60348.954650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60462.435022                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 59725.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        51811                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59329.350000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53825.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61578.373381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56188.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58778.922764                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 58743.950000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62943.401998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57762.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60348.255791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60462.036700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53825.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61578.373381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56188.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58778.922764                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 58743.950000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62943.401998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57762.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60348.255791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60462.036700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18076                       # number of writebacks
system.l2.writebacks::total                     18076                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16830                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7088                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        12216                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            56873                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        12217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        12217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56893                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       770683                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    938905936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       653681                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1096045745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1058398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    405264567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       674951                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    666237959                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3109611920                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1027612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        45705                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1073317                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       770683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    938905936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       653681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1096045745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1058398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    406292179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       674951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    666283664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3110685237                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       770683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    938905936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       653681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1096045745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1058398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    406292179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       674951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    666283664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3110685237                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.339376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.313787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.228608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.255597                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.292636                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.339376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.229081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.255613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.339376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.229081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.255613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292709                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48167.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55787.637314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50283.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53007.967548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 52919.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57176.152229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 51919.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54538.143337                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54676.417984                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 54084.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        45705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53665.850000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48167.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55787.637314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 50283.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53007.967548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 52919.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57167.887857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 51919.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54537.420316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54676.062732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48167.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55787.637314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 50283.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53007.967548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 52919.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57167.887857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 51919.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54537.420316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54676.062732                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.987432                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560228                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872118.283610                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.987432                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025621                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870172                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528114                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528114                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528114                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1053778                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1053778                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1053778                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1053778                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1053778                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1053778                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        55462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        55462                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        55462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        55462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        55462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        55462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       892176                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       892176                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       892176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       892176                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       892176                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       892176                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        55761                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        55761                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        55761                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        55761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        55761                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        55761                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49591                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49847                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.225149                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.106096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.893904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672021                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005513                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005513                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005513                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005513                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       165926                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       165926                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       165926                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        165926                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       165926                       # number of overall misses
system.cpu0.dcache.overall_misses::total       165926                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7968549635                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7968549635                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7968549635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7968549635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7968549635                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7968549635                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20837947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20837947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25171439                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25171439                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25171439                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25171439                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007963                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007963                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006592                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006592                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006592                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006592                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48024.719664                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48024.719664                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48024.719664                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48024.719664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48024.719664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48024.719664                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7842                       # number of writebacks
system.cpu0.dcache.writebacks::total             7842                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116335                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116335                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116335                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116335                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49591                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49591                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49591                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49591                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1332289160                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1332289160                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1332289160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1332289160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1332289160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1332289160                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26865.543345                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26865.543345                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26865.543345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26865.543345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26865.543345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26865.543345                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996895                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100819519                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219394.191532                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996895                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13846105                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13846105                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13846105                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13846105                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13846105                       # number of overall hits
system.cpu1.icache.overall_hits::total       13846105                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1033671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1033671                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1033671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1033671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1033671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1033671                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13846123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13846123                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13846123                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13846123                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13846123                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13846123                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57426.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57426.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57426.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57426.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57426.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57426.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       757625                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       757625                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       757625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       757625                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       757625                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       757625                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58278.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58278.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58278.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58278.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58278.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58278.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65895                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192157268                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66151                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2904.827864                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106356                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893644                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898853                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101147                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9582876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9582876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6338834                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6338834                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19886                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14988                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14988                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15921710                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15921710                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15921710                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15921710                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139024                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139024                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139024                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139024                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139024                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139024                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5074747530                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5074747530                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5074747530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5074747530                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5074747530                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5074747530                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9721900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9721900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6338834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6338834                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14988                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14988                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16060734                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16060734                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16060734                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16060734                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014300                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008656                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008656                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008656                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36502.672416                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36502.672416                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36502.672416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36502.672416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36502.672416                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36502.672416                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10842                       # number of writebacks
system.cpu1.dcache.writebacks::total            10842                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73129                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65895                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65895                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65895                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65895                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65895                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1630031094                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1630031094                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1630031094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1630031094                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1630031094                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1630031094                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24736.794810                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24736.794810                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24736.794810                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24736.794810                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24736.794810                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24736.794810                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.732135                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102814385                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2366554.474249                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.732135                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028417                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743160                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14873098                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14873098                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14873098                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14873098                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14873098                       # number of overall hits
system.cpu2.icache.overall_hits::total       14873098                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1473594                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1473594                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1473594                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1473594                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1473594                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1473594                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14873121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14873121                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14873121                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14873121                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14873121                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14873121                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64069.304348                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64069.304348                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64069.304348                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64069.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64069.304348                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64069.304348                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1228155                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1228155                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1228155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1228155                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1228155                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1228155                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61407.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61407.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61407.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61407.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61407.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61407.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31024                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175945816                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31280                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5624.866240                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.892742                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.107258                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901925                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098075                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9709829                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9709829                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6618374                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6618374                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15986                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15986                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15958                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15958                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16328203                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16328203                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16328203                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16328203                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63745                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63745                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63886                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63886                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63886                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2040500883                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2040500883                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9279265                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9279265                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2049780148                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2049780148                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2049780148                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2049780148                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9773574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9773574                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6618515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6618515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15958                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16392089                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16392089                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16392089                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16392089                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006522                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006522                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003897                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003897                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003897                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003897                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32010.367605                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32010.367605                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65810.390071                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65810.390071                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32084.966158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32084.966158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32084.966158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32084.966158                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7004                       # number of writebacks
system.cpu2.dcache.writebacks::total             7004                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32740                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32740                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32862                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32862                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32862                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32862                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31005                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31005                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31024                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31024                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31024                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31024                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    664085351                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    664085351                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1183498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1183498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    665268849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    665268849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    665268849                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    665268849                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21418.653475                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21418.653475                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 62289.368421                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 62289.368421                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21443.683890                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21443.683890                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21443.683890                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21443.683890                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997011                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100461683                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218672.747984                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997011                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15408488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15408488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15408488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15408488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15408488                       # number of overall hits
system.cpu3.icache.overall_hits::total       15408488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1052292                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1052292                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1052292                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1052292                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1052292                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1052292                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15408507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15408507                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15408507                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15408507                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15408507                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15408507                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 55383.789474                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 55383.789474                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 55383.789474                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 55383.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 55383.789474                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 55383.789474                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       765250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       765250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       765250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       765250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       765250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       765250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58865.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58865.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58865.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58865.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58865.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58865.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47795                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185285048                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48051                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3856.008158                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.552958                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.447042                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912316                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087684                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9576515                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9576515                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6595811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6595811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16239                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16239                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15304                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15304                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16172326                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16172326                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16172326                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16172326                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122505                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2519                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2519                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125024                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125024                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125024                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125024                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4972604302                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4972604302                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    156860748                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    156860748                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5129465050                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5129465050                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5129465050                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5129465050                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9699020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9699020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6598330                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6598330                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16297350                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16297350                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16297350                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16297350                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012631                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012631                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007671                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007671                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40591.031403                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40591.031403                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62271.039301                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62271.039301                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41027.843054                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41027.843054                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41027.843054                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41027.843054                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       577707                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 41264.785714                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19789                       # number of writebacks
system.cpu3.dcache.writebacks::total            19789                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74711                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74711                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2518                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2518                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77229                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77229                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47794                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47794                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47795                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47795                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47795                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47795                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1079904971                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1079904971                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        52811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        52811                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1079957782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1079957782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1079957782                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1079957782                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 22594.990396                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 22594.990396                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        52811                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        52811                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22595.622597                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22595.622597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22595.622597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22595.622597                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
