#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jul 22 19:57:45 2025
# Process ID         : 27116
# Current directory  : D:/Vitis/shaAccel/sha256Accel/sha256Accel/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/sha256Accel/xsim_script.tcl}
# Log file           : D:/Vitis/shaAccel/sha256Accel/sha256Accel/hls/sim/verilog/xsim.log
# Journal file       : D:/Vitis/shaAccel/sha256Accel/sha256Accel/hls/sim/verilog\xsim.jou
# Running On         : DESKTOP-E57T4BO
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3700 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 25691 MB
# Swap memory        : 31138 MB
# Total Virtual      : 56829 MB
# Available Virtual  : 22300 MB
#-----------------------------------------------------------
source xsim.dir/sha256Accel/xsim_script.tcl
# xsim {sha256Accel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=sha256Accel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {sha256Accel.tcl}
Time resolution is 1 ps
source sha256Accel.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------------------------
Name                                               Type                                   Size  Value           
----------------------------------------------------------------------------------------------------------------
uvm_test_top                                       sha256Accel_test_lib                   -     @356            
  top_env                                          sha256Accel_env                        -     @367            
    env_master_svr_bitstream                       uvm_env                                -     @388            
      m_agt                                        uvm_agent                              -     @611            
        drv                                        uvm_driver #(REQ,RSP)                  -     @759            
          rsp_port                                 uvm_analysis_port                      -     @778            
          seq_item_port                            uvm_seq_item_pull_port                 -     @768            
        mon                                        uvm_monitor                            -     @788            
          item_collect_port                        uvm_analysis_port                      -     @799            
        sqr                                        uvm_sequencer                          -     @622            
          rsp_export                               uvm_analysis_export                    -     @631            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @749            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_master_svr_size                            uvm_env                                -     @401            
      m_agt                                        uvm_agent                              -     @817            
        drv                                        uvm_driver #(REQ,RSP)                  -     @965            
          rsp_port                                 uvm_analysis_port                      -     @984            
          seq_item_port                            uvm_seq_item_pull_port                 -     @974            
        mon                                        uvm_monitor                            -     @994            
          item_collect_port                        uvm_analysis_port                      -     @1005           
        sqr                                        uvm_sequencer                          -     @828            
          rsp_export                               uvm_analysis_export                    -     @837            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @955            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_slave_svr_output_r                         uvm_env                                -     @411            
      s_agt                                        uvm_agent                              -     @1023           
        drv                                        uvm_driver #(REQ,RSP)                  -     @1171           
          rsp_port                                 uvm_analysis_port                      -     @1190           
          seq_item_port                            uvm_seq_item_pull_port                 -     @1180           
        mon                                        uvm_monitor                            -     @1200           
          item_collect_port                        uvm_analysis_port                      -     @1211           
        sqr                                        uvm_sequencer                          -     @1034           
          rsp_export                               uvm_analysis_export                    -     @1043           
          seq_item_export                          uvm_seq_item_pull_imp                  -     @1161           
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    refm                                           sha256Accel_reference_model            -     @421            
      trans_num_idx                                integral                               32    'h0             
    sha256Accel_virtual_sqr                        sha256Accel_virtual_sequencer          -     @473            
      rsp_export                                   uvm_analysis_export                    -     @482            
      seq_item_export                              uvm_seq_item_pull_imp                  -     @600            
      arbitration_queue                            array                                  0     -               
      lock_queue                                   array                                  0     -               
      num_last_reqs                                integral                               32    'd1             
      num_last_rsps                                integral                               32    'd1             
    subsys_mon                                     sha256Accel_subsystem_monitor          -     @434            
      scbd                                         sha256Accel_scoreboard                 -     @1238           
        refm                                       sha256Accel_reference_model            -     @421            
          trans_num_idx                            integral                               32    'h0             
        TVOUT_transaction_size_queue               da(integral)                           0     -               
        file_wr_port_output_r_output_r             <unknown>                              -     @1248           
          TV_FILE                                  string                                 0     ""              
          fp                                       integral                               32    'hxxxxxxxx      
          file_open                                integral                               32    'h0             
          write_file_done                          integral                               32    'h0             
          write_section_done                       integral                               32    'h0             
          TRANSACTION_NUM                          integral                               32    'h0             
          transaction_num_idx                      integral                               32    'h0             
          TRANSACTION_DEPTH                        integral                               32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                           0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                           0     -               
          transaction_depth_idx                    integral                               32    'h0             
          ap_done_num_idx                          integral                               32    'h0             
          is_binary                                integral                               32    'h0             
        write_file_done_output_r_output_r          integral                               32    'h0             
        write_section_done_output_r_output_r       integral                               32    'h0             
      svr_master_bitstream_imp                     uvm_analysis_imp_svr_master_bitstream  -     @443            
      svr_master_size_imp                          uvm_analysis_imp_svr_master_size       -     @453            
      svr_slave_output_r_imp                       uvm_analysis_imp_svr_slave_output_r    -     @463            
    env_master_svr_bitstream                       uvm_env                                -     @388            
    env_master_svr_size                            uvm_env                                -     @401            
    env_slave_svr_output_r                         uvm_env                                -     @411            
    refm                                           sha256Accel_reference_model            -     @421            
    sha256Accel_virtual_sqr                        sha256Accel_virtual_sequencer          -     @473            
    sha256Accel_cfg                                sha256Accel_config                     -     @381            
      port_bitstream_cfg                           svr_config                             -     @382            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_FIFO         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @383            
          transfer_latency                         integral                               32    'h0             
      port_size_cfg                                svr_config                             -     @384            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @385            
          transfer_latency                         integral                               32    'h0             
      port_output_r_cfg                            svr_config                             -     @386            
        svr_type                                   svr_inst_type                          32    SVR_SLAVE       
        prt_type                                   svr_protocol_type                      32    AP_VLD          
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @387            
          transfer_latency                         integral                               32    'h0             
      check_ena                                    integral                               32    'h0             
      cover_ena                                    integral                               32    'h0             
----------------------------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 106 [n/a] @ "125000"
// RTL Simulation : 1 / 106 [n/a] @ "8355000"
// RTL Simulation : 2 / 106 [n/a] @ "16555000"
// RTL Simulation : 3 / 106 [n/a] @ "24755000"
// RTL Simulation : 4 / 106 [n/a] @ "32955000"
// RTL Simulation : 5 / 106 [n/a] @ "57395000"
// RTL Simulation : 6 / 106 [n/a] @ "2136195000"
// RTL Simulation : 7 / 106 [n/a] @ "4085075000"
// RTL Simulation : 8 / 106 [n/a] @ "4255675000"
// RTL Simulation : 9 / 106 [n/a] @ "6180195000"
// RTL Simulation : 10 / 106 [n/a] @ "7057235000"
// RTL Simulation : 11 / 106 [n/a] @ "7357755000"
// RTL Simulation : 12 / 106 [n/a] @ "8462155000"
// RTL Simulation : 13 / 106 [n/a] @ "8478475000"
// RTL Simulation : 14 / 106 [n/a] @ "10256835000"
// RTL Simulation : 15 / 106 [n/a] @ "12156995000"
// RTL Simulation : 16 / 106 [n/a] @ "13699875000"
// RTL Simulation : 17 / 106 [n/a] @ "15397035000"
// RTL Simulation : 18 / 106 [n/a] @ "17029235000"
// RTL Simulation : 19 / 106 [n/a] @ "17053675000"
// RTL Simulation : 20 / 106 [n/a] @ "17752075000"
// RTL Simulation : 21 / 106 [n/a] @ "19335555000"
// RTL Simulation : 22 / 106 [n/a] @ "20025835000"
// RTL Simulation : 23 / 106 [n/a] @ "21625555000"
// RTL Simulation : 24 / 106 [n/a] @ "21950435000"
// RTL Simulation : 25 / 106 [n/a] @ "23647595000"
// RTL Simulation : 26 / 106 [n/a] @ "25474675000"
// RTL Simulation : 27 / 106 [n/a] @ "26002555000"
// RTL Simulation : 28 / 106 [n/a] @ "27756555000"
// RTL Simulation : 29 / 106 [n/a] @ "28860955000"
// RTL Simulation : 30 / 106 [n/a] @ "29827315000"
// RTL Simulation : 31 / 106 [n/a] @ "31069755000"
// RTL Simulation : 32 / 106 [n/a] @ "32880595000"
// RTL Simulation : 33 / 106 [n/a] @ "34171755000"
// RTL Simulation : 34 / 106 [n/a] @ "34399195000"
// RTL Simulation : 35 / 106 [n/a] @ "36258755000"
// RTL Simulation : 36 / 106 [n/a] @ "36478075000"
// RTL Simulation : 37 / 106 [n/a] @ "38207715000"
// RTL Simulation : 38 / 106 [n/a] @ "39571955000"
// RTL Simulation : 39 / 106 [n/a] @ "40757555000"
// RTL Simulation : 40 / 106 [n/a] @ "42544035000"
// RTL Simulation : 41 / 106 [n/a] @ "44135635000"
// RTL Simulation : 42 / 106 [n/a] @ "45248155000"
// RTL Simulation : 43 / 106 [n/a] @ "46100835000"
// RTL Simulation : 44 / 106 [n/a] @ "47067195000"
// RTL Simulation : 45 / 106 [n/a] @ "49048555000"
// RTL Simulation : 46 / 106 [n/a] @ "50445275000"
// RTL Simulation : 47 / 106 [n/a] @ "50835115000"
// RTL Simulation : 48 / 106 [n/a] @ "51801475000"
// RTL Simulation : 49 / 106 [n/a] @ "53685395000"
// RTL Simulation : 50 / 106 [n/a] @ "54448755000"
// RTL Simulation : 51 / 106 [n/a] @ "56064715000"
// RTL Simulation : 52 / 106 [n/a] @ "57851195000"
// RTL Simulation : 53 / 106 [n/a] @ "59556475000"
// RTL Simulation : 54 / 106 [n/a] @ "60847635000"
// RTL Simulation : 55 / 106 [n/a] @ "60880195000"
// RTL Simulation : 56 / 106 [n/a] @ "61667915000"
// RTL Simulation : 57 / 106 [n/a] @ "61952195000"
// RTL Simulation : 58 / 106 [n/a] @ "63089075000"
// RTL Simulation : 59 / 106 [n/a] @ "63348995000"
// RTL Simulation : 60 / 106 [n/a] @ "63543955000"
// RTL Simulation : 61 / 106 [n/a] @ "63933795000"
// RTL Simulation : 62 / 106 [n/a] @ "64323635000"
// RTL Simulation : 63 / 106 [n/a] @ "65354955000"
// RTL Simulation : 64 / 106 [n/a] @ "67076475000"
// RTL Simulation : 65 / 106 [n/a] @ "68351395000"
// RTL Simulation : 66 / 106 [n/a] @ "69772475000"
// RTL Simulation : 67 / 106 [n/a] @ "71242275000"
// RTL Simulation : 68 / 106 [n/a] @ "71420995000"
// RTL Simulation : 69 / 106 [n/a] @ "72095035000"
// RTL Simulation : 70 / 106 [n/a] @ "73020795000"
// RTL Simulation : 71 / 106 [n/a] @ "73370035000"
// RTL Simulation : 72 / 106 [n/a] @ "74100915000"
// RTL Simulation : 73 / 106 [n/a] @ "74498875000"
// RTL Simulation : 74 / 106 [n/a] @ "75384035000"
// RTL Simulation : 75 / 106 [n/a] @ "75806355000"
// RTL Simulation : 76 / 106 [n/a] @ "77048795000"
// RTL Simulation : 77 / 106 [n/a] @ "78486115000"
// RTL Simulation : 78 / 106 [n/a] @ "80443115000"
// RTL Simulation : 79 / 106 [n/a] @ "82302675000"
// RTL Simulation : 80 / 106 [n/a] @ "82375835000"
// RTL Simulation : 81 / 106 [n/a] @ "83009275000"
// RTL Simulation : 82 / 106 [n/a] @ "83163635000"
// RTL Simulation : 83 / 106 [n/a] @ "85112515000"
// RTL Simulation : 84 / 106 [n/a] @ "87175075000"
// RTL Simulation : 85 / 106 [n/a] @ "87751675000"
// RTL Simulation : 86 / 106 [n/a] @ "89091555000"
// RTL Simulation : 87 / 106 [n/a] @ "90991715000"
// RTL Simulation : 88 / 106 [n/a] @ "92250395000"
// RTL Simulation : 89 / 106 [n/a] @ "93614635000"
// RTL Simulation : 90 / 106 [n/a] @ "94166875000"
// RTL Simulation : 91 / 106 [n/a] @ "95360595000"
// RTL Simulation : 92 / 106 [n/a] @ "96919715000"
// RTL Simulation : 93 / 106 [n/a] @ "98706195000"
// RTL Simulation : 94 / 106 [n/a] @ "100322155000"
// RTL Simulation : 95 / 106 [n/a] @ "101775715000"
// RTL Simulation : 96 / 106 [n/a] @ "103156195000"
// RTL Simulation : 97 / 106 [n/a] @ "103294315000"
// RTL Simulation : 98 / 106 [n/a] @ "104463675000"
// RTL Simulation : 99 / 106 [n/a] @ "104642395000"
// RTL Simulation : 100 / 106 [n/a] @ "105649355000"
// RTL Simulation : 101 / 106 [n/a] @ "106664435000"
// RTL Simulation : 102 / 106 [n/a] @ "108109875000"
// RTL Simulation : 103 / 106 [n/a] @ "108532195000"
// RTL Simulation : 104 / 106 [n/a] @ "110261835000"
// RTL Simulation : 105 / 106 [n/a] @ "110375595000"
// RTL Simulation : 106 / 106 [n/a] @ "112056515000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 112056585 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00 ; elapsed = 00:15:27 . Memory (MB): peak = 193.281 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 16640668 KB (Peak: 16640668 KB), Simulation CPU Usage: 921859 ms
INFO: [Common 17-206] Exiting xsim at Tue Jul 22 20:13:29 2025...
