[13:00:59.071]     INFO: *** Welcome to pxar ***
[13:00:59.071]     INFO: *** Today: 2017/11/11
[13:00:59.094]     INFO: *** Version: v2.7.6-38-g63c3
[13:00:59.094]     INFO: readRocDacs: ../../conf/D4305/dacParameters_C0.dat .. ../../conf/D4305/dacParameters_C15.dat
[13:00:59.095]     INFO: readTbmDacs: ../../conf/D4305/tbmParameters_C0a.dat .. ../../conf/D4305/tbmParameters_C0b.dat
[13:00:59.095]     INFO: readMaskFile: ../../conf/D4305/defaultMaskFile.dat
[13:00:59.095]     INFO: readTrimFile: ../../conf/D4305/trimParameters_C0.dat .. ../../conf/D4305/trimParameters_C15.dat
[13:00:59.130]     INFO:         clk: 4
[13:00:59.130]     INFO:         ctr: 4
[13:00:59.130]     INFO:         sda: 19
[13:00:59.130]     INFO:         tin: 9
[13:00:59.130]     INFO:         level: 15
[13:00:59.130]     INFO:         triggerdelay: 0
[13:00:59.130]    QUIET: Instanciating API for pxar v2.7.6+38~g63c3246
[13:00:59.130]     INFO: Log level: INFO
[13:00:59.145]    QUIET: Connection to board DTB_WS65DL opened.
[13:00:59.148]     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    72
HW version:  DTB1.2
FW version:  4.2
SW version:  4.2
USB id:      DTB_WS65DL
MAC address: 40D855118048
Hostname:    pixelDTB072
Comment:     
------------------------------------------------------
[13:00:59.151]     INFO: RPC call hashes of host and DTB match: 447413373
[13:00:59.983] CRITICAL: <hal.cc/setTestboardDelays:L164> _testboard->Deser400_SetPhaseAutoAll() not available in this firmware.
[13:01:00.288]  WARNING: Pixel 44, 58 trim value 16 exceeds limit. Set to 15.
[13:01:00.288]  WARNING: Pixel 47, 31 trim value 16 exceeds limit. Set to 15.
[13:01:00.288]  WARNING: Pixel 48, 30 trim value 16 exceeds limit. Set to 15.
[13:01:00.288]  WARNING: Pixel 48, 31 trim value 16 exceeds limit. Set to 15.
[13:01:00.288]  WARNING: Pixel 48, 32 trim value 16 exceeds limit. Set to 15.
[13:01:00.288]  WARNING: Pixel 49, 29 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 49, 30 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 49, 31 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 49, 32 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 50, 30 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 50, 31 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 50, 32 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 51, 29 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 51, 30 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 51, 31 trim value 16 exceeds limit. Set to 15.
[13:01:00.289]  WARNING: Pixel 51, 32 trim value 16 exceeds limit. Set to 15.
[13:01:00.809]     INFO: DUT info: 
[13:01:00.809]     INFO: The DUT currently contains the following objects:
[13:01:00.809]     INFO:  2 TBM Cores tbm08c (2 ON)
[13:01:00.809]     INFO: 	TBM Core alpha (0): 6 registers set
[13:01:00.809]     INFO: 	TBM Core beta  (1): 6 registers set
[13:01:00.809]     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:01:00.810]     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.810]     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.810]     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.810]     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.811]     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.811]     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.811]     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.811]     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.811]     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.812]     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.812]     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.812]     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.812]     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.813]     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.813]     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:00.813]     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:01:02.748]     INFO: PixTestCmd::init()
[13:01:02.774]     INFO: readGainPedestalParameters ../../conf/D4305/phCalibrationFitErr_C0.dat .. ../../conf/D4305/phCalibrationFitErr_C15.dat
[13:01:02.774]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L1005> cannot open ../../conf/D4305/phCalibrationFitErr_C0.dat for reading PH calibration constants
[13:01:02.831]     INFO: readReadbackCal: ../../conf/D4305/readbackCal_C0.dat .. ../../conf/D4305/readbackCal_C15.dat
[13:01:02.834]     INFO: readGainPedestalParameters ../../conf/D4305/phCalibrationFitErr_C0.dat .. ../../conf/D4305/phCalibrationFitErr_C15.dat
[13:01:02.834]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L1005> cannot open ../../conf/D4305/phCalibrationFitErr_C0.dat for reading PH calibration constants
[13:01:02.867]     INFO: readGainPedestalParameters ../../conf/D4305/phCalibrationFitErr_C0.dat .. ../../conf/D4305/phCalibrationFitErr_C15.dat
[13:01:02.868]    ERROR: <ConfigParameters.cc/readGainPedestalParameters:L1005> cannot open ../../conf/D4305/phCalibrationFitErr_C0.dat for reading PH calibration constants
[13:01:13.873]     INFO: ######################################################################
[13:01:13.873]     INFO: PixTestAlive::doTest()
[13:01:13.873]     INFO: ######################################################################
[13:01:13.876]     INFO:    ----------------------------------------------------------------------
[13:01:13.876]     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4)
[13:01:13.876]     INFO:    ----------------------------------------------------------------------
[13:01:14.342]     INFO: Expecting 41600 events.
[13:01:18.915] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:18.915] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:18.978]     INFO: 41600 events read in total (3916ms).
[13:01:18.982]     INFO: Test took 5103ms.
[13:01:19.322]     INFO: PixTestAlive::aliveTest() done
[13:01:19.322]     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:01:19.392]     INFO:    ----------------------------------------------------------------------
[13:01:19.392]     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4)
[13:01:19.392]     INFO:    ----------------------------------------------------------------------
[13:01:19.844]     INFO: Expecting 41600 events.
[13:01:22.656] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:22.657] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:22.677]     INFO: 41600 events read in total (2117ms).
[13:01:22.678]     INFO: Test took 3284ms.
[13:01:22.678]     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:01:22.986]     INFO: PixTestAlive::maskTest() done
[13:01:22.987]     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:01:23.042]     INFO:    ----------------------------------------------------------------------
[13:01:23.042]     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4)
[13:01:23.042]     INFO:    ----------------------------------------------------------------------
[13:01:23.501]     INFO: Expecting 41600 events.
[13:01:28.072] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:28.072] CRITICAL: <hal.cc/daqAllEvents:L1674> _testboard->Daq_MemReset() is not available in this firmware.
[13:01:28.135]     INFO: 41600 events read in total (3918ms).
[13:01:28.136]     INFO: Test took 5091ms.
[13:01:28.459]     INFO: PixTestAlive::addressDecodingTest() done
[13:01:28.459]     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:01:28.459]     INFO: PixTestAlive::doTest() done, duration: 14 seconds
[13:01:48.494]    QUIET: Connection to board 72 closed.
