design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/OpenFPGA/erc-fixes/clear/openlane/left_tile,left_tile,23_04_26_03_53,flow completed,0h1m51s0ms,0h1m12s0ms,50526.31578947368,0.038475,25263.15789473684,26.4,43.0,568.79,639,0,0,0,0,0,0,0,0,0,0,-1,-1,47783,7125,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,38543084.0,0.0,27.58,47.43,1.68,16.17,-1,569,752,569,752,0,0,0,639,0,0,0,0,0,0,0,0,-1,-1,-1,1795,441,570,1218,972,4996,32310.9888,-1,-1,-1,-1,-1,-1,-1,-1,-1,4.05,200.0,5.0,200,1,50,153.18,50,0.3,1,0.42,1,sky130_fd_sc_hd,10,AREA 0
