INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sources_1/imports/Radiometro/UART/UART.srcs/sources_1/new/divisor_f.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sources_1/new/rediv_f.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rediv_f
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.srcs/sim_1/new/tb_rediv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rediv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/Radiometro/SDC_CLL/SDC_CLL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
