module two_four_decoder (S0,S1,I0,I1,I2,I3);

   input S0,S1;
   output I0,I1,I2,I3;

   assign I0 = ~S1 & ~S0;
   assign I1 = ~S1 & S0;
   assign I2 = S1 & ~S0;
   assign I3 = S1 & S0;

endmodule
