# Performance

## Chip-level

### Resources/Articles

* [Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components](https://ip.cadence.com/uploads/251/white-paper-interconnect-solutions-debugging-issues-advanced-ARM-CoreLink-pdf)
* [SoC Interconnect Analysis](https://community.cadence.com/cadence_blogs_8/b/ii/posts/designer-view-soc-interconnect-analysis-what-we-re-doing-what-s-still-needed)
* [Why on-chip networks are important?](https://semiengineering.com/not-enough-respect-for-soc-interconnect/)
* [How to measure System Performance?](https://community.arm.com/developer/ip-products/system/b/soc-design-blog/posts/how-to-measure-and-optimize-the-system-performance-of-a-smartphone-rtl-design)

## System-level

### Resources/Articles

* [How much bandwidth does the L2 have to give, anyway?](https://github.com/travisdowns/uarch-bench/wiki/How-much-bandwidth-does-the-L2-have-to-give,-anyway%3F)
* [Every 7.8μs your computer’s memory has a hiccup](https://blog.cloudflare.com/every-7-8us-your-computers-memory-has-a-hiccup/)
* [Computer Latency at a Human Scale](https://www.prowesscorp.com/computer-latency-at-a-human-scale/)
* [Latency numbers every programmer should know](https://people.eecs.berkeley.edu/~rcs/research/interactive_latency.html)

## Programming & Optimization

### Tools

* [TAU Performance System](https://www.cs.uoregon.edu/research/tau/home.php) - A portable profiling and tracing toolkit for performance analysis of parallel programs written in Fortran, C, C++, UPC, Java, Python.

### Resources

* [Understanding Complexities](https://www.bigocheatsheet.com/)
* [Performance Analysis of Multi-threaded applications for beginners](https://easyperf.net/blog/2019/10/05/Performance-Analysis-Of-MT-apps)

