<stg><name>naive_findClustersHLS1_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %arrayinit_curidx = alloca i32 1

]]></Node>
<StgValue><ssdm name="arrayinit_curidx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %arrayinit.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayinit.body:0 %arrayinit_curidx_load = load i7 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="arrayinit_curidx_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="7">
<![CDATA[
arrayinit.body:1 %arrayinit_curidx_cast = zext i7 %arrayinit_curidx_load

]]></Node>
<StgValue><ssdm name="arrayinit_curidx_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayinit.body:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayinit.body:3 %speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln147"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:4 %this_x = getelementptr i32 %stack_x, i64 0, i64 %arrayinit_curidx_cast

]]></Node>
<StgValue><ssdm name="this_x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayinit.body:5 %this_y = getelementptr i32 %stack_y, i64 0, i64 %arrayinit_curidx_cast

]]></Node>
<StgValue><ssdm name="this_y"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayinit.body:6 %add_ln147 = add i7 %arrayinit_curidx_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayinit.body:7 %store_ln37 = store i32 0, i7 %this_x

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayinit.body:8 %store_ln37 = store i32 0, i7 %this_y

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayinit.body:9 %icmp_ln147 = icmp_eq  i7 %arrayinit_curidx_load, i7 99

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayinit.body:10 %store_ln147 = store i7 %add_ln147, i7 %arrayinit_curidx

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayinit.body:11 %br_ln147 = br i1 %icmp_ln147, void %arrayinit.body, void %for.body12.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.body12.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="stack_x" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stack_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="27" name="stack_y" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="stack_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="29" from="StgValue_28" to="arrayinit_curidx" fromId="28" toId="4">
</dataflow>
<dataflow id="31" from="StgValue_30" to="store_ln0" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="arrayinit_curidx" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="33" from="arrayinit_curidx" to="arrayinit_curidx_load" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="arrayinit_curidx_load" to="arrayinit_curidx_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="35" toId="9">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_28" to="specpipeline_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="42" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="44" from="p_str" to="specpipeline_ln0" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln147" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="speclooptripcount_ln147" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_47" to="speclooptripcount_ln147" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_47" to="speclooptripcount_ln147" fromId="47" toId="10">
</dataflow>
<dataflow id="51" from="stack_x" to="this_x" fromId="26" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_52" to="this_x" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="arrayinit_curidx_cast" to="this_x" fromId="8" toId="11">
</dataflow>
<dataflow id="55" from="stack_y" to="this_y" fromId="27" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_52" to="this_y" fromId="52" toId="12">
</dataflow>
<dataflow id="57" from="arrayinit_curidx_cast" to="this_y" fromId="8" toId="12">
</dataflow>
<dataflow id="58" from="arrayinit_curidx_load" to="add_ln147" fromId="7" toId="13">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln147" fromId="59" toId="13">
</dataflow>
<dataflow id="61" from="StgValue_39" to="store_ln37" fromId="39" toId="14">
</dataflow>
<dataflow id="62" from="this_x" to="store_ln37" fromId="11" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_39" to="store_ln37" fromId="39" toId="15">
</dataflow>
<dataflow id="64" from="this_y" to="store_ln37" fromId="12" toId="15">
</dataflow>
<dataflow id="65" from="arrayinit_curidx_load" to="icmp_ln147" fromId="7" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln147" fromId="66" toId="16">
</dataflow>
<dataflow id="68" from="add_ln147" to="store_ln147" fromId="13" toId="17">
</dataflow>
<dataflow id="69" from="arrayinit_curidx" to="store_ln147" fromId="4" toId="17">
</dataflow>
<dataflow id="70" from="icmp_ln147" to="br_ln147" fromId="16" toId="18">
</dataflow>
<dataflow id="71" from="icmp_ln147" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
