   Synthesis - ""
Compiler Report  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Pre-mapping Report  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Clock Summary  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Mapper Report  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Clock Conversion  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Timing Report  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Performance Summary  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Clock Relationships  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Interface Information  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Detailed Report for Clock: sm_motor|c_state_derived_clock[2]  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Starting Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Ending Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Worst Path Information  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Detailed Report for Clock: sm_motor|c_state_derived_clock[3]  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Starting Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Ending Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Worst Path Information  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Detailed Report for Clock: sm_motor|clk  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Starting Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Ending Points with Worst Slack  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Worst Path Information  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Resource Utilization  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntmp/proj_1_srr.htm"
Backannotation Report (00:39 27-Dec)  - "/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/proj_1.srr"
   Place and Route - ""
Session Log (00:38 27-Dec)  - "/home/diego/Templates/SystemVerilog_book/user_defined_and_enumerated_types/stdout.log"
