# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Downloads/uart.vhd" \
"../../../../../../../Downloads/uart_rx.vhd" \
"../../../../Lab3.srcs/sources_1/new/uart_tx.vhd" \
"../../../../../../../Downloads/uart_tb.vhd" \

# Do not sort compile order
nosort
