{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670576078096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670576078096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 14:24:37 2022 " "Processing started: Fri Dec  9 14:24:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670576078096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576078096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576078096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670576078344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670576078344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob_wb.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file rob_wb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Re_Order_Buffer_Writeback " "Found design unit 1: Re_Order_Buffer_Writeback" {  } { { "rob_wb.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rob_wb-rob_wb_arc " "Found design unit 2: rob_wb-rob_wb_arc" {  } { { "rob_wb.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086276 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob_wb " "Found entity 1: rob_wb" {  } { { "rob_wb.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/rob_wb.VHDL" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_39.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_39.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_39 " "Found design unit 1: reg_39" {  } { { "reg_39.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_39.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086282 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg39-arc " "Found design unit 2: reg39-arc" {  } { { "reg_39.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_39.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086282 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg39 " "Found entity 1: reg39" {  } { { "reg_39.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_39.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_26.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file reg_26.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_26 " "Found design unit 1: reg_26" {  } { { "reg_26.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_26.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg26-arc " "Found design unit 2: reg26-arc" {  } { { "reg_26.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_26.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086288 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg26 " "Found entity 1: reg26" {  } { { "reg_26.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/reg_26.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progCounter " "Found design unit 1: progCounter" {  } { { "pc.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/pc.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086290 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pc-arc " "Found design unit 2: pc-arc" {  } { { "pc.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/pc.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086290 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/pc.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file note.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Notify " "Found design unit 1: Notify" {  } { { "note.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/note.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086296 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 noti-arc " "Found design unit 2: noti-arc" {  } { { "note.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/note.VHDL" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086296 ""} { "Info" "ISGN_ENTITY_NAME" "1 noti " "Found entity 1: noti" {  } { { "note.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/note.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file imem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iMemory " "Found design unit 1: iMemory" {  } { { "iMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/iMem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086298 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 imem-arc " "Found design unit 2: imem-arc" {  } { { "iMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/iMem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086298 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "iMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/iMem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file fetchstage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InF " "Found design unit 1: InF" {  } { { "fetchStage.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fetchStage-arc " "Found design unit 2: fetchStage-arc" {  } { { "fetchStage.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086304 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "fetchStage.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/fetchStage.VHDL" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086304 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\", or \")\" exeLWSW.VHDL(20) " "VHDL syntax error at exeLWSW.VHDL(20) near text \",\";  expecting \";\", or \")\"" {  } { { "exeLWSW.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/exeLWSW.VHDL" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086311 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" exeLWSW.VHDL(49) " "VHDL syntax error at exeLWSW.VHDL(49) near text \"process\";  expecting \"if\"" {  } { { "exeLWSW.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/exeLWSW.VHDL" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exelwsw.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file exelwsw.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exealubr.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file exealubr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 executestage " "Found design unit 1: executestage" {  } { { "exealubr.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/exealubr.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086317 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 execute-arch " "Found design unit 2: execute-arch" {  } { { "exealubr.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/exealubr.VHDL" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086317 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "exealubr.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/exealubr.VHDL" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-arc " "Found design unit 1: DUT-arc" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/DUT.VHDL" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086323 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/DUT.VHDL" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file dmem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory " "Found design unit 1: dataMemory" {  } { { "dMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dMem.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dmem-arc " "Found design unit 2: dmem-arc" {  } { { "dMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dMem.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086329 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dMem.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dMem.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086329 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" dispatch_rf.VHDL(6) " "VHDL syntax error at dispatch_rf.VHDL(6) near text \":\";  expecting \";\", or \")\"" {  } { { "dispatch_rf.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086334 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "InstructionDispatch dispatch_rf.VHDL(4) " "Ignored construct InstructionDispatch at dispatch_rf.VHDL(4) due to previous errors" {  } { { "dispatch_rf.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1670576086334 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \";\", or \")\" dispatch_rf.VHDL(15) " "VHDL syntax error at dispatch_rf.VHDL(15) near text \":\";  expecting \";\", or \")\"" {  } { { "dispatch_rf.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086334 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal dispatch_rf.VHDL(21) " "VHDL syntax error at dispatch_rf.VHDL(21) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal" {  } { { "dispatch_rf.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086335 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal dispatch_rf.VHDL(22) " "VHDL syntax error at dispatch_rf.VHDL(22) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal" {  } { { "dispatch_rf.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/dispatch_rf.VHDL" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatch_rf.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file dispatch_rf.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086336 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal decode.VHDL(19) " "VHDL syntax error at decode.VHDL(19) near text \"type\";  expecting an identifier (\"type\" is a reserved keyword), or a string literal" {  } { { "decode.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/decode.VHDL" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file decode.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpredictor.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file branchpredictor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brPred " "Found design unit 1: brPred" {  } { { "branchPredictor.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086347 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 biMode-arc " "Found design unit 2: biMode-arc" {  } { { "branchPredictor.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086347 ""} { "Info" "ISGN_ENTITY_NAME" "1 biMode " "Found entity 1: biMode" {  } { { "branchPredictor.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/branchPredictor.VHDL" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file adder16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16 " "Found design unit 1: adder16" {  } { { "adder16.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/adder16.VHDL" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086349 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add16-arc " "Found design unit 2: add16-arc" {  } { { "adder16.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/adder16.VHDL" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086349 ""} { "Info" "ISGN_ENTITY_NAME" "1 add16 " "Found entity 1: add16" {  } { { "adder16.VHDL" "" { Text "C:/Users/hp/Desktop/CS683/main/adder16.VHDL" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670576086349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086349 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670576086426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  9 14:24:46 2022 " "Processing ended: Fri Dec  9 14:24:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670576086426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670576086426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670576086426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670576086426 ""}
