ExecStartTime: 1713526181
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: GEMINI_COMPACT_10x8
Strategy: delay
INFO: Created design: accumulator. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: accumulator
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v' to AST representation.
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top accumulator' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accumulator

3.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 63ca413340, CPU: user 0.03s system 0.01s, MEM: 17.95 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design accumulator is analyzed
INFO: ANL: Top Modules: accumulator

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: accumulator
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s accumulator.ys -l accumulator_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s accumulator.ys -l accumulator_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `accumulator.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v' to AST representation.
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accumulator

3.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \accumulator

4.17.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5 in module accumulator.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3 in module accumulator.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1 in module accumulator.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
     1/1: $1\add_or_sub[1:0]
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
     1/1: $0\P[1:0]
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
     1/1: $0\i1[1:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\accumulator.\add_or_sub' from process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\accumulator.\P' using process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\accumulator.\i1' using process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
  created $dff cell `$procdff$18' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~2 debug messages>

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module accumulator...
Found and reported 0 problems.

4.29. Printing statistics.

=== accumulator ===

   Number of wires:                 11
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $dff                            2
     $mux                            3
     $sub                            1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$9 in front of them:
        $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6
        $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:29$7

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~1 debug messages>

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$18 ($dff) from module accumulator (D = \A, Q = \i1, rval = 2'00).
Adding SRST signal on $procdff$17 ($dff) from module accumulator (D = \add_or_sub, Q = \P, rval = 2'00).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 2

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.73. Executing OPT_SHARE pass.

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=2, #remove=0, time=0.00 sec.]

4.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing PEEPOPT pass (run peephole optimizers).

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.81. Executing DEMUXMAP pass.

4.82. Executing SPLITNETS pass (splitting up multi-bit signals).

4.83. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.84. Executing RS_DSP_MULTADD pass.

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$25 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17.2-23.5"

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing RS_DSP_SIMD pass.

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.98. Executing rs_pack_dsp_regs pass.

4.99. Executing RS_DSP_IO_REGS pass.

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.102. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.103. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module accumulator:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$19 ($neg).
  creating $macc model for $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6 ($sub).
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$19.
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$19: $auto$alumacc.cc:485:replace_alu$26
  creating $alu cell for $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6: $auto$alumacc.cc:485:replace_alu$29
  created 2 $alu and 0 $macc cells.

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.109. Executing OPT_SHARE pass.

4.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.113. Printing statistics.

=== accumulator ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $alu                            2
     $mux                            1
     $sdff                           2

4.114. Executing MEMORY pass.

4.114.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.114.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.114.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.114.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.114.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.114.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.114.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.114.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.114.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.114.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.115. Printing statistics.

=== accumulator ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $alu                            2
     $mux                            1
     $sdff                           2

4.116. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing Rs_BRAM_Split pass.

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.123. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.129. Executing OPT_SHARE pass.

4.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.133. Executing PMUXTREE pass.

4.134. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.135. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.136. Executing TECHMAP pass (map to technology primitives).

4.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.136.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.136.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~304 debug messages>

4.137. Printing statistics.

=== accumulator ===

   Number of wires:                 69
   Number of wire bits:           2289
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_AND_                          8
     $_DFF_P_                        4
     $_MUX_                         10
     $_NOT_                          4
     $_OR_                           4
     $_XOR_                         10

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~18 debug messages>

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 4 unused cells and 55 unused wires.
<suppressed ~5 debug messages>

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 2

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.155. Executing TECHMAP pass (map to technology primitives).

4.155.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.155.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.156. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             29
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          1
     $_DFF_P_                        4
     $_MUX_                          5
     $_NOT_                          4
     $_OR_                           1
     $_XOR_                          4

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.182. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             29
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          1
     $_DFF_P_                        4
     $_MUX_                          5
     $_NOT_                          4
     $_OR_                           1
     $_XOR_                          4

   Number of Generic REGs:          4

ABC-DFF iteration : 1

4.183. Executing ABC pass (technology mapping using ABC).

4.183.1. Summary of detected clock domains:
  19 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.183.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 19 gates and 24 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.183.2.1. Executing ABC.
[Time = 0.07 sec.]

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.189. Executing OPT_SHARE pass.

4.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~2 debug messages>

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.193. Executing ABC pass (technology mapping using ABC).

4.193.1. Summary of detected clock domains:
  14 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.193.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.193.2.1. Executing ABC.
[Time = 0.05 sec.]

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.199. Executing OPT_SHARE pass.

4.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.203. Executing ABC pass (technology mapping using ABC).

4.203.1. Summary of detected clock domains:
  14 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.203.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.203.2.1. Executing ABC.
[Time = 0.06 sec.]

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.209. Executing OPT_SHARE pass.

4.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.213. Executing ABC pass (technology mapping using ABC).

4.213.1. Summary of detected clock domains:
  13 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.213.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.213.2.1. Executing ABC.
[Time = 0.04 sec.]

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.219. Executing OPT_SHARE pass.

4.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.223. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.227. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.229. Executing OPT_SHARE pass.

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.238. Executing OPT_SHARE pass.

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing BMUXMAP pass.

4.253. Executing DEMUXMAP pass.

4.254. Executing ABC pass (technology mapping using ABC).

4.254.1. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.254.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.56 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.67 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.37 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.11 sec.
[Time = 6.16 sec.]

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.258. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.260. Executing OPT_SHARE pass.

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.264. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.268. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.270. Executing OPT_SHARE pass.

4.271. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.279. Executing OPT_SHARE pass.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.284. Printing statistics.

=== accumulator ===

   Number of wires:                 10
   Number of wire bits:             13
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_P_                        4
     $lut                            4

4.285. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.286. Executing RS_DFFSR_CONV pass.

4.287. Printing statistics.

=== accumulator ===

   Number of wires:                 10
   Number of wire bits:             13
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_P_                        4
     $lut                            4

4.288. Executing TECHMAP pass (map to technology primitives).

4.288.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.288.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.288.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~128 debug messages>

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~44 debug messages>

4.290. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.298. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.300. Executing OPT_SHARE pass.

4.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.304. Executing TECHMAP pass (map to technology primitives).

4.304.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.304.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.305. Executing ABC pass (technology mapping using ABC).

4.305.1. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Extracted 18 gates and 28 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.305.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.44 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.41 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.35 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.51 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.33 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.64 sec.
[Time = 5.71 sec.]

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.311. Executing OPT_SHARE pass.

4.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \accumulator

4.315.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.317. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-317.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.1-339.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.1-368.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.1-384.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:394.1-400.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:410.1-416.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:426.1-432.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:442.1-448.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:458.1-464.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:474.1-488.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-512.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:522.1-535.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:545.1-558.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.1-576.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.1-598.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.1-617.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627.1-644.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.1-669.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.1-693.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.1-720.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-769.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.1-818.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.1-834.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.1-850.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.1-868.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.1-886.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.1-949.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.1-988.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.1-1010.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.1-1038.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1087.1-1137.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.1-1176.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.1-1227.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.319. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on accumulator.clk[0].

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.322. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port accumulator.A using rs__I_BUF.
Mapping port accumulator.P using rs__O_BUF.
Mapping port accumulator.clk using rs__I_BUF.
Mapping port accumulator.reset using rs__I_BUF.
Mapping port accumulator.subtract_i using rs__I_BUF.

4.323. Executing TECHMAP pass (map to technology primitives).

4.323.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.323.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~13 debug messages>

4.324. Printing statistics.

=== accumulator ===

   Number of wires:                 37
   Number of wire bits:             42
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $lut                            4
     CLK_BUF                         1
     DFFRE                           4
     I_BUF                           5
     O_BUF                           2

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~46 debug messages>

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

4.327. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             21
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     CLK_BUF                         1
     DFFRE                           4
     I_BUF                           5
     LUT2                            2
     LUT3                            1
     LUT6                            1
     O_BUF                           2

   Number of LUTs:                   4
   Number of REGs:                   4
   Number of CARRY ADDERs:           0

4.328. Executing SPLITNETS pass (splitting up multi-bit signals).

4.329. Executing HIERARCHY pass (managing design hierarchy).

4.329.1. Analyzing design hierarchy..
Top module:  \accumulator

4.329.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\accumulator'.

6. Executing BLIF backend.
After Adding wire

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_accumulator.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\accumulator'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\accumulator'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_accumulator'.

13. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7f7b5c5c48, CPU: user 0.52s system 0.04s, MEM: 21.30 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (160 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design accumulator is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: accumulator
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_carry_inference -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/sofIcarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
twares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARS ... done, 0.01 seconds.
Loading library file ../../../../.././rtl/accumulator.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg258e05038" -P"/tmp/ivrli58e05038" "../../../../.././rtl/accumulator.v"
...parsing output from preprocessor...
... Load module complete.
 ... done, 0.01 seconds.
 -F cprop ...
 -F nodangle ...
 ... done, 0 seconds.
 ... done, 0 seconds.
ING INPUT
ELABORATING DESIGN
RUNNING FUNCTORS
 ... Iteration detected 5 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 56 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 56 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=4508 hit_count=27660
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg258e05038" -f"/tmp/ivrlg58e05038" -p"/tmp/ivrli58e05038" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh58e05038" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile carry_inference.vcd opened for output.
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  18
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  20
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  22
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  24
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  26
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  28
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  30
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  32
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  34
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  36
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  38
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  40
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  42
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  44
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  46
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  48
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  50
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  52
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  54
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  56
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  58
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  60
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  62
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  64
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  66
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  68
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  70
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  72
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  74
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  76
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  78
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  80
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  82
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  84
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  86
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  88
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  90
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  92
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  94
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  96
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  98
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 100
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 102
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 104
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 106
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 108
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 110
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 114
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 116
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 118
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 124
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 128
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 130
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 132
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 136
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 138
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 140
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 142
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 144
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 146
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 150
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 152
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 154
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 156
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 158
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 160
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 164
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 166
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 168
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 170
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 172
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 174
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 176
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 178
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 180
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 182
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 186
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 188
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 190
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 192
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 194
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 196
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 198
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 200
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 202
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 206
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 208
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 210
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 212
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 214
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 216
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 218
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 220
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 222
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 224
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 228
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 230
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 232
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 234
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 236
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 242
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 244
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 246
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 250
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 252
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 254
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 258
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 260
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 262
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 264
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 266
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 270
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 272
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 274
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 278
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 282
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 284
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 286
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 288
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 290
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 292
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 294
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 298
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 300
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 302
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 304
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 306
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 308
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 310
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 312
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 314
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 316
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 318
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 320
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 322
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 324
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 326
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 328
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 330
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 332
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 334
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 336
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 338
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 340
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 342
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 344
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 346
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 348
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 350
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 352
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 358
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 360
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 362
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 364
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 366
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 368
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 370
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 372
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 376
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 378
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 380
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 382
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 388
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 392
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 394
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 398
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 400
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 402
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 404
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 406
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 410
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 412
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 414
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 416
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 418
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 420
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 422
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 424
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 426
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 428
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 430
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 432
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 434
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 436
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 438
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 440
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 442
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 444
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 446
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 448
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 450
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 452
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 454
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 458
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 460
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 462
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 464
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 466
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 468
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 470
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 472
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 474
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 476
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 478
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 480
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 482
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 484
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 486
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 490
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 492
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 494
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 496
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 498
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 502
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 504
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 506
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 508
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 512
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 514
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 516
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 518
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 522
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 524
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 526
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 528
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 530
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 532
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 536
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 538
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 540
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 542
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 544
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 546
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 550
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 552
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 554
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 558
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 560
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 562
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 564
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 566
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 568
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 570
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 572
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 574
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 576
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 580
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 586
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 588
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 590
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 594
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 596
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 598
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 604
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 606
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 608
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 612
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 614
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 616
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 618
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 620
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 622
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 624
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 626
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 628
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 630
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 632
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 634
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 636
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 640
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 644
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 650
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 652
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 654
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 656
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 660
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 662
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 666
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 668
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 670
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 674
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 676
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 678
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 680
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 682
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 690
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 692
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 696
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 698
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 700
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 702
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 708
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 710
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 712
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 714
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 716
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 720
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 722
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 724
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 726
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 728
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 732
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 734
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 736
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 738
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 740
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 742
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 744
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 746
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 748
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 750
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 754
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 756
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 758
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 760
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 762
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 764
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 766
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 768
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 770
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 772
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 774
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 776
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 778
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 780
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 782
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 786
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 788
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 790
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 792
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 794
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 796
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 798
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 800
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 802
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 806
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 808
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 810
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 814
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 816
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 818
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 820
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 822
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 824
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 826
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 828
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 830
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 832
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 836
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 838
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 840
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 842
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 844
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 846
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 848
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 850
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 854
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 856
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 858
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 860
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 862
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 864
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 868
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 872
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 874
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 876
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 878
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 880
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 882
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 888
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 890
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 892
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 894
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 896
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 898
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 902
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 904
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 906
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 908
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 910
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 912
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 914
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 916
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 920
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 922
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 924
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 926
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 928
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 934
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 936
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 938
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 940
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 942
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 944
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 946
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 948
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 950
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 952
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 954
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 956
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 958
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 960
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 964
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 968
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 970
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 974
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 976
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 978
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 980
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 982
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 984
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 986
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 990
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 992
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 994
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 996
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 998
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1000
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1002
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1004
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1006
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1008
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1010
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1012
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1014
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1018
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1020
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1022
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1024
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1026
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1028
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1030
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1032
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1034
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1036
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1038
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1040
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1042
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1046
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1048
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1050
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1052
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1054
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1056
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1058
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1060
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1062
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1064
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1066
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1068
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1070
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1072
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1074
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1076
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1078
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1080
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1082
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1084
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1086
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1088
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1090
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1092
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1094
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1096
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1098
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1100
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1102
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1106
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1108
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1110
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1114
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1116
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1118
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1124
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1128
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1132
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1136
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1138
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1140
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1142
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1144
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1146
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1150
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1154
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1156
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1158
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1160
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1164
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1166
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1168
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1170
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1172
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1174
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1176
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1178
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1180
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1182
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1184
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1186
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1188
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1190
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1192
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1194
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1196
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1198
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1200
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1202
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1204
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1206
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1208
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1210
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1212
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1214
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1216
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1218
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1220
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1222
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1224
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1228
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1230
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1232
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1234
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1236
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1242
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1244
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1246
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1250
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1252
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1254
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1258
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1262
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1264
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1266
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1270
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1272
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1274
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1278
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1282
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1284
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1286
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1288
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1290
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1292
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1296
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1298
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1300
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1302
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1304
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1306
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1308
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1310
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1316
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1318
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1320
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1322
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1324
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1326
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1328
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1330
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1332
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1334
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1336
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1338
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1340
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1342
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1344
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1346
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1348
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1350
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1352
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1354
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1358
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1360
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1362
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1364
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1366
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1368
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1370
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1372
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1374
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1376
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1378
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1380
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1382
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1384
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1386
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1388
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1390
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1392
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1394
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1396
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1398
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1400
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1402
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1404
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1406
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1410
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1412
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1414
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1416
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1418
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1420
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1422
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1424
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1426
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1428
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1430
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1432
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1434
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1436
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1438
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1440
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1444
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1446
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1448
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1450
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1452
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1454
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1458
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1460
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1462
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1464
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1466
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1468
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1470
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1472
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1474
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1476
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1478
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1480
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1482
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1484
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1490
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1494
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1496
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1498
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1502
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1504
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1506
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1512
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1514
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1516
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1518
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1522
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1524
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1526
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1528
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1530
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1532
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1536
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1538
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1540
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1542
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1544
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1546
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1550
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1552
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1554
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1556
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1558
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1560
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1562
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1564
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1566
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1568
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1570
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1572
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1574
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1580
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1586
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1588
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1594
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1596
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1598
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1602
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1604
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1606
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1608
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1612
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1614
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1616
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1618
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1620
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1622
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1624
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1626
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1628
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1630
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1632
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1634
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1636
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1638
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1640
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1644
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1646
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1650
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1652
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1654
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1660
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1662
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1664
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1666
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1668
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1670
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1674
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1676
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1680
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1682
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1690
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1692
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1698
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1702
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1708
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1710
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1712
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1714
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1716
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1720
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1722
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1724
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1726
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1728
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1732
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1734
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1736
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1738
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1740
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1742
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1744
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1746
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1748
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1750
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1754
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1756
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1758
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1762
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1764
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1768
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1770
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1772
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1774
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1776
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1778
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1780
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1782
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1786
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1788
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1790
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1792
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1794
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1796
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1798
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1800
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1802
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1804
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1806
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1808
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1810
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1814
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1816
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1818
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1820
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1822
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1824
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1826
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1828
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1830
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1832
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1836
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1838
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1840
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1842
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1844
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1846
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1848
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1850
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1854
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1856
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1858
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1860
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1862
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1864
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1868
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1872
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1874
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1876
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1878
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1880
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1882
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1886
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1888
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1890
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1892
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1894
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1896
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1898
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1902
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1904
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1906
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1908
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1910
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1912
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1914
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1916
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1918
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1920
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1922
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1924
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1926
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1928
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1934
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1936
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1938
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1940
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1942
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1944
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1946
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1948
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1950
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1952
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1954
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1956
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1958
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1960
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1966
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1968
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1970
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1972
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1974
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1976
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1978
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1980
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1982
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1984
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1986
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1990
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1992
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1994
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1996
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1998
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2000
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2002
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2004
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2006
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2008
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2010
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2012
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2014
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2016
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2018
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2020
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2022
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2024
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2026
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2028
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2030
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2032
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2034
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2036
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2038
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2040
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2042
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2046
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2048
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2050
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2052
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2054
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2056
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2058
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2060
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2062
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2064
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2066
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2068
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2070
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2072
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2074
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2076
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2078
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2080
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2082
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2084
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2086
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2088
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2090
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2092
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2094
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2096
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2098
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2100
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2102
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2106
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2108
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2110
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2112
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2114
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2116
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2118
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2124
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2128
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2132
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2134
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2136
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2138
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2140
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2142
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2144
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2146
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2150
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2154
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2156
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2158
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2160
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2164
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2166
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2168
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2170
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2172
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2174
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2176
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2178
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2180
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2182
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2186
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2188
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2190
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2192
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2194
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2196
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2198
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2200
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2202
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2206
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2208
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2210
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2212
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2214
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2216
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2218
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2220
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2222
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2224
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2226
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2228
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2230
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2232
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2234
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2236
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2240
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2242
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2244
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2246
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2248
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2250
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2252
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2254
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2258
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2262
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2264
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2266
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2270
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2272
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2274
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2278
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2280
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2282
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2284
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2286
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2288
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2290
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2292
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2298
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2300
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2302
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2304
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2306
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2308
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2310
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2316
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2318
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2320
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2322
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2324
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2326
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2328
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2330
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2332
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2334
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2336
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2338
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2340
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2342
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2344
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2346
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2348
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2350
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2352
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2358
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2360
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2362
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2364
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2366
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2368
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2370
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2372
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2376
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2378
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2380
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2382
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2388
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2392
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2394
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2398
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2400
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2402
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2404
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2406
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2410
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2412
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2414
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2416
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2418
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2420
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2422
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2424
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2426
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2428
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2430
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2432
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2434
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2436
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2438
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2440
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2444
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2446
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2448
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2450
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2452
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2454
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2458
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2460
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2462
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2464
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2466
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2468
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2470
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2472
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2474
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2476
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2478
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2480
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2482
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2484
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2488
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2490
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2494
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2496
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2498
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2502
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2504
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2506
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2512
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2514
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2516
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2518
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2522
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2524
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2526
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2528
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2530
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2532
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2536
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2538
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2540
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2542
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2544
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2546
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2550
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2552
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2554
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2558
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2560
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2562
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2564
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2566
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2568
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2570
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2572
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2574
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2580
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2582
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2586
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2588
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2594
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2596
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2598
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2604
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2606
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2608
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2610
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2612
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2614
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2616
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2618
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2620
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2622
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2624
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2626
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2628
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2630
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2632
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2634
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2636
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2640
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2642
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2644
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2650
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2652
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2654
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2660
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2662
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2666
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2668
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2670
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2672
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2674
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2676
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2680
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2682
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2684
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2690
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2692
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2694
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2698
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2702
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2704
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2708
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2710
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2712
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2714
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2716
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2720
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2722
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2724
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2726
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2728
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2732
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2734
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2736
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2738
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2740
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2742
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2744
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2746
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2748
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2750
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2754
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2756
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2758
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2762
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2764
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2768
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2770
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2772
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2774
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2776
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2778
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2780
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2782
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2786
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2788
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2790
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2792
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2794
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2796
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2798
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2800
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2802
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2806
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2808
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2810
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2814
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2816
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2818
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2820
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2822
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2824
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2826
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2828
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2830
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2832
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2834
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2836
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2838
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2840
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2842
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2844
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2846
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2848
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2850
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2854
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2856
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2858
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2860
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2862
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2864
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2866
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2868
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2872
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2874
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2876
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2878
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2880
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2882
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2888
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2890
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2892
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2894
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2896
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2898
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2902
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2904
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2906
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2908
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2910
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2912
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2914
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2916
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2920
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2922
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2924
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2926
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2928
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2934
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2936
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2938
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2940
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2942
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2944
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2946
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2948
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2950
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2952
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2954
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2956
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2958
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2960
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2968
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2970
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2974
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2976
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2978
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2980
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2982
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2984
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2986
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2990
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2992
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2994
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2996
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2998
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3000
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3002
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3004
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3006
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3008
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3010
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3012
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3014
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3018
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3020
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3022
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3024
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3026
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3028
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3030
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3032
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3034
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3036
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3038
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3040
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3042
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3046
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3048
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3050
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3052
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3054
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3056
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3058
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3060
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3062
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3064
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3066
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3068
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3070
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3072
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3074
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3076
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3078
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3080
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3082
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3084
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3086
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3088
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3090
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3092
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3094
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3096
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3098
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3100
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3102
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3106
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3108
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3110
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3114
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3116
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3118
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3120
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3122
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3124
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3126
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3128
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3132
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3136
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3138
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3140
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3142
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3144
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3146
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3150
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3154
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3156
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3158
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3160
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3162
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3164
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3166
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3168
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3170
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3172
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3174
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3176
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3178
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3180
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3182
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3186
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3188
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3190
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3192
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3194
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3196
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3198
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3200
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3202
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3206
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3208
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3210
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3212
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3214
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3216
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3218
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3220
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3222
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3224
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3228
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3230
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3232
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3234
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3236
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3242
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3244
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3246
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3250
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3252
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3254
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3256
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3258
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3262
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3264
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3266
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3270
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3272
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3274
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3276
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3278
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3282
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3284
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3286
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3288
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3290
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3292
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3298
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3300
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3302
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3304
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3306
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3308
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3310
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3316
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3318
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3320
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3322
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3324
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3326
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3328
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3330
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3332
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3334
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3336
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3338
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3340
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3342
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3344
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3346
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3348
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3350
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3352
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3356
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3358
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3360
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3362
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3364
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3366
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3368
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3370
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3372
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3376
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3378
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3380
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3382
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3388
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3392
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3394
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3398
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3400
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3402
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3404
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3406
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3410
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3412
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3414
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3416
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3418
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3420
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3422
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3424
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3426
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3428
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3430
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3432
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3434
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3436
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3438
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3440
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3444
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3446
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3448
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3450
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3452
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3454
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3456
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3458
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3460
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3462
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3464
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3466
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3468
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3470
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3472
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3474
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3476
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3478
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3480
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3482
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3484
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3490
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3494
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3496
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3498
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3500
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3502
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3504
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3506
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3512
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3514
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3516
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3518
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3520
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3522
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3524
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3526
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3528
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3530
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3532
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3536
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3538
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3540
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3542
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3544
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3546
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3548
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3550
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3552
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3554
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3558
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3560
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3562
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3564
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3566
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3568
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3570
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3572
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3574
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3578
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3580
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3584
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3586
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3588
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3592
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3594
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3596
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3598
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3600
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3604
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3606
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3608
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3612
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3614
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3616
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3618
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3620
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3622
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3624
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3626
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3628
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3630
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3632
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3634
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3636
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3640
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3644
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3650
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3652
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3654
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3658
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3660
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3662
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3666
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3668
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3670
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3674
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3676
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3680
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3682
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3686
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3688
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3690
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3692
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3698
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3702
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3706
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3708
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3710
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3712
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3714
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3716
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3718
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3720
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3722
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3724
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3726
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3728
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3730
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3732
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3734
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3736
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3738
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3740
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3742
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3744
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3746
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3748
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3750
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3754
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3756
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3758
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3762
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3764
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3768
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3770
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3772
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3774
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3776
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3778
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3780
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3782
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3784
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3786
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3788
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3790
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3792
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3794
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3796
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3798
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3800
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3802
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3806
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3808
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3810
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3814
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3816
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3818
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3820
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3822
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3824
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3826
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3828
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3830
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3832
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3836
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3838
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3840
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3842
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3844
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3846
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3848
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3850
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3852
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3854
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3856
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3858
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3860
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3862
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3864
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3868
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3872
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3874
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3876
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3878
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3880
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3882
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3884
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3888
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3890
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3892
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3894
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3896
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3898
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3902
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3904
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3906
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3908
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3910
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3912
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3914
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3916
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3920
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3922
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3924
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3926
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3928
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3930
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3932
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3934
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3936
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3938
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3940
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3942
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3944
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3946
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3948
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3950
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3952
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3954
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3956
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3958
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3960
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3962
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3968
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3970
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3974
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3976
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3978
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3980
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3982
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3984
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3986
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3988
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3990
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3992
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3994
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3996
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3998
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4000
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4002
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4004
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4006
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                4008
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4010
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                4012
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4014
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                4016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4018

**** All Comparison Matched ***
Simulation Passed
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v:45: $finish called at 4038000 (1ps)
INFO: SGT: Gate simulation for design: accumulator had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: accumulator
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif'.

After removing unused inputs...
	total blocks: 26, total nets: 19, total inputs: 5, total outputs: 7
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6
  LEs used for logic and registers    : 0
  LEs used for logic only             : 6
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.717e-06 sec
Full Max Req/Worst Slack updates 1 in 6.008e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.957e-06 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.03 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.

Netlist conversion complete.

# Packing took 0.01 seconds (max_rss 20.3 MiB, delta_rss +1.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load packing took 0.03 seconds (max_rss 58.4 MiB, delta_rss +38.0 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.47 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00149747 seconds (0.00146958 STA, 2.789e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.66 seconds (max_rss 58.8 MiB)
INFO: PAC: Design accumulator is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: accumulator
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --output accumulator_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
	--output	accumulator_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : accumulator_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  num_udes_pins= 7
CReader::parse()  nr_= 845  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32

  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 750  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 26773.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 5  output_idx.size()= 2
--- writing pcf inputs (5)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (2)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 26773.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 7  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : accumulator_pin_loc.place
  input pin TRANSLATED: clk --> $iopadmap$clk
  input pin TRANSLATED: reset --> $iopadmap$reset
  input pin TRANSLATED: subtract_i --> $iopadmap$subtract_i
  input pin TRANSLATED: A[0] --> $iopadmap$A[0]
  input pin TRANSLATED: A[1] --> $iopadmap$A[1]
  output pin TRANSLATED: P[0] --> $iopadmap$P[0]
  output pin TRANSLATED: P[1] --> $iopadmap$P[1]

written 7 pins to accumulator_pin_loc.place
  min_pt_row= 38  max_pt_row= 155

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 5 inputs and 2 outputs
  min_pt_row= 40  max_pt_row= 157
  row0_GBOX_GPIO()= 32  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 845 )
              No_dir : 137
           Input_dir : 306
          Output_dir : 198
         HasBoth_dir : 126
      AllEnabled_dir : 78
        #AXI = 0
       #GPIO = 0
  #GBOX_GPIO = 750
   #inp_colm A2F = 261
   #out_colm F2A = 489
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'accumulator_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.45 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.45 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading accumulator_pin_loc.place.

Warning 260: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Successfully read constraints file accumulator_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

There are 12 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 77

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.48125 td_cost: 1.15439e-09
Initial placement estimated Critical Path Delay (CPD): 2.12265 ns
Initial placement estimated setup Total Negative Slack (sTNS): -6.52442 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.12265 ns

Initial placement estimated setup slack histogram:
[ -2.1e-09:   -2e-09) 2 ( 33.3%) |*************************
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -8.5e-10) 0 (  0.0%) |
[ -8.5e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -5.3e-10) 4 ( 66.7%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 15
Warning 261: Starting t: 9 of 13 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.0e-03   1.000       0.30 1.1544e-09   2.123      -6.52   -2.123   0.400  0.0000   11.0     1.00 0.000        15  0.200
   2    0.0 9.6e-04   0.990       0.29 1.0569e-09   2.123      -6.52   -2.123   0.533  0.0000   10.6     1.31 0.000        30  0.950
   3    0.0 9.1e-04   0.997       0.29 1.1544e-09   2.123      -6.52   -2.123   0.267  0.0053   11.0     1.00 0.000        45  0.950
   4    0.0 8.7e-04   1.000       0.29 8.559e-10    2.123      -6.52   -2.123   0.267  0.0000    9.1     2.33 0.000        60  0.950
   5    0.0 8.2e-04   0.993       0.28 7.5855e-10   2.123      -6.52   -2.123   0.200  0.0063    7.5     3.44 0.000        75  0.950
   6    0.0 7.8e-04   0.991       0.28 7.1233e-10   2.123      -6.52   -2.123   0.400  0.0045    5.7     4.70 0.000        90  0.950
   7    0.0 7.4e-04   1.000       0.28 7.0903e-10   2.123      -6.52   -2.123   0.200  0.0000    5.5     4.86 0.000       105  0.950
   8    0.0 7.1e-04   1.000       0.28 6.9607e-10   2.123      -6.52   -2.123   0.333  0.0000    4.2     5.78 0.000       120  0.950
   9    0.0 6.7e-04   1.000       0.28 6.9337e-10   2.123      -6.52   -2.123   0.067  0.0000    3.7     6.09 0.000       135  0.950
  10    0.0 6.4e-04   1.000       0.28 6.8803e-10   2.123      -6.52   -2.123   0.333  0.0000    2.3     7.07 0.000       150  0.950
  11    0.0 6.1e-04   0.992       0.27 6.8742e-10   2.123      -6.52   -2.123   0.400  0.0059    2.1     7.24 0.000       165  0.950
  12    0.0 5.8e-04   0.992       0.26 6.8723e-10   2.123      -6.52   -2.123   0.200  0.0067    2.0     7.30 0.000       180  0.950
  13    0.0 5.5e-04   0.858       0.28 4.4233e-10   2.123      -6.52   -2.123   0.067  0.0000    1.5     7.64 0.000       195  0.950
  14    0.0 5.2e-04   0.994       0.28 4.4266e-10   2.001      -6.23   -2.001   0.133  0.0079    1.0     8.00 0.000       210  0.950
  15    0.0 4.2e-04   0.989       0.27 4.4266e-10   2.001      -6.23   -2.001   0.200  0.0114    1.0     8.00 0.000       225  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.2625, TD costs=4.42657e-10, CPD=  2.001 (ns) 
  16    0.0 3.9e-04   1.000       0.26 4.4266e-10   2.001      -6.23   -2.001   0.067  0.0000    1.0     8.00 0.000       240  0.950
  17    0.0 0.0e+00   0.996       0.26 4.4266e-10   2.001      -6.23   -2.001   0.200  0.0069    1.0     8.00 0.000       255  0.800
## Placement Quench took 0.00 seconds (max_rss 57.6 MiB)
post-quench CPD = 2.00073 (ns) 

BB estimate of min-dist (placement) wire length: 41

Completed placement consistency check successfully.

Swaps called: 268

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.00073 ns, Fmax: 499.818 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.00073 ns
Placement estimated setup Total Negative Slack (sTNS): -6.23148 ns

Placement estimated setup slack histogram:
[   -2e-09: -1.9e-09) 2 ( 33.3%) |*************************
[ -1.9e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -8.3e-10) 0 (  0.0%) |
[ -8.3e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -5.3e-10) 4 ( 66.7%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 2.00073 ns (499.818 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.00073 ns (499.818 MHz)

Placement cost: 0.988095, bb_cost: 0.25625, td_cost: 4.42657e-10, 

Placement resource usage:
  io  implemented as io_left: 12
  clb implemented as clb    : 1

Placement number of temperatures: 17
Placement total # of swap attempts: 268
	Swaps accepted:  73 (27.2 %)
	Swaps rejected: 176 (65.7 %)
	Swaps aborted:  19 ( 7.1 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                13.43            27.78           72.22          0.00         
                   Median                 19.03            13.73           64.71          21.57        
                   Centroid               27.99            42.67           54.67          2.67         
                   W. Centroid            25.00            34.33           59.70          5.97         
                   W. Median              0.75             0.00            0.00           100.00       

clb                Uniform                0.75             0.00            100.00         0.00         
                   Median                 2.24             0.00            100.00         0.00         
                   Centroid               1.49             0.00            100.00         0.00         
                   W. Centroid            5.22             7.14            92.86          0.00         
                   W. Median              0.37             0.00            100.00         0.00         
                   Crit. Uniform          2.99             0.00            100.00         0.00         
                   Feasible Region        0.75             0.00            100.00         0.00         


Placement Quench timing analysis took 3.9002e-05 seconds (3.2983e-05 STA, 6.019e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00251515 seconds (0.00236638 STA, 0.000148768 slack) (19 full updates: 19 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00251515 seconds (0.00236638 STA, 0.000148768 slack) (19 full updates: 19 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.63 seconds (max_rss 57.6 MiB)
Incr Slack updates 19 in 3.527e-05 sec
Full Max Req/Worst Slack updates 2 in 9.279e-06 sec
Incr Max Req/Worst Slack updates 17 in 2.6154e-05 sec
Incr Criticality updates 17 in 3.6253e-05 sec
Full Criticality updates 2 in 1.1598e-05 sec
INFO: PLC: Design accumulator is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: accumulator
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.47 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.53 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 7 ( 53.8%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 4 ( 30.8%) |****************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 2 ( 15.4%) |**************
## Initializing router criticalities took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2462      12      12       1 ( 0.001%)      82 ( 0.3%)    2.299     -6.884     -2.299      0.000      0.000      N/A
   2    0.0     0.5    0      75       1       1       0 ( 0.000%)      82 ( 0.3%)    2.299     -6.884     -2.299      0.000      0.000      N/A
Restoring best routing
Critical path: 2.29949 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 7 ( 53.8%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 4 ( 30.8%) |****************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 2 ( 15.4%) |**************
Router Stats: total_nets_routed: 13 total_connections_routed: 13 total_heap_pushes: 2537 total_heap_pops: 994 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 2537 total_external_heap_pops: 994 total_external_SOURCE_pushes: 13 total_external_SOURCE_pops: 13 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 13 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 13 total_external_SINK_pushes: 256 total_external_SINK_pops: 245 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 268 total_external_IPIN_pops: 267 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 13 total_external_OPIN_pops: 13 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 977 total_external_CHANX_pops: 229 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 1010 total_external_CHANY_pops: 227 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 13 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Writing Implementation Netlist: fabric_accumulator_post_synthesis.v
Writing Implementation Netlist: fabric_accumulator_post_synthesis.blif
Writing Implementation SDF    : fabric_accumulator_post_synthesis.sdf
Incr Slack updates 1 in 3.027e-06 sec
Full Max Req/Worst Slack updates 1 in 2.505e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.366e-06 sec
Flow timing analysis took 0.00246231 seconds (0.00234307 STA, 0.000119244 slack) (4 full updates: 0 setup, 0 hold, 4 combined).
VPR succeeded
The entire flow of VPR took 1.22 seconds (max_rss 57.6 MiB)
Incr Slack updates 3 in 7.41e-06 sec
Full Max Req/Worst Slack updates 1 in 5.882e-06 sec
Incr Max Req/Worst Slack updates 2 in 8.899e-06 sec
Incr Criticality updates 1 in 2.887e-06 sec
Full Criticality updates 2 in 1.2329e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v_
INFO: RTE: Design accumulator is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: accumulator
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_carry_inference -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/post_pnr_wrapper_accumulator_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapIcarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, 0.02 seconds.
Loading library file ../../../../../.././rtl/accumulator.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg240ce5c0f" -P"/tmp/ivrli40ce5c0f" "../../../../../.././rtl/accumulator.v"
...parsing output from preprocessor...
... Load module complete.
 ... done, 0 seconds.
 -F cprop ...
 -F nodangle ...
 ... done, 0 seconds.
 ... done, 0.01 seconds.
ping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
RUNNING FUNCTORS
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 110 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 110 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... invoking target_design
STATISTICS
lex_string: add_count=5244 hit_count=36478
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg240ce5c0f" -f"/tmp/ivrlg40ce5c0f" -p"/tmp/ivrli40ce5c0f" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh40ce5c0f" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile carry_inference.vcd opened for output.
Data Mismatch. Golden P: 0, Netlist P: x, Time: 18000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 20000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 22000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 24000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 26000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 28000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 30000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 32000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 34000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 36000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 38000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 40000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 42000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 44000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 46000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 48000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 50000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 52000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 54000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 56000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 58000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 60000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 62000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 64000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 66000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 68000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 70000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 72000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 74000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 76000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 78000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 80000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 82000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 84000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 86000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 88000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 90000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 92000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 94000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 96000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 98000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 100000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 102000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 104000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 106000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 108000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 110000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 114000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 116000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 118000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 124000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 128000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 130000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 132000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 136000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 138000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 140000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 142000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 144000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 146000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 150000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 152000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 154000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 156000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 158000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 160000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 164000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 166000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 168000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 170000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 172000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 174000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 176000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 178000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 180000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 182000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 186000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 188000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 190000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 192000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 194000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 196000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 198000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 200000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 202000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 206000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 208000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 210000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 212000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 214000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 216000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 218000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 220000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 222000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 224000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 228000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 230000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 232000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 234000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 236000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 242000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 244000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 246000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 250000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 252000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 254000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 258000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 260000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 262000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 264000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 266000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 270000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 272000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 274000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 278000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 282000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 284000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 286000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 288000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 290000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 292000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 294000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 298000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 300000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 302000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 304000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 306000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 308000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 310000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 312000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 314000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 316000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 318000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 320000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 322000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 324000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 326000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 328000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 330000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 332000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 334000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 336000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 338000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 340000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 342000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 344000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 346000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 348000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 350000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 352000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 358000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 360000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 362000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 364000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 366000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 368000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 370000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 372000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 376000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 378000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 380000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 382000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 388000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 392000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 394000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 398000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 400000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 402000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 404000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 406000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 410000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 412000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 414000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 416000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 418000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 420000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 422000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 424000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 426000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 428000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 430000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 432000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 434000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 436000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 438000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 440000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 442000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 444000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 446000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 448000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 450000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 452000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 454000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 458000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 460000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 462000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 464000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 466000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 468000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 470000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 472000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 474000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 476000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 478000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 480000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 482000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 484000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 486000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 490000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 492000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 494000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 496000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 498000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 502000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 504000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 506000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 508000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 512000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 514000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 516000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 518000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 522000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 524000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 526000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 528000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 530000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 532000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 536000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 538000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 540000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 542000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 544000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 546000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 550000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 552000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 554000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 558000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 560000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 562000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 564000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 566000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 568000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 570000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 572000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 574000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 576000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 580000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 586000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 588000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 590000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 594000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 596000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 598000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 604000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 606000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 608000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 612000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 614000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 616000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 618000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 620000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 622000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 624000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 626000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 628000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 630000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 632000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 634000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 636000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 640000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 644000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 650000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 652000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 654000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 656000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 660000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 662000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 666000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 668000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 670000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 674000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 676000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 678000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 680000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 682000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 690000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 692000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 696000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 698000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 700000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 702000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 708000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 710000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 712000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 714000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 716000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 720000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 722000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 724000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 726000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 728000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 732000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 734000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 736000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 738000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 740000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 742000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 744000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 746000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 748000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 750000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 754000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 756000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 758000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 760000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 762000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 764000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 766000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 768000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 770000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 772000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 774000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 776000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 778000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 780000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 782000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 786000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 788000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 790000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 792000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 794000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 796000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 798000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 800000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 802000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 806000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 808000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 810000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 814000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 816000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 818000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 820000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 822000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 824000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 826000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 828000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 830000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 832000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 836000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 838000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 840000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 842000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 844000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 846000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 848000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 850000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 854000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 856000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 858000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 860000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 862000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 864000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 868000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 872000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 874000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 876000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 878000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 880000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 882000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 888000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 890000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 892000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 894000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 896000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 898000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 902000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 904000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 906000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 908000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 910000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 912000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 914000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 916000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 920000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 922000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 924000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 926000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 928000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 934000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 936000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 938000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 940000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 942000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 944000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 946000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 948000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 950000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 952000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 954000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 956000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 958000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 960000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 964000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 968000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 970000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 974000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 976000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 978000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 980000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 982000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 984000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 986000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 990000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 992000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 994000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 996000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 998000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1000000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1002000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1004000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1006000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1008000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1010000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1012000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1014000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1018000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1020000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1022000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1024000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1026000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1028000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1030000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1032000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1034000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1036000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1038000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1040000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1042000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1046000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1048000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1050000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1052000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1054000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1056000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1058000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1060000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1062000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1064000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1066000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1068000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1070000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1072000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1074000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1076000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1078000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1080000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1082000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1084000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1086000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1088000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1090000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1092000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1094000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1096000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1098000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1100000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1102000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1106000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1108000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1110000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1114000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1116000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1118000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1124000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1128000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1132000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1136000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1138000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1140000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1142000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1144000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1146000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1150000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1154000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1156000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1158000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1160000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1164000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1166000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1168000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1170000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1172000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1174000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1176000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1178000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1180000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1182000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1184000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1186000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1188000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1190000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1192000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1194000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1196000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1198000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1200000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1202000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1204000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1206000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1208000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1210000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1212000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1214000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1216000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1218000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1220000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1222000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1224000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1228000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1230000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1232000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1234000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1236000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1242000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1244000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1246000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1250000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1252000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1254000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1258000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1262000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1264000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1266000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1270000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1272000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1274000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1278000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1282000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1284000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1286000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1288000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1290000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1292000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1296000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1298000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1300000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1302000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1304000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1306000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1308000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1310000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1316000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1318000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1320000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1322000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1324000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1326000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1328000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1330000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1332000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1334000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1336000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1338000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1340000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1342000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1344000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1346000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1348000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1350000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1352000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1354000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1358000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1360000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1362000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1364000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1366000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1368000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1370000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1372000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1374000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1376000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1378000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1380000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1382000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1384000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1386000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1388000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1390000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1392000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1394000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1396000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1398000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1400000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1402000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1404000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1406000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1410000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1412000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1414000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1416000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1418000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1420000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1422000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1424000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1426000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1428000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1430000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1432000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1434000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1436000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1438000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1440000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1444000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1446000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1448000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1450000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1452000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1454000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1458000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1460000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1462000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1464000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1466000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1468000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1470000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1472000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1474000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1476000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1478000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1480000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1482000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1484000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1490000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1494000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1496000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1498000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1502000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1504000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1506000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1512000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1514000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1516000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1518000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1522000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1524000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1526000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1528000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1530000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1532000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1536000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1538000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1540000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1542000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1544000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1546000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1550000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1552000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1554000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1556000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1558000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1560000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1562000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1564000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1566000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1568000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1570000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1572000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1574000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1580000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1586000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1588000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1594000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1596000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1598000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1602000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1604000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1606000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1608000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1612000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1614000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1616000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1618000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1620000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1622000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1624000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1626000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1628000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1630000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1632000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1634000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1636000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1638000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1640000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1644000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1646000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1650000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1652000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1654000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1660000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1662000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1664000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1666000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1668000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1670000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1674000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1676000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1680000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1682000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1690000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1692000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1698000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1702000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1708000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1710000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1712000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1714000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1716000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1720000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1722000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1724000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1726000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1728000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1732000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1734000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1736000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1738000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1740000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1742000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1744000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1746000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1748000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1750000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1754000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1756000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1758000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1762000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1764000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1768000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1770000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1772000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1774000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1776000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1778000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1780000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1782000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1786000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1788000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1790000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1792000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1794000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1796000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1798000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1800000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1802000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1804000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1806000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1808000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1810000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1814000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1816000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1818000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1820000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1822000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1824000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1826000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1828000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1830000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1832000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1836000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1838000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1840000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1842000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1844000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1846000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1848000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1850000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1854000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1856000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1858000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1860000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1862000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1864000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1868000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1872000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1874000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1876000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1878000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1880000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1882000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1886000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1888000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1890000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1892000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1894000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1896000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1898000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1902000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1904000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1906000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1908000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1910000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1912000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1914000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1916000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1918000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1920000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1922000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1924000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1926000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1928000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1934000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1936000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1938000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1940000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1942000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1944000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1946000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1948000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1950000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1952000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1954000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1956000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1958000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1960000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1966000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1968000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1970000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1972000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1974000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1976000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1978000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1980000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1982000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1984000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1986000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1990000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1992000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1994000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1996000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1998000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2000000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2002000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2004000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2006000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2008000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2010000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2012000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2014000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2016000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2018000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2020000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2022000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2024000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2026000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2028000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2030000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2032000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2034000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2036000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2038000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2040000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2042000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2046000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2048000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2050000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2052000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2054000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2056000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2058000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2060000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2062000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2064000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2066000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2068000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2070000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2072000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2074000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2076000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2078000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2080000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2082000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2084000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2086000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2088000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2090000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2092000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2094000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2096000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2098000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2100000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2102000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2106000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2108000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2110000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2112000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2114000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2116000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2118000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2124000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2128000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2132000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2134000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2136000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2138000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2140000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2142000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2144000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2146000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2150000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2154000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2156000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2158000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2160000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2164000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2166000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2168000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2170000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2172000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2174000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2176000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2178000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2180000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2182000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2186000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2188000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2190000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2192000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2194000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2196000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2198000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2200000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2202000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2206000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2208000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2210000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2212000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2214000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2216000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2218000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2220000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2222000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2224000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2226000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2228000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2230000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2232000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2234000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2236000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2240000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2242000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2244000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2246000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2248000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2250000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2252000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2254000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2258000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2262000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2264000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2266000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2270000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2272000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2274000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2278000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2280000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2282000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2284000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2286000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2288000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2290000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2292000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2298000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2300000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2302000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2304000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2306000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2308000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2310000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2316000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2318000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2320000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2322000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2324000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2326000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2328000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2330000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2332000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2334000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2336000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2338000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2340000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2342000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2344000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2346000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2348000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2350000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2352000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2358000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2360000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2362000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2364000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2366000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2368000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2370000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2372000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2376000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2378000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2380000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2382000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2388000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2392000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2394000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2398000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2400000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2402000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2404000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2406000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2410000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2412000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2414000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2416000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2418000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2420000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2422000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2424000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2426000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2428000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2430000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2432000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2434000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2436000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2438000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2440000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2444000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2446000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2448000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2450000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2452000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2454000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2458000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2460000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2462000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2464000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2466000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2468000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2470000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2472000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2474000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2476000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2478000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2480000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2482000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2484000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2488000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2490000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2494000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2496000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2498000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2502000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2504000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2506000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2512000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2514000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2516000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2518000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2522000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2524000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2526000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2528000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2530000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2532000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2536000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2538000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2540000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2542000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2544000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2546000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2550000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2552000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2554000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2558000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2560000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2562000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2564000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2566000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2568000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2570000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2572000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2574000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2580000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2582000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2586000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2588000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2594000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2596000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2598000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2604000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2606000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2608000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2610000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2612000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2614000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2616000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2618000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2620000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2622000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2624000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2626000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2628000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2630000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2632000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2634000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2636000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2640000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2642000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2644000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2650000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2652000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2654000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2660000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2662000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2666000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2668000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2670000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2672000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2674000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2676000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2680000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2682000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2684000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2690000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2692000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2694000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2698000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2702000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2704000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2708000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2710000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2712000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2714000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2716000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2720000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2722000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2724000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2726000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2728000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2732000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2734000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2736000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2738000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2740000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2742000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2744000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2746000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2748000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2750000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2754000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2756000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2758000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2762000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2764000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2768000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2770000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2772000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2774000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2776000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2778000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2780000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2782000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2786000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2788000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2790000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2792000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2794000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2796000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2798000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2800000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2802000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2806000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2808000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2810000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2814000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2816000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2818000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2820000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2822000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2824000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2826000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2828000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2830000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2832000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2834000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2836000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2838000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2840000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2842000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2844000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2846000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2848000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2850000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2854000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2856000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2858000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2860000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2862000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2864000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2866000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2868000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2872000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2874000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2876000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2878000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2880000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2882000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2888000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2890000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2892000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2894000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2896000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2898000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2902000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2904000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2906000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2908000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2910000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2912000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2914000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2916000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2920000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2922000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2924000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2926000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2928000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2934000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2936000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2938000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2940000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2942000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2944000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2946000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2948000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2950000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2952000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2954000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2956000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2958000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2960000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2968000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2970000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2974000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2976000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2978000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2980000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2982000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2984000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2986000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2990000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2992000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2994000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2996000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2998000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3000000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3002000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3004000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3006000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3008000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3010000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3012000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3014000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3018000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3020000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3022000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3024000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3026000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3028000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3030000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3032000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3034000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3036000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3038000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3040000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3042000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3046000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3048000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3050000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3052000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3054000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3056000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3058000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3060000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3062000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3064000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3066000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3068000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3070000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3072000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3074000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3076000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3078000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3080000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3082000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3084000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3086000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3088000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3090000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3092000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3094000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3096000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3098000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3100000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3102000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3106000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3108000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3110000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3114000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3116000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3118000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3120000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3122000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3124000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3126000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3128000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3132000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3136000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3138000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3140000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3142000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3144000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3146000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3150000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3154000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3156000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3158000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3160000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3162000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3164000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3166000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3168000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3170000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3172000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3174000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3176000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3178000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3180000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3182000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3186000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3188000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3190000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3192000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3194000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3196000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3198000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3200000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3202000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3206000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3208000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3210000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3212000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3214000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3216000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3218000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3220000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3222000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3224000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3228000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3230000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3232000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3234000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3236000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3242000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3244000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3246000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3250000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3252000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3254000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3256000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3258000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3262000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3264000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3266000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3270000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3272000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3274000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3276000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3278000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3282000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3284000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3286000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3288000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3290000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3292000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3298000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3300000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3302000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3304000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3306000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3308000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3310000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3316000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3318000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3320000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3322000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3324000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3326000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3328000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3330000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3332000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3334000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3336000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3338000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3340000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3342000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3344000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3346000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3348000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3350000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3352000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3356000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3358000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3360000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3362000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3364000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3366000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3368000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3370000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3372000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3376000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3378000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3380000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3382000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3388000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3392000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3394000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3398000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3400000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3402000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3404000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3406000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3410000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3412000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3414000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3416000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3418000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3420000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3422000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3424000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3426000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3428000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3430000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3432000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3434000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3436000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3438000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3440000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3444000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3446000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3448000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3450000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3452000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3454000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3456000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3458000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3460000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3462000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3464000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3466000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3468000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3470000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3472000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3474000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3476000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3478000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3480000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3482000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3484000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3490000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3494000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3496000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3498000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3500000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3502000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3504000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3506000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3512000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3514000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3516000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3518000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3520000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3522000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3524000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3526000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3528000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3530000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3532000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3536000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3538000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3540000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3542000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3544000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3546000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3548000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3550000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3552000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3554000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3558000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3560000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3562000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3564000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3566000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3568000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3570000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3572000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3574000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3578000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3580000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3584000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3586000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3588000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3592000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3594000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3596000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3598000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3600000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3604000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3606000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3608000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3612000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3614000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3616000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3618000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3620000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3622000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3624000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3626000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3628000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3630000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3632000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3634000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3636000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3640000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3644000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3650000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3652000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3654000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3658000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3660000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3662000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3666000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3668000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3670000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3674000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3676000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3680000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3682000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3686000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3688000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3690000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3692000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3698000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3702000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3706000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3708000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3710000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3712000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3714000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3716000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3718000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3720000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3722000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3724000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3726000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3728000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3730000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3732000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3734000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3736000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3738000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3740000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3742000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3744000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3746000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3748000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3750000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3754000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3756000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3758000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3762000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3764000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3768000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3770000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3772000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3774000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3776000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3778000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3780000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3782000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3784000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3786000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3788000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3790000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3792000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3794000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3796000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3798000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3800000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3802000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3806000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3808000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3810000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3814000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3816000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3818000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3820000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3822000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3824000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3826000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3828000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3830000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3832000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3836000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3838000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3840000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3842000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3844000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3846000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3848000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3850000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3852000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3854000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3856000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3858000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3860000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3862000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3864000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3868000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3872000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3874000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3876000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3878000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3880000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3882000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3884000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3888000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3890000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3892000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3894000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3896000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3898000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3902000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3904000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3906000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3908000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3910000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3912000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3914000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3916000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3920000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3922000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3924000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3926000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3928000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3930000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3932000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3934000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3936000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3938000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3940000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3942000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3944000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3946000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3948000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3950000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3952000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3954000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3956000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3958000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3960000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3962000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3968000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3970000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3974000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3976000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3978000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3980000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3982000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3984000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3986000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3988000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3990000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3992000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3994000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3996000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3998000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4000000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4002000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4004000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4006000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 4008000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4010000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 4012000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4014000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 4016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4018000
2001 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v:45: $finish called at 4038000 (1ps)
INFO: SPR: Post-PnR simulation for design: accumulator had ended
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: accumulator
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.47 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Incr Slack updates 1 in 2.624e-06 sec
Full Max Req/Worst Slack updates 1 in 2.911e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.028e-06 sec
Flow timing analysis took 0.00228575 seconds (0.00221983 STA, 6.5915e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 0.68 seconds (max_rss 57.6 MiB)
Incr Slack updates 1 in 3.112e-06 sec
Full Max Req/Worst Slack updates 1 in 5.448e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.318e-06 sec
INFO: TMN: Design accumulator is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: accumulator
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s pw_extract.ys -l accumulator_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v' to AST representation.
Generating RTLIL representation for module `\accumulator_post_synth'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 12
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : \$auto$clkbufmap.cc:298:execute$680[10] 
  Number of cells with no clock: 2
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
Warning: Error opening the SDC constraint file.
LUTs: 4
	Enabled : 4 : \clk : 0.125 : Typical
DFFs: 4
	Enabled 4 \clk 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
IOs: 5
	1 \clk Input Clock  \clk
	1 \reset Input SDR  \clk
	1 \subtract_i Input SDR  \clk
	2 \A Input SDR  \clk
	2 \P Output SDR  \clk

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.105243s

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7cbcb3c9a4, CPU: user 0.05s system 0.02s, MEM: 19.31 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 19x read_verilog (0 sec), 5% 1x pow_extract (0 sec), ...
INFO: PWR: Design accumulator is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "accumulator" on device "GEMINI_COMPACT_10x8"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/openfpga -batch -f accumulator.openfpga
Reading script file accumulator.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top accumulator
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top accumulator

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 58.5 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.47 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Incr Slack updates 1 in 2.862e-06 sec
Full Max Req/Worst Slack updates 1 in 2.867e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.046e-06 sec
Flow timing analysis took 0.00456216 seconds (0.004492 STA, 7.0156e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.69 seconds (max_rss 58.8 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 173: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 174: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 62.7 MiB, delta_rss +3.8 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.3 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.3 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.5 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 175: Override the previous node 'IPIN:46366 side: (TOP,) (2,4,0)0)' by previous node 'IPIN:46360 side: (TOP,) (2,4,0)0)' for node 'SINK:46298  (2,4,0)0)' with in routing context annotation!
Warning 176: Override the previous node 'IPIN:46380 side: (RIGHT,) (2,4,0)0)' by previous node 'IPIN:46376 side: (RIGHT,) (2,4,0)0)' for node 'SINK:46299  (2,4,0)0)' with in routing context annotation!
Done with 75 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 65.5 MiB, delta_rss +0.3 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.30 seconds (max_rss 67.6 MiB, delta_rss +2.1 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.15 seconds (max_rss 68.4 MiB, delta_rss +0.8 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 68.6 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.63 seconds (max_rss 68.6 MiB, delta_rss +5.7 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 1.85 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.3 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 70.7 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.17 seconds (max_rss 87.2 MiB, delta_rss +16.5 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.12 seconds (max_rss 98.8 MiB, delta_rss +11.6 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 104.5 MiB, delta_rss +5.7 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 105.5 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.0 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.5 MiB, delta_rss +0.5 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.51 seconds (max_rss 134.9 MiB, delta_rss +28.4 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 134.9 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 139.5 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.06 seconds (max_rss 152.2 MiB, delta_rss +12.7 MiB)
# Build FPGA fabric module took 1.23 seconds (max_rss 152.2 MiB, delta_rss +53.4 MiB)
Build fabric module graph took 1.53 seconds (max_rss 152.2 MiB, delta_rss +83.6 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$306$li1_li1'...Warning 177: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$P[0]'...Warning 178: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$P[1]'...Warning 179: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$696'...Warning 180: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$695'...Warning 181: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$694'...Warning 182: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$697'...Warning 183: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$693'...Warning 184: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$auto$clkbufmap.cc:298:execute$680'...Warning 185: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$A[0]'...Warning 186: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$A[1]'...Warning 187: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$subtract_i'...Warning 188: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$reset'...Warning 189: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_accumulator'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_accumulator'
 took 0.42 seconds (max_rss 162.5 MiB, delta_rss +10.1 MiB)

Build non-fabric bitstream for implementation 'fabric_accumulator'


Build non-fabric bitstream for implementation 'fabric_accumulator'
 took 0.01 seconds (max_rss 162.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.10 seconds (max_rss 177.4 MiB, delta_rss +14.9 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 190: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 191: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 177.7 MiB, delta_rss +0.0 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 192: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 177.7 MiB, delta_rss +0.0 MiB)

Command line to eSetting, missing, default vlaue to ZERO for attribute type RATE
Setting, missing, default vlaue to ZERO for attribute type MASTER_SLAVE
Setting, missing, default vlaue to ZERO for attribute type PEER_IS_ON
Setting, missing, default vlaue to ZERO for attribute type TX_CLOCK_IO
Setting, missing, default vlaue to ZERO for attribute type TX_DDR_MODE
Setting, missing, default vlaue to ZERO for attribute type TX_BYPASS
Setting, missing, default vlaue to ZERO for attribute type TX_CLK_PHASE
Setting, missing, default vlaue to ZERO for attribute type TX_DLY
Setting, missing, default vlaue to ZERO for attribute type RX_DDR_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_BYPASS
Setting, missing, default vlaue to ZERO for attribute type RX_DLY
Setting, missing, default vlaue to ZERO for attribute type RX_DPA_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_MIPI_MODE
Setting, missing, default vlaue to ZERO for attribute type TX_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_CLOCK_IO
Setting, missing, default vlaue to ZERO for attribute type DFEN
Setting, missing, default vlaue to ZERO for attribute type SR
Setting, missing, default vlaue to ZERO for attribute type PE
Setting, missing, default vlaue to ZERO for attribute type PUD
Setting, missing, default vlaue to ZERO for attribute type DFODTEN
Setting, missing, default vlaue to ZERO for attribute type MC
xecute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.24 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 2.767e-06 sec
Full Max Req/Worst Slack updates 1 in 4.629e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.881e-06 sec
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  i8 
Creating net with name:  i9 
Creating net with name:  i10 
Creating net with name:  i11 
Creating net with name:  i12 
Creating net with name:  i13 
Creating net with name:  i14 
Creating net with name:  i15 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  i8 
Creating net with name:  i9 
Creating net with name:  i10 
Creating net with name:  i11 
Creating net with name:  i12 
Creating net with name:  i13 
Creating net with name:  i14 
Creating net with name:  i15 
Creating net with name:  i16 
Creating net with name:  i17 
Creating net with name:  i18 
Creating net with name:  i19 
Creating net with name:  i20 
Creating net with name:  i21 
Creating net with name:  i22 
Creating net with name:  i23 
Creating net with name:  i24 
Creating net with name:  i25 
Creating net with name:  i26 
Creating net with name:  i27 
Creating net with name:  i28 
Creating net with name:  i29 
Creating net with name:  i30 
Creating net with name:  i31 
Creating net with name:  system_reset_n 
Creating net with name:  pll_lock 
Creating net with name:  cfg_rate_sel_bit3 
Creating net with name:  cfg_rate_sel_bit2 
Creating net with name:  cfg_rate_sel_bit1 
Creating net with name:  cfg_rate_sel_bit0 
Creating net with name:  cfg_done 
Creating net with name:  cfg_dif 
Creating net with name:  cfg_mipi_mode 
Creating net with name:  cfg_tx_clk_phase_bit1 
Creating net with name:  cfg_tx_clk_phase_bit0 
Creating net with name:  cfg_peer_is_on 
Creating net with name:  cfg_tx_bypass 
Creating net with name:  cfg_rx_bypass 
Creating net with name:  cfg_tx_mode 
Creating net with name:  cfg_rx_mode 
Creating net with name:  cfg_rx_use_rx_clk_io 
Creating net with name:  cfg_tx_dly_bit5 
Creating net with name:  cfg_tx_dly_bit4 
Creating net with name:  cfg_tx_dly_bit3 
Creating net with name:  cfg_tx_dly_bit2 
Creating net with name:  cfg_tx_dly_bit1 
Creating net with name:  cfg_tx_dly_bit0 
Creating net with name:  cfg_rx_dly_bit5 
Creating net with name:  cfg_rx_dly_bit4 
Creating net with name:  cfg_rx_dly_bit3 
Creating net with name:  cfg_rx_dly_bit2 
Creating net with name:  cfg_rx_dly_bit1 
Creating net with name:  cfg_rx_dly_bit0 
Creating net with name:  cfg_tx_ddr_mode_bit1 
Creating net with name:  cfg_tx_ddr_mode_bit0 
Creating net with name:  cfg_rx_ddr_mode_bit1 
Creating net with name:  cfg_rx_ddr_mode_bit0 
Creating net with name:  fast_clk 
Creating net with name:  i2g_rx_in 
Creating net with name:  fast_phase_clk_0 
Creating net with name:  fast_phase_clk_1 
Creating net with name:  fast_phase_clk_2 
Creating net with name:  fast_phase_clk_3 
Creating net with name:  f2g_tx_reset_n 
Creating net with name:  f2g_trx_core_clk 
Creating net with name: Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_A_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_A_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_A_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_PGEN_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_PGEN_0
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_EN_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_EN_0
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_RCAL_MSTR_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_RCAL_MSTR_0
Setting, missing, default vlaue to ZERO for attribute type hv_cfg_EN_BK1
Setting, missing, default vlaue to ZERO for attribute type hv_cfg_EN_BK0
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hv_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hv_bank_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hp_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hp_bank_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_hv
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_rosc
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_div
Setting, missing, default vlaue to ZERO for attribute type pll_DACEN
Setting, missing, default vlaue to ZERO for attribute type pll_DSMEN
Setting, missing, default vlaue to ZERO for attribute type pll_POSTDIV2
Setting, missing, default vlaue to ZERO for attribute type pll_POSTDIV1
Setting, missing, default vlaue to ZERO for attribute type pll_PLLEN
Setting, missing, default vlaue to ZERO for attribute type pll_REFDIV
Setting, missing, default vlaue to ZERO for attribute type pll_FBDIV
Setting, missing, default vlaue to ZERO for attribute type pll_FRAC
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALEN
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWFASTCAL
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALCNT
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALIN
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALBYP
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_cal
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_ib_cop
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_pd
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_bgr
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_rsv
Setting, missing, default vlaue to ZERO for attribute type CDR_CLK_ROOT_SEL_B
Setting, missing, default vlaue to ZERO for attribute type CDR_CLK_ROOT_SEL_A
Setting, missing, default vlaue to ZERO for attribute type CORE_CLK_ROOT_SEL_B
Setting, missing, default vlaue to ZERO for attribute type CORE_CLK_ROOT_SEL_A
 f2g_tx_dly_ld 
Creating net with name:  f2g_tx_dly_adj 
Creating net with name:  f2g_tx_dly_inc 
Creating net with name:  f2g_tx_oe 
Creating net with name:  f2g_tx_out_bit9 
Creating net with name:  f2g_tx_out_bit8 
Creating net with name:  f2g_tx_out_bit7 
Creating net with name:  f2g_tx_out_bit6 
Creating net with name:  f2g_tx_out_bit5 
Creating net with name:  f2g_tx_out_bit4 
Creating net with name:  f2g_tx_out_bit3 
Creating net with name:  f2g_tx_out_bit2 
Creating net with name:  f2g_tx_out_bit1 
Creating net with name:  f2g_tx_out_bit0 
Creating net with name:  f2g_in_en 
Creating net with name:  f2g_tx_dvalid 
Creating net with name:  f2g_tx_clk_en 
Creating net with name:  f2g_rx_reset_n 
Creating net with name:  f2g_rx_sfifo_reset 
Creating net with name:  f2g_rx_dly_ld 
Creating net with name:  f2g_rx_dly_adj 
Creating net with name:  f2g_rx_dly_inc 
Creating net with name:  f2g_rx_bitslip_adj 
Creating net with name:  cfg_rx_dpa_mode_bit1 
Creating net with name:  cfg_rx_dpa_mode_bit0 
Creating net with name:  f2g_rx_dpa_restart 
Creating net with name:  fast_clk_sync_in 
Creating net with name:  fast_cdr_clk_sync_in 
Creating net with name:  peer_data_in_bit4 
Creating net with name:  peer_data_in_bit3 
Creating net with name:  peer_data_in_bit2 
Creating net with name:  peer_data_in_bit1 
Creating net with name:  peer_data_in_bit0 
Creating net with name:  fast_clk_sync_out 
Creating net with name:  fast_cdr_clk_sync_out 
Creating net with name:  g2i_tx_out 
Creating net with name:  g2i_tx_oe 
Creating net with name:  g2i_tx_clk 
Creating net with name:  g2i_ie 
Creating net with name:  cdr_clk 
Creating net with name:  g2f_tx_dly_tap_bit5 
Creating net with name:  g2f_tx_dly_tap_bit4 
Creating net with name:  g2f_tx_dly_tap_bit3 
Creating net with name:  g2f_tx_dly_tap_bit2 
Creating net with name:  g2f_tx_dly_tap_bit1 
Creating net with name:  g2f_tx_dly_tap_bit0 
Creating net with name:  g2f_core_clk 
Creating net with name:  g2f_rx_cdr_core_clk 
Creating net with name:  g2f_rx_dpa_lock 
Creating net with name:  g2f_rx_dpa_error 
Creating net with name:  g2f_rx_dpa_phase_bit2 
Creating net with name:  g2f_rx_dpa_phase_bit1 
Creating net with name:  g2f_rx_dpa_phase_bit0 
Creating net with name:  } 
Creating net with name:  g2f_rx_dly_tap_bit5 
Creating net with name:  g2f_rx_dly_tap_bit4 
Creating net with name:  g2f_rx_dly_tap_bit3 
Creating net with name:  g2f_rx_in_bit9 
Creating net with name:  g2f_rx_in_bit8 
Creating net with name:  g2f_rx_in_bit7 
Creating net with name:  g2f_rx_in_bit6 
Creating net with name:  g2f_rx_in_bit5 
Creating net with name:  g2f_rx_in_bit4 
Creating net with name:  g2f_rx_in_bit3 
Creating net with name:  g2f_rx_in_bit2 
Creating net with name:  g2f_rx_in_bit1 
Creating net with name:  g2f_rx_in_bit0 
Creating net with name:  g2f_rx_dvalid 
Creating net with name:  vco_clk_0 
Creating net with name:  vco_clk_1 
Creating net with name:  rx_io_clk_0_0 
Creating net with name:  rx_io_clk_0_1 
Creating net with name:  rx_io_clk_1_0 
Creating net with name:  rx_io_clk_1_1 
Creating net with name:  rx_io_clk_2_0 
Creating net with name:  rx_io_clk_2_1 
Creating net with name:  fast_phase_clk_0 
Creating net with name:  fast_phase_clk_1 
Creating net with name:  fast_phase_clk_2 
Creating net with name:  fast_phase_clk_3 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  rosc_clk 
Creating net with name:  hp_rx_io_clk_0 
Creating net with name:  hp_rx_io_clk_1 
Creating net with name:  hv_rx_io_clk_0 
Creating net with name:  hv_rx_io_clk_1 
Creating net with name:  hv_rx_io_clk_2 
Creating net with name:  pll_refmux_out 
Creating net with name:  pll_FREF 
Creating net with name:  pll_FOUTVCO 
Creating net with name:  pll_LOCK 
Creating net with name:  pll_FOUT_0 
Creating net with name:  pll_FOUT_1 
Creating net with name:  pll_FOUT_2 
Creating net with name:  pll_FOUT_3 
Creating net with name:  bank_osc_clk 
Creating net with name:  core_clk_in_bit0 
Creating net with name:  core_clk_in_bit1 
Creating net with name:  core_clk_in_bit2 
Creating net with name:  core_clk_in_bit3 
Creating net with name:  core_clk_in_bit4 
Creating net with name:  core_clk_in_bit5 
Creating net with name:  core_clk_in_bit6 
Creating net with name:  core_clk_in_bit7 
Creating net with name:  core_clk_in_bit8 
Creating net with name:  core_clk_in_bit9 
Creating net with name:  core_clk_in_bit10 
Creating net with name:  core_clk_in_bit11 
Creating net with name:  core_clk_in_bit12 
Creating net with name:  core_clk_in_bit13 
Creating net with name:  core_clk_in_bit14 
Creating net with name:  core_clk_in_bit15 
Creating net with name:  core_clk_in_bit16 
Creating net with name:  core_clk_in_bit17 
Creating net with name:  core_clk_in_bit18 
Creating net with name:  core_clk_in_bit19 
Creating net with name:  core_clk_in_bit20 
Creating net with name:  core_clk_in_bit21 
Creating net with name:  core_clk_in_bit22 
Creating net with name:  core_clk_in_bit23 
Creating net with name:  core_clk_in_bit24 
Creating net with name:  core_clk_in_bit25 
Creating net with name:  core_clk_in_bit26 
Creating net with name:  core_clk_in_bit27 
Creating net with name:  core_clk_in_bit28 
Creating net with name:  core_clk_in_bit29 
Creating net with name:  core_clk_in_bit30 
Creating net with name:  core_clk_in_bit31 
Creating net with name:  core_clk_in_bit32 
Creating net with name:  core_clk_in_bit33 
Creating net with name:  core_clk_in_bit34 
Creating net with name:  core_clk_in_bit35 
Creating net with name:  core_clk_in_bit36 
Creating net with name:  core_clk_in_bit37 
Creating net with name:  core_clk_in_bit38 
Creating net with name:  core_clk_in_bit39 
Creating net with name:  core_clk_in_bit40 
Creating net with name:  cdr_clk_in_bit0 
Creating net with name:  cdr_clk_in_bit1 
Creating net with name:  cdr_clk_in_bit2 
Creating net with name:  cdr_clk_in_bit3 
Creating net with name:  cdr_clk_in_bit4 
Creating net with name:  cdr_clk_in_bit5 
Creating net with name:  cdr_clk_in_bit6 
Creating net with name:  cdr_clk_in_bit7 
Creating net with name:  cdr_clk_in_bit8 
Creating net with name:  cdr_clk_in_bit9 
Creating net with name:  cdr_clk_in_bit10 
Creating net with name:  cdr_clk_in_bit11 
Creating net with name:  cdr_clk_in_bit12 
Creating net with name:  cdr_clk_in_bit13 
Creating net with name:  cdr_clk_in_bit14 
Creating net with name:  cdr_clk_in_bit15 
Creating net with name:  cdr_clk_in_bit16 
Creating net with name:  cdr_clk_in_bit17 
Creating net with name:  cdr_clk_in_bit18 
Creating net with name:  cdr_clk_in_bit19 
Creating net with name:  cdr_clk_in_bit20 
Creating net with name:  cdr_clk_in_bit21 
Creating net with name:  cdr_clk_in_bit22 
Creating net with name:  cdr_clk_in_bit23 
Creating net with name:  cdr_clk_in_bit24 
Creating net with name:  cdr_clk_in_bit25 
Creating net with name:  cdr_clk_in_bit26 
Creating net with name:  cdr_clk_in_bit27 
Creating net with name:  cdr_clk_in_bit28 
Creating net with name:  cdr_clk_in_bit29 
Creating net with name:  cdr_clk_in_bit30 
Creating net with name:  cdr_clk_in_bit31 
Creating net with name:  cdr_clk_in_bit32 
Creating net with name:  cdr_clk_in_bit33 
Creating net with name:  cdr_clk_in_bit34 
Creating net with name:  cdr_clk_in_bit35 
Creating net with name:  cdr_clk_in_bit36 
Creating net with name:  cdr_clk_in_bit37 
Creating net with name:  cdr_clk_in_bit38 
Creating net with name:  cdr_clk_in_bit39 
Creating net with name:  cdr_clk_in_bit40 
Creating net with name:  root_core_clk_0 
Creating net with name:  root_core_clk_1 
Creating net with name:  root_cdr_clk_0 
Creating net with name:  root_cdr_clk_1 
Creating net with name:  root_mux_clk_out 
Creating net with name:  root_clk_in_bit0 
Creating net with name:  root_clk_in_bit1 
Creating net with name:  root_clk_in_bit2 
Creating net with name:  root_clk_in_bit3 
Creating net with name:  root_clk_in_bit4 
Creating net with name:  root_clk_in_bit5 
Creating net with name:  root_clk_in_bit6 
Creating net with name:  root_clk_in_bit7 
Creating net with name:  root_clk_in_bit8 
Creating net with name:  root_clk_in_bit9 
Creating net with name:  root_clk_in_bit10 
Creating net with name:  root_clk_in_bit11 
Creating net with name:  root_clk_in_bit12 
Creating net with name:  root_clk_in_bit13 
Creating net with name:  root_clk_in_bit14 
Creating net with name:  root_clk_in_bit15 
Creating net with name:  root_clk_in_bit16 
Creating net with name:  root_clk_in_bit17 
Creating net with name:  root_clk_in_bit18 
Creating net with name:  root_clk_in_bit19 
Creating net with name:  root_clk_in_bit20 
Creating net with name:  root_clk_in_bit21 
Creating net with name:  root_clk_in_bit22 
Creating net with name:  root_clk_in_bit23 
Creating net with name:  root_clk_in_bit24 
Creating net with name:  root_clk_in_bit25 
Creating net with name:  root_clk_in_bit26 
Creating net with name:  root_clk_in_bit27 
Creating net with name:  root_clk_in_bit28 
Creating net with name:  root_clk_in_bit29 
Creating net with name:  root_clk_in_bit30 
Creating net with name:  root_clk_in_bit31 
Creating net with name:  root_clk_in_bit32 
Creating net with name:  root_clk_in_bit33 
Creating net with name:  root_clk_in_bit34 
Creating net with name:  root_clk_in_bit35 
Creating net with name:  root_clk_in_bit36 
Creating net with name:  root_clk_in_bit37 
Creating net with name:  root_clk_in_bit38 
Creating net with name:  root_clk_in_bit39 
Creating net with name:  root_clk_in_bit40 
Creating net with name:  root_clk_in_bit41 
Creating net with name:  root_clk_in_bit42 
Creating net with name:  root_clk_in_bit43 
Creating net with name:  root_clk_in_bit44 
Creating net with name:  root_clk_in_bit45 
Creating net with name:  root_clk_in_bit46 
Creating net with name:  root_clk_in_bit47 
Creating net with name:  root_clk_in_bit48 
Creating net with name:  root_clk_in_bit49 
Creating net with name:  root_clk_in_bit50 
Creating net with name:  root_clk_in_bit51 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_vl_0_rx_io_clk_bit1 
Creating net with name:  hv_vl_0_rx_io_clk_bit0 
Creating net with name:  hv_vl_1_rx_io_clk_bit1 
Creating net with name:  hv_vl_1_rx_io_clk_bit0 
Creating net with name:  hv_vl_0_root_core_clk_bit1 
Creating net with name:  hv_vl_0_root_core_clk_bit0 
Creating net with name:  hv_vl_1_root_core_clk_bit1 
Creating net with name:  hv_vl_1_root_core_clk_bit0 
Creating net with name:  hv_vr_0_root_core_clk_bit1 
Creating net with name:  hv_vr_0_root_core_clk_bit0 
Creating net with name:  hv_vr_1_root_core_clk_bit1 
Creating net with name:  hv_vr_1_root_core_clk_bit0 
Creating net with name:  hv_vl_0_root_cdr_clk_bit1 
Creating net with name:  hv_vl_0_root_cdr_clk_bit0 
Creating net with name:  hv_vl_1_root_cdr_clk_bit1 
Creating net with name:  hv_vl_1_root_cdr_clk_bit0 
Creating net with name:  hv_vr_0_root_cdr_clk_bit1 
Creating net with name:  hv_vr_0_root_cdr_clk_bit0 
Creating net with name:  hv_vr_1_root_cdr_clk_bit1 
Creating net with name:  hv_vr_1_root_cdr_clk_bit0 
Creating net with name:  bottom_2_f2a_bit0 
Creating net with name:  bottom_2_f2a_bit1 
Creating net with name:  bottom_2_f2a_bit2 
Creating net with name:  bottom_2_f2a_bit3 
Creating net with name:  bottom_2_f2a_bit4 
Creating net with name:  bottom_2_f2a_bit5 
Creating net with name:  bottom_2_f2a_bit6 
Creating net with name:  bottom_2_f2a_bit7 
Creating net with name:  bottom_2_f2a_bit8 
Creating net with name:  bottom_2_f2a_bit9 
Creating net with name:  bottom_2_f2a_bit10 
Creating net with name:  bottom_2_f2a_bit11 
Creating net with name:  bottom_2_f2a_bit12 
Creating net with name:  bottom_2_f2a_bit13 
Creating net with name:  bottom_2_f2a_bit14 
Creating net with name:  bottom_2_f2a_bit15 
Creating net with name:  bottom_2_f2a_bit16 
Creating net with name:  bottom_2_f2a_bit17 
Creating net with name:  bottom_2_f2a_bit18 
Creating net with name:  bottom_2_f2a_bit19 
Creating net with name:  bottom_2_f2a_bit20 
Creating net with name:  bottom_2_f2a_bit21 
Creating net with name:  bottom_2_f2a_bit22 
Creating net with name:  bottom_2_f2a_bit23 
Creating net with name:  bottom_2_f2a_bit24 
Creating net with name:  bottom_2_f2a_bit25 
Creating net with name:  bottom_2_f2a_bit26 
Creating net with name:  bottom_2_f2a_bit27 
Creating net with name:  bottom_2_f2a_bit28 
Creating net with name:  bottom_2_f2a_bit29 
Creating net with name:  bottom_2_f2a_bit30 
Creating net with name:  bottom_2_f2a_bit31 
Creating net with name:  bottom_2_f2a_bit32 
Creating net with name:  bottom_2_f2a_bit33 
Creating net with name:  bottom_2_f2a_bit34 
Creating net with name:  bottom_2_f2a_bit35 
Creating net with name:  bottom_2_f2a_bit36 
Creating net with name:  bottom_2_f2a_bit37 
Creating net with name:  bottom_2_f2a_bit38 
Creating net with name:  bottom_2_f2a_bit39 
Creating net with name:  bottom_2_f2a_bit40 
Creating net with name:  bottom_2_f2a_bit41 
Creating net with name:  bottom_2_f2a_bit42 
Creating net with name:  bottom_2_f2a_bit43 
Creating net with name:  bottom_2_f2a_bit44 
Creating net with name:  bottom_2_f2a_bit45 
Creating net with name:  bottom_2_f2a_bit46 
Creating net with name:  bottom_2_f2a_bit47 
Creating net with name:  bottom_2_f2a_bit48 
Creating net with name:  bottom_3_f2a_bit0 
Creating net with name:  bottom_3_f2a_bit1 
Creating net with name:  bottom_3_f2a_bit2 
Creating net with name:  bottom_3_f2a_bit3 
Creating net with name:  bottom_3_f2a_bit4 
Creating net with name:  bottom_3_f2a_bit5 
Creating net with name:  bottom_3_f2a_bit6 
Creating net with name:  bottom_3_f2a_bit7 
Creating net with name:  bottom_3_f2a_bit8 
Creating net with name:  bottom_3_f2a_bit9 
Creating net with name:  bottom_3_f2a_bit10 
Creating net with name:  bottom_3_f2a_bit11 
Creating net with name:  bottom_3_f2a_bit12 
Creating net with name:  bottom_3_f2a_bit13 
Creating net with name:  bottom_3_f2a_bit14 
Creating net with name:  bottom_3_f2a_bit15 
Creating net with name:  bottom_3_f2a_bit16 
Creating net with name:  bottom_3_f2a_bit17 
Creating net with name:  bottom_3_f2a_bit18 
Creating net with name:  bottom_3_f2a_bit19 
Creating net with name:  bottom_3_f2a_bit20 
Creating net with name:  bottom_3_f2a_bit21 
Creating net with name:  bottom_3_f2a_bit22 
Creating net with name:  bottom_3_f2a_bit23 
Creating net with name:  bottom_3_f2a_bit24 
Creating net with name:  bottom_3_f2a_bit25 
Creating net with name:  bottom_3_f2a_bit26 
Creating net with name:  bottom_3_f2a_bit27 
Creating net with name:  bottom_3_f2a_bit28 
Creating net with name:  bottom_3_f2a_bit29 
Creating net with name:  bottom_3_f2a_bit30 
Creating net with name:  bottom_3_f2a_bit31 
Creating net with name:  bottom_3_f2a_bit32 
Creating net with name:  bottom_3_f2a_bit33 
Creating net with name:  bottom_3_f2a_bit34 
Creating net with name:  bottom_3_f2a_bit35 
Creating net with name:  bottom_3_f2a_bit36 
Creating net with name:  bottom_3_f2a_bit37 
Creating net with name:  bottom_3_f2a_bit38 
Creating net with name:  bottom_3_f2a_bit39 
Creating net with name:  bottom_3_f2a_bit40 
Creating net with name:  bottom_3_f2a_bit41 
Creating net with name:  bottom_3_f2a_bit42 
Creating net with name:  bottom_3_f2a_bit43 
Creating net with name:  bottom_3_f2a_bit44 
Creating net with name:  bottom_3_f2a_bit45 
Creating net with name:  bottom_3_f2a_bit46 
Creating net with name:  bottom_3_f2a_bit47 
Creating net with name:  bottom_3_f2a_bit48 
Creating net with name:  bottom_5_f2a_bit0 
Creating net with name:  bottom_5_f2a_bit1 
Creating net with name:  bottom_5_f2a_bit2 
Creating net with name:  bottom_5_f2a_bit3 
Creating net with name:  bottom_5_f2a_bit4 
Creating net with name:  bottom_5_f2a_bit5 
Creating net with name:  bottom_5_f2a_bit6 
Creating net with name:  bottom_5_f2a_bit7 
Creating net with name:  bottom_5_f2a_bit8 
Creating net with name:  bottom_5_f2a_bit9 
Creating net with name:  bottom_5_f2a_bit10 
Creating net with name:  bottom_5_f2a_bit11 
Creating net with name:  bottom_5_f2a_bit12 
Creating net with name:  bottom_5_f2a_bit13 
Creating net with name:  bottom_5_f2a_bit14 
Creating net with name:  bottom_5_f2a_bit15 
Creating net with name:  bottom_5_f2a_bit16 
Creating net with name:  bottom_5_f2a_bit17 
Creating net with name:  bottom_5_f2a_bit18 
Creating net with name:  bottom_5_f2a_bit19 
Creating net with name:  bottom_5_f2a_bit20 
Creating net with name:  bottom_5_f2a_bit21 
Creating net with name:  bottom_5_f2a_bit22 
Creating net with name:  bottom_5_f2a_bit23 
Creating net with name:  bottom_5_f2a_bit24 
Creating net with name:  bottom_5_f2a_bit25 
Creating net with name:  bottom_5_f2a_bit26 
Creating net with name:  bottom_5_f2a_bit27 
Creating net with name:  bottom_5_f2a_bit28 
Creating net with name:  bottom_5_f2a_bit29 
Creating net with name:  bottom_5_f2a_bit30 
Creating net with name:  bottom_5_f2a_bit31 
Creating net with name:  bottom_5_f2a_bit32 
Creating net with name:  bottom_5_f2a_bit33 
Creating net with name:  bottom_5_f2a_bit34 
Creating net with name:  bottom_5_f2a_bit35 
Creating net with name:  bottom_5_f2a_bit36 
Creating net with name:  bottom_5_f2a_bit37 
Creating net with name:  bottom_5_f2a_bit38 
Creating net with name:  bottom_5_f2a_bit39 
Creating net with name:  bottom_5_f2a_bit40 
Creating net with name:  bottom_5_f2a_bit41 
Creating net with name:  bottom_5_f2a_bit42 
Creating net with name:  bottom_5_f2a_bit43 
Creating net with name:  bottom_5_f2a_bit44 
Creating net with name:  bottom_5_f2a_bit45 
Creating net with name:  bottom_5_f2a_bit46 
Creating net with name:  bottom_5_f2a_bit47 
Creating net with name:  bottom_5_f2a_bit48 
Creating net with name:  bottom_6_f2a_bit0 
Creating net with name:  bottom_6_f2a_bit1 
Creating net with name:  bottom_6_f2a_bit2 
Creating net with name:  bottom_6_f2a_bit3 
Creating net with name:  bottom_6_f2a_bit4 
Creating net with name:  bottom_6_f2a_bit5 
Creating net with name:  bottom_6_f2a_bit6 
Creating net with name:  bottom_6_f2a_bit7 
Creating net with name:  bottom_6_f2a_bit8 
Creating net with name:  bottom_6_f2a_bit9 
Creating net with name:  bottom_6_f2a_bit10 
Creating net with name:  bottom_6_f2a_bit11 
Creating net with name:  bottom_6_f2a_bit12 
Creating net with name:  bottom_6_f2a_bit13 
Creating net with name:  bottom_6_f2a_bit14 
Creating net with name:  bottom_6_f2a_bit15 
Creating net with name:  bottom_6_f2a_bit16 
Creating net with name:  bottom_6_f2a_bit17 
Creating net with name:  bottom_6_f2a_bit18 
Creating net with name:  bottom_6_f2a_bit19 
Creating net with name:  bottom_6_f2a_bit20 
Creating net with name:  bottom_6_f2a_bit21 
Creating net with name:  bottom_6_f2a_bit22 
Creating net with name:  bottom_6_f2a_bit23 
Creating net with name:  bottom_6_f2a_bit24 
Creating net with name:  bottom_6_f2a_bit25 
Creating net with name:  bottom_6_f2a_bit26 
Creating net with name:  bottom_6_f2a_bit27 
Creating net with name:  bottom_6_f2a_bit28 
Creating net with name:  bottom_6_f2a_bit29 
Creating net with name:  bottom_6_f2a_bit30 
Creating net with name:  bottom_6_f2a_bit31 
Creating net with name:  bottom_6_f2a_bit32 
Creating net with name:  bottom_6_f2a_bit33 
Creating net with name:  bottom_6_f2a_bit34 
Creating net with name:  bottom_6_f2a_bit35 
Creating net with name:  bottom_6_f2a_bit36 
Creating net with name:  bottom_6_f2a_bit37 
Creating net with name:  bottom_6_f2a_bit38 
Creating net with name:  bottom_6_f2a_bit39 
Creating net with name:  bottom_6_f2a_bit40 
Creating net with name:  bottom_6_f2a_bit41 
Creating net with name:  bottom_6_f2a_bit42 
Creating net with name:  bottom_6_f2a_bit43 
Creating net with name:  bottom_6_f2a_bit44 
Creating net with name:  bottom_6_f2a_bit45 
Creating net with name:  bottom_6_f2a_bit46 
Creating net with name:  bottom_6_f2a_bit47 
Creating net with name:  bottom_6_f2a_bit48 
Creating net with name:  bottom_2_a2f_bit0 
Creating net with name:  bottom_2_a2f_bit1 
Creating net with name:  bottom_2_a2f_bit2 
Creating net with name:  bottom_2_a2f_bit3 
Creating net with name:  bottom_2_a2f_bit4 
Creating net with name:  bottom_2_a2f_bit5 
Creating net with name:  bottom_2_a2f_bit6 
Creating net with name:  bottom_2_a2f_bit7 
Creating net with name:  bottom_2_a2f_bit8 
Creating net with name:  bottom_2_a2f_bit9 
Creating net with name:  bottom_2_a2f_bit10 
Creating net with name:  bottom_2_a2f_bit11 
Creating net with name:  bottom_2_a2f_bit12 
Creating net with name:  bottom_2_a2f_bit13 
Creating net with name:  bottom_2_a2f_bit14 
Creating net with name:  bottom_2_a2f_bit15 
Creating net with name:  bottom_2_a2f_bit16 
Creating net with name:  bottom_2_a2f_bit17 
Creating net with name:  bottom_2_a2f_bit18 
Creating net with name:  bottom_2_a2f_bit19 
Creating net with name:  bottom_2_a2f_bit20 
Creating net with name:  bottom_2_a2f_bit21 
Creating net with name:  bottom_2_a2f_bit22 
Creating net with name:  bottom_2_a2f_bit23 
Creating net with name:  bottom_3_a2f_bit0 
Creating net with name:  bottom_3_a2f_bit1 
Creating net with name:  bottom_3_a2f_bit2 
Creating net with name:  bottom_3_a2f_bit3 
Creating net with name:  bottom_3_a2f_bit4 
Creating net with name:  bottom_3_a2f_bit5 
Creating net with name:  bottom_3_a2f_bit6 
Creating net with name:  bottom_3_a2f_bit7 
Creating net with name:  bottom_3_a2f_bit8 
Creating net with name:  bottom_3_a2f_bit9 
Creating net with name:  bottom_3_a2f_bit10 
Creating net with name:  bottom_3_a2f_bit11 
Creating net with name:  bottom_3_a2f_bit12 
Creating net with name:  bottom_3_a2f_bit13 
Creating net with name:  bottom_3_a2f_bit14 
Creating net with name:  bottom_3_a2f_bit15 
Creating net with name:  bottom_3_a2f_bit16 
Creating net with name:  bottom_3_a2f_bit17 
Creating net with name:  bottom_3_a2f_bit18 
Creating net with name:  bottom_3_a2f_bit19 
Creating net with name:  bottom_3_a2f_bit20 
Creating net with name:  bottom_3_a2f_bit21 
Creating net with name:  bottom_3_a2f_bit22 
Creating net with name:  bottom_3_a2f_bit23 
Creating net with name:  bottom_5_a2f_bit0 
Creating net with name:  bottom_5_a2f_bit1 
Creating net with name:  bottom_5_a2f_bit2 
Creating net with name:  bottom_5_a2f_bit3 
Creating net with name:  bottom_5_a2f_bit4 
Creating net with name:  bottom_5_a2f_bit5 
Creating net with name:  bottom_5_a2f_bit6 
Creating net with name:  bottom_5_a2f_bit7 
Creating net with name:  bottom_5_a2f_bit8 
Creating net with name:  bottom_5_a2f_bit9 
Creating net with name:  bottom_5_a2f_bit10 
Creating net with name:  bottom_5_a2f_bit11 
Creating net with name:  bottom_5_a2f_bit12 
Creating net with name:  bottom_5_a2f_bit13 
Creating net with name:  bottom_5_a2f_bit14 
Creating net with name:  bottom_5_a2f_bit15 
Creating net with name:  bottom_5_a2f_bit16 
Creating net with name:  bottom_5_a2f_bit17 
Creating net with name:  bottom_5_a2f_bit18 
Creating net with name:  bottom_5_a2f_bit19 
Creating net with name:  bottom_5_a2f_bit20 
Creating net with name:  bottom_5_a2f_bit21 
Creating net with name:  bottom_5_a2f_bit22 
Creating net with name:  bottom_5_a2f_bit23 
Creating net with name:  bottom_6_a2f_bit0 
Creating net with name:  bottom_6_a2f_bit1 
Creating net with name:  bottom_6_a2f_bit2 
Creating net with name:  bottom_6_a2f_bit3 
Creating net with name:  bottom_6_a2f_bit4 
Creating net with name:  bottom_6_a2f_bit5 
Creating net with name:  bottom_6_a2f_bit6 
Creating net with name:  bottom_6_a2f_bit7 
Creating net with name:  bottom_6_a2f_bit8 
Creating net with name:  bottom_6_a2f_bit9 
Creating net with name:  bottom_6_a2f_bit10 
Creating net with name:  bottom_6_a2f_bit11 
Creating net with name:  bottom_6_a2f_bit12 
Creating net with name:  bottom_6_a2f_bit13 
Creating net with name:  bottom_6_a2f_bit14 
Creating net with name:  bottom_6_a2f_bit15 
Creating net with name:  bottom_6_a2f_bit16 
Creating net with name:  bottom_6_a2f_bit17 
Creating net with name:  bottom_6_a2f_bit18 
Creating net with name:  bottom_6_a2f_bit19 
Creating net with name:  bottom_6_a2f_bit20 
Creating net with name:  bottom_6_a2f_bit21 
Creating net with name:  bottom_6_a2f_bit22 
Creating net with name:  bottom_6_a2f_bit23 
Creating net with name:  bottom_real_4_a2f_bit0 
Creating net with name:  bottom_real_4_a2f_bit1 
Creating net with name:  bottom_real_4_a2f_bit2 
Creating net with name:  bottom_real_4_a2f_bit3 
Creating net with name:  bottom_real_4_a2f_bit4 
Creating net with name:  bottom_real_4_a2f_bit5 
Creating net with name:  bottom_real_4_a2f_bit6 
Creating net with name:  bottom_real_4_a2f_bit7 
Creating net with name:  bottom_real_4_a2f_bit8 
Creating net with name:  bottom_real_4_a2f_bit9 
Creating net with name:  bottom_real_4_a2f_bit10 
Creating net with name:  bottom_real_4_a2f_bit11 
Creating net with name:  bottom_real_4_a2f_bit12 
Creating net with name:  bottom_real_4_a2f_bit13 
Creating net with name:  bottom_real_4_a2f_bit14 
Creating net with name:  bottom_real_4_a2f_bit15 
Creating net with name:  bottom_real_4_a2f_bit16 
Creating net with name:  bottom_real_4_a2f_bit17 
Creating net with name:  bottom_real_4_a2f_bit18 
Creating net with name:  bottom_real_4_a2f_bit19 
Creating net with name:  bottom_real_4_a2f_bit20 
Creating net with name:  bottom_real_4_a2f_bit21 
Creating net with name:  bottom_real_4_a2f_bit22 
Creating net with name:  bottom_real_4_a2f_bit23 
Creating net with name:  bottom_real_11_a2f_bit0 
Creating net with name:  bottom_real_11_a2f_bit1 
Creating net with name:  bottom_real_11_a2f_bit2 
Creating net with name:  bottom_real_11_a2f_bit3 
Creating net with name:  bottom_real_11_a2f_bit4 
Creating net with name:  bottom_real_11_a2f_bit5 
Creating net with name:  bottom_real_11_a2f_bit6 
Creating net with name:  bottom_real_11_a2f_bit7 
Creating net with name:  bottom_real_11_a2f_bit8 
Creating net with name:  bottom_real_11_a2f_bit9 
Creating net with name:  bottom_real_11_a2f_bit10 
Creating net with name:  bottom_real_11_a2f_bit11 
Creating net with name:  bottom_real_11_a2f_bit12 
Creating net with name:  bottom_real_11_a2f_bit13 
Creating net with name:  bottom_real_11_a2f_bit14 
Creating net with name:  bottom_real_11_a2f_bit15 
Creating net with name:  bottom_real_11_a2f_bit16 
Creating net with name:  bottom_real_11_a2f_bit17 
Creating net with name:  bottom_real_11_a2f_bit18 
Creating net with name:  bottom_real_11_a2f_bit19 
Creating net with name:  bottom_real_11_a2f_bit20 
Creating net with name:  bottom_real_11_a2f_bit21 
Creating net with name:  bottom_real_11_a2f_bit22 
Creating net with name:  bottom_real_11_a2f_bit23 
Creating net with name:  bottom_real_12_a2f_bit0 
Creating net with name:  bottom_real_12_a2f_bit1 
Creating net with name:  bottom_real_12_a2f_bit2 
Creating net with name:  bottom_real_12_a2f_bit3 
Creating net with name:  bottom_real_12_a2f_bit4 
Creating net with name:  bottom_real_12_a2f_bit5 
Creating net with name:  bottom_real_12_a2f_bit6 
Creating net with name:  bottom_real_12_a2f_bit7 
Creating net with name:  bottom_real_12_a2f_bit8 
Creating net with name:  bottom_real_12_a2f_bit9 
Creating net with name:  bottom_real_12_a2f_bit10 
Creating net with name:  bottom_real_12_a2f_bit11 
Creating net with name:  bottom_real_12_a2f_bit12 
Creating net with name:  bottom_real_12_a2f_bit13 
Creating net with name:  bottom_real_12_a2f_bit14 
Creating net with name:  bottom_real_12_a2f_bit15 
Creating net with name:  bottom_real_12_a2f_bit16 
Creating net with name:  bottom_real_12_a2f_bit17 
Creating net with name:  bottom_real_12_a2f_bit18 
Creating net with name:  bottom_real_12_a2f_bit19 
Creating net with name:  bottom_real_12_a2f_bit20 
Creating net with name:  bottom_real_12_a2f_bit21 
Creating net with name:  bottom_real_12_a2f_bit22 
Creating net with name:  bottom_real_12_a2f_bit23 
Creating net with name:  bottom_real_18_a2f_bit0 
Creating net with name:  bottom_real_18_a2f_bit1 
Creating net with name:  bottom_real_18_a2f_bit2 
Creating net with name:  bottom_real_18_a2f_bit3 
Creating net with name:  bottom_real_18_a2f_bit4 
Creating net with name:  bottom_real_18_a2f_bit5 
Creating net with name:  bottom_real_18_a2f_bit6 
Creating net with name:  bottom_real_18_a2f_bit7 
Creating net with name:  bottom_real_18_a2f_bit8 
Creating net with name:  bottom_real_18_a2f_bit9 
Creating net with name:  bottom_real_18_a2f_bit10 
Creating net with name:  bottom_real_18_a2f_bit11 
Creating net with name:  bottom_real_18_a2f_bit12 
Creating net with name:  bottom_real_18_a2f_bit13 
Creating net with name:  bottom_real_18_a2f_bit14 
Creating net with name:  bottom_real_18_a2f_bit15 
Creating net with name:  bottom_real_18_a2f_bit16 
Creating net with name:  bottom_real_18_a2f_bit17 
Creating net with name:  bottom_real_18_a2f_bit18 
Creating net with name:  bottom_real_18_a2f_bit19 
Creating net with name:  bottom_real_18_a2f_bit20 
Creating net with name:  bottom_real_18_a2f_bit21 
Creating net with name:  bottom_real_18_a2f_bit22 
Creating net with name:  bottom_real_18_a2f_bit23 
Creating net with name:  bottom_real_19_a2f_bit0 
Creating net with name:  bottom_real_19_a2f_bit1 
Creating net with name:  bottom_real_19_a2f_bit2 
Creating net with name:  bottom_real_19_a2f_bit3 
Creating net with name:  bottom_real_19_a2f_bit4 
Creating net with name:  bottom_real_19_a2f_bit5 
Creating net with name:  bottom_real_19_a2f_bit6 
Creating net with name:  bottom_real_19_a2f_bit7 
Creating net with name:  bottom_real_19_a2f_bit8 
Creating net with name:  bottom_real_19_a2f_bit9 
Creating net with name:  bottom_real_19_a2f_bit10 
Creating net with name:  bottom_real_19_a2f_bit11 
Creating net with name:  bottom_real_19_a2f_bit12 
Creating net with name:  bottom_real_19_a2f_bit13 
Creating net with name:  bottom_real_19_a2f_bit14 
Creating net with name:  bottom_real_19_a2f_bit15 
Creating net with name:  bottom_real_19_a2f_bit16 
Creating net with name:  bottom_real_19_a2f_bit17 
Creating net with name:  bottom_real_19_a2f_bit18 
Creating net with name:  bottom_real_19_a2f_bit19 
Creating net with name:  bottom_real_19_a2f_bit20 
Creating net with name:  bottom_real_19_a2f_bit21 
Creating net with name:  bottom_real_19_a2f_bit22 
Creating net with name:  bottom_real_19_a2f_bit23 
Creating net with name:  bottom_real_24_a2f_bit0 
Creating net with name:  bottom_real_24_a2f_bit1 
Creating net with name:  bottom_real_24_a2f_bit2 
Creating net with name:  bottom_real_24_a2f_bit3 
Creating net with name:  bottom_real_24_a2f_bit4 
Creating net with name:  bottom_real_24_a2f_bit5 
Creating net with name:  bottom_real_24_a2f_bit6 
Creating net with name:  bottom_real_24_a2f_bit7 
Creating net with name:  bottom_real_24_a2f_bit8 
Creating net with name:  bottom_real_24_a2f_bit9 
Creating net with name:  bottom_real_24_a2f_bit10 
Creating net with name:  bottom_real_24_a2f_bit11 
Creating net with name:  bottom_real_24_a2f_bit12 
Creating net with name:  bottom_real_24_a2f_bit13 
Creating net with name:  bottom_real_24_a2f_bit14 
Creating net with name:  bottom_real_24_a2f_bit15 
Creating net with name:  bottom_real_24_a2f_bit16 
Creating net with name:  bottom_real_24_a2f_bit17 
Creating net with name:  bottom_real_24_a2f_bit18 
Creating net with name:  bottom_real_24_a2f_bit19 
Creating net with name:  bottom_real_24_a2f_bit20 
Creating net with name:  bottom_real_24_a2f_bit21 
Creating net with name:  bottom_real_24_a2f_bit22 
Creating net with name:  bottom_real_24_a2f_bit23 
Creating net with name:  bottom_real_26_a2f_bit0 
Creating net with name:  bottom_real_26_a2f_bit1 
Creating net with name:  bottom_real_26_a2f_bit2 
Creating net with name:  bottom_real_26_a2f_bit3 
Creating net with name:  bottom_real_26_a2f_bit4 
Creating net with name:  bottom_real_26_a2f_bit5 
Creating net with name:  bottom_real_26_a2f_bit6 
Creating net with name:  bottom_real_26_a2f_bit7 
Creating net with name:  bottom_real_26_a2f_bit8 
Creating net with name:  bottom_real_26_a2f_bit9 
Creating net with name:  bottom_real_26_a2f_bit10 
Creating net with name:  bottom_real_26_a2f_bit11 
Creating net with name:  bottom_real_26_a2f_bit12 
Creating net with name:  bottom_real_26_a2f_bit13 
Creating net with name:  bottom_real_26_a2f_bit14 
Creating net with name:  bottom_real_26_a2f_bit15 
Creating net with name:  bottom_real_26_a2f_bit16 
Creating net with name:  bottom_real_26_a2f_bit17 
Creating net with name:  bottom_real_26_a2f_bit18 
Creating net with name:  bottom_real_26_a2f_bit19 
Creating net with name:  bottom_real_26_a2f_bit20 
Creating net with name:  bottom_real_26_a2f_bit21 
Creating net with name:  bottom_real_26_a2f_bit22 
Creating net with name:  bottom_real_26_a2f_bit23 
Creating net with name:  bottom_real_31_a2f_bit0 
Creating net with name:  bottom_real_31_a2f_bit1 
Creating net with name:  bottom_real_31_a2f_bit2 
Creating net with name:  bottom_real_31_a2f_bit3 
Creating net with name:  bottom_real_31_a2f_bit4 
Creating net with name:  bottom_real_31_a2f_bit5 
Creating net with name:  bottom_real_31_a2f_bit6 
Creating net with name:  bottom_real_31_a2f_bit7 
Creating net with name:  bottom_real_31_a2f_bit8 
Creating net with name:  bottom_real_31_a2f_bit9 
Creating net with name:  bottom_real_31_a2f_bit10 
Creating net with name:  bottom_real_31_a2f_bit11 
Creating net with name:  bottom_real_31_a2f_bit12 
Creating net with name:  bottom_real_31_a2f_bit13 
Creating net with name:  bottom_real_31_a2f_bit14 
Creating net with name:  bottom_real_31_a2f_bit15 
Creating net with name:  bottom_real_31_a2f_bit16 
Creating net with name:  bottom_real_31_a2f_bit17 
Creating net with name:  bottom_real_31_a2f_bit18 
Creating net with name:  bottom_real_31_a2f_bit19 
Creating net with name:  bottom_real_31_a2f_bit20 
Creating net with name:  bottom_real_31_a2f_bit21 
Creating net with name:  bottom_real_31_a2f_bit22 
Creating net with name:  bottom_real_31_a2f_bit23 
Creating net with name:  bottom_real_36_a2f_bit0 
Creating net with name:  bottom_real_36_a2f_bit1 
Creating net with name:  bottom_real_36_a2f_bit2 
Creating net with name:  bottom_real_36_a2f_bit3 
Creating net with name:  bottom_real_36_a2f_bit4 
Creating net with name:  bottom_real_36_a2f_bit5 
Creating net with name:  bottom_real_36_a2f_bit6 
Creating net with name:  bottom_real_36_a2f_bit7 
Creating net with name:  bottom_real_36_a2f_bit8 
Creating net with name:  bottom_real_36_a2f_bit9 
Creating net with name:  bottom_real_36_a2f_bit10 
Creating net with name:  bottom_real_36_a2f_bit11 
Creating net with name:  bottom_real_36_a2f_bit12 
Creating net with name:  bottom_real_36_a2f_bit13 
Creating net with name:  bottom_real_36_a2f_bit14 
Creating net with name:  bottom_real_36_a2f_bit15 
Creating net with name:  bottom_real_36_a2f_bit16 
Creating net with name:  bottom_real_36_a2f_bit17 
Creating net with name:  bottom_real_36_a2f_bit18 
Creating net with name:  bottom_real_36_a2f_bit19 
Creating net with name:  bottom_real_36_a2f_bit20 
Creating net with name:  bottom_real_36_a2f_bit21 
Creating net with name:  bottom_real_36_a2f_bit22 
Creating net with name:  bottom_real_36_a2f_bit23 
Creating net with name:  bottom_real_43_a2f_bit0 
Creating net with name:  bottom_real_43_a2f_bit1 
Creating net with name:  bottom_real_43_a2f_bit2 
Creating net with name:  bottom_real_43_a2f_bit3 
Creating net with name:  bottom_real_43_a2f_bit4 
Creating net with name:  bottom_real_43_a2f_bit5 
Creating net with name:  bottom_real_43_a2f_bit6 
Creating net with name:  bottom_real_43_a2f_bit7 
Creating net with name:  bottom_real_43_a2f_bit8 
Creating net with name:  bottom_real_43_a2f_bit9 
Creating net with name:  bottom_real_43_a2f_bit10 
Creating net with name:  bottom_real_43_a2f_bit11 
Creating net with name:  bottom_real_43_a2f_bit12 
Creating net with name:  bottom_real_43_a2f_bit13 
Creating net with name:  bottom_real_43_a2f_bit14 
Creating net with name:  bottom_real_43_a2f_bit15 
Creating net with name:  bottom_real_43_a2f_bit16 
Creating net with name:  bottom_real_43_a2f_bit17 
Creating net with name:  bottom_real_43_a2f_bit18 
Creating net with name:  bottom_real_43_a2f_bit19 
Creating net with name:  bottom_real_43_a2f_bit20 
Creating net with name:  bottom_real_43_a2f_bit21 
Creating net with name:  bottom_real_43_a2f_bit22 
Creating net with name:  bottom_real_43_a2f_bit23 
Creating net with name:  bottom_real_54_a2f_bit0 
Creating net with name:  bottom_real_54_a2f_bit1 
Creating net with name:  bottom_real_54_a2f_bit2 
Creating net with name:  bottom_real_54_a2f_bit3 
Creating net with name:  bottom_real_54_a2f_bit4 
Creating net with name:  bottom_real_54_a2f_bit5 
Creating net with name:  bottom_real_54_a2f_bit6 
Creating net with name:  bottom_real_54_a2f_bit7 
Creating net with name:  bottom_real_54_a2f_bit8 
Creating net with name:  bottom_real_54_a2f_bit9 
Creating net with name:  bottom_real_54_a2f_bit10 
Creating net with name:  bottom_real_54_a2f_bit11 
Creating net with name:  bottom_real_54_a2f_bit12 
Creating net with name:  bottom_real_54_a2f_bit13 
Creating net with name:  bottom_real_54_a2f_bit14 
Creating net with name:  bottom_real_54_a2f_bit15 
Creating net with name:  bottom_real_54_a2f_bit16 
Creating net with name:  bottom_real_54_a2f_bit17 
Creating net with name:  bottom_real_54_a2f_bit18 
Creating net with name:  bottom_real_54_a2f_bit19 
Creating net with name:  bottom_real_54_a2f_bit20 
Creating net with name:  bottom_real_54_a2f_bit21 
Creating net with name:  bottom_real_54_a2f_bit22 
Creating net with name:  bottom_real_54_a2f_bit23 
Creating net with name:  bottom_real_69_a2f_bit0 
Creating net with name:  bottom_real_69_a2f_bit1 
Creating net with name:  bottom_real_69_a2f_bit2 
Creating net with name:  bottom_real_69_a2f_bit3 
Creating net with name:  bottom_real_69_a2f_bit4 
Creating net with name:  bottom_real_69_a2f_bit5 
Creating net with name:  bottom_real_69_a2f_bit6 
Creating net with name:  bottom_real_69_a2f_bit7 
Creating net with name:  bottom_real_69_a2f_bit8 
Creating net with name:  bottom_real_69_a2f_bit9 
Creating net with name:  bottom_real_69_a2f_bit10 
Creating net with name:  bottom_real_69_a2f_bit11 
Creating net with name:  bottom_real_69_a2f_bit12 
Creating net with name:  bottom_real_69_a2f_bit13 
Creating net with name:  bottom_real_69_a2f_bit14 
Creating net with name:  bottom_real_69_a2f_bit15 
Creating net with name:  bottom_real_69_a2f_bit16 
Creating net with name:  bottom_real_69_a2f_bit17 
Creating net with name:  bottom_real_69_a2f_bit18 
Creating net with name:  bottom_real_69_a2f_bit19 
Creating net with name:  bottom_real_69_a2f_bit20 
Creating net with name:  bottom_real_69_a2f_bit21 
Creating net with name:  bottom_real_69_a2f_bit22 
Creating net with name:  bottom_real_69_a2f_bit23 
Creating net with name:  bottom_real_72_a2f_bit0 
Creating net with name:  bottom_real_72_a2f_bit1 
Creating net with name:  bottom_real_72_a2f_bit2 
Creating net with name:  bottom_real_72_a2f_bit3 
Creating net with name:  bottom_real_72_a2f_bit4 
Creating net with name:  bottom_real_72_a2f_bit5 
Creating net with name:  bottom_real_72_a2f_bit6 
Creating net with name:  bottom_real_72_a2f_bit7 
Creating net with name:  bottom_real_72_a2f_bit8 
Creating net with name:  bottom_real_72_a2f_bit9 
Creating net with name:  bottom_real_72_a2f_bit10 
Creating net with name:  bottom_real_72_a2f_bit11 
Creating net with name:  bottom_real_72_a2f_bit12 
Creating net with name:  bottom_real_72_a2f_bit13 
Creating net with name:  bottom_real_72_a2f_bit14 
Creating net with name:  bottom_real_72_a2f_bit15 
Creating net with name:  bottom_real_72_a2f_bit16 
Creating net with name:  bottom_real_72_a2f_bit17 
Creating net with name:  bottom_real_72_a2f_bit18 
Creating net with name:  bottom_real_72_a2f_bit19 
Creating net with name:  bottom_real_72_a2f_bit20 
Creating net with name:  bottom_real_72_a2f_bit21 
Creating net with name:  bottom_real_72_a2f_bit22 
Creating net with name:  bottom_real_72_a2f_bit23 
Creating net with name:  bottom_real_74_a2f_bit0 
Creating net with name:  bottom_real_74_a2f_bit1 
Creating net with name:  bottom_real_74_a2f_bit2 
Creating net with name:  bottom_real_74_a2f_bit3 
Creating net with name:  bottom_real_74_a2f_bit4 
Creating net with name:  bottom_real_74_a2f_bit5 
Creating net with name:  bottom_real_74_a2f_bit6 
Creating net with name:  bottom_real_74_a2f_bit7 
Creating net with name:  bottom_real_74_a2f_bit8 
Creating net with name:  bottom_real_74_a2f_bit9 
Creating net with name:  bottom_real_74_a2f_bit10 
Creating net with name:  bottom_real_74_a2f_bit11 
Creating net with name:  bottom_real_74_a2f_bit12 
Creating net with name:  bottom_real_74_a2f_bit13 
Creating net with name:  bottom_real_74_a2f_bit14 
Creating net with name:  bottom_real_74_a2f_bit15 
Creating net with name:  bottom_real_74_a2f_bit16 
Creating net with name:  bottom_real_74_a2f_bit17 
Creating net with name:  bottom_real_74_a2f_bit18 
Creating net with name:  bottom_real_74_a2f_bit19 
Creating net with name:  bottom_real_74_a2f_bit20 
Creating net with name:  bottom_real_74_a2f_bit21 
Creating net with name:  bottom_real_74_a2f_bit22 
Creating net with name:  bottom_real_74_a2f_bit23 
Creating net with name:  bottom_real_81_a2f_bit0 
Creating net with name:  bottom_real_81_a2f_bit1 
Creating net with name:  bottom_real_81_a2f_bit2 
Creating net with name:  bottom_real_81_a2f_bit3 
Creating net with name:  bottom_real_81_a2f_bit4 
Creating net with name:  bottom_real_81_a2f_bit5 
Creating net with name:  bottom_real_81_a2f_bit6 
Creating net with name:  bottom_real_81_a2f_bit7 
Creating net with name:  bottom_real_81_a2f_bit8 
Creating net with name:  bottom_real_81_a2f_bit9 
Creating net with name:  bottom_real_81_a2f_bit10 
Creating net with name:  bottom_real_81_a2f_bit11 
Creating net with name:  bottom_real_81_a2f_bit12 
Creating net with name:  bottom_real_81_a2f_bit13 
Creating net with name:  bottom_real_81_a2f_bit14 
Creating net with name:  bottom_real_81_a2f_bit15 
Creating net with name:  bottom_real_81_a2f_bit16 
Creating net with name:  bottom_real_81_a2f_bit17 
Creating net with name:  bottom_real_81_a2f_bit18 
Creating net with name:  bottom_real_81_a2f_bit19 
Creating net with name:  bottom_real_81_a2f_bit20 
Creating net with name:  bottom_real_81_a2f_bit21 
Creating net with name:  bottom_real_81_a2f_bit22 
Creating net with name:  bottom_real_81_a2f_bit23 
Creating net with name:  bottom_real_88_a2f_bit0 
Creating net with name:  bottom_real_88_a2f_bit1 
Creating net with name:  bottom_real_88_a2f_bit2 
Creating net with name:  bottom_real_88_a2f_bit3 
Creating net with name:  bottom_real_88_a2f_bit4 
Creating net with name:  bottom_real_88_a2f_bit5 
Creating net with name:  bottom_real_88_a2f_bit6 
Creating net with name:  bottom_real_88_a2f_bit7 
Creating net with name:  bottom_real_88_a2f_bit8 
Creating net with name:  bottom_real_88_a2f_bit9 
Creating net with name:  bottom_real_88_a2f_bit10 
Creating net with name:  bottom_real_88_a2f_bit11 
Creating net with name:  bottom_real_88_a2f_bit12 
Creating net with name:  bottom_real_88_a2f_bit13 
Creating net with name:  bottom_real_88_a2f_bit14 
Creating net with name:  bottom_real_88_a2f_bit15 
Creating net with name:  bottom_real_88_a2f_bit16 
Creating net with name:  bottom_real_88_a2f_bit17 
Creating net with name:  bottom_real_88_a2f_bit18 
Creating net with name:  bottom_real_88_a2f_bit19 
Creating net with name:  bottom_real_88_a2f_bit20 
Creating net with name:  bottom_real_88_a2f_bit21 
Creating net with name:  bottom_real_88_a2f_bit22 
Creating net with name:  bottom_real_88_a2f_bit23 
Creating net with name:  bottom_real_93_a2f_bit0 
Creating net with name:  bottom_real_93_a2f_bit1 
Creating net with name:  bottom_real_93_a2f_bit2 
Creating net with name:  bottom_real_93_a2f_bit3 
Creating net with name:  bottom_real_93_a2f_bit4 
Creating net with name:  bottom_real_93_a2f_bit5 
Creating net with name:  bottom_real_93_a2f_bit6 
Creating net with name:  bottom_real_93_a2f_bit7 
Creating net with name:  bottom_real_93_a2f_bit8 
Creating net with name:  bottom_real_93_a2f_bit9 
Creating net with name:  bottom_real_93_a2f_bit10 
Creating net with name:  bottom_real_93_a2f_bit11 
Creating net with name:  bottom_real_93_a2f_bit12 
Creating net with name:  bottom_real_93_a2f_bit13 
Creating net with name:  bottom_real_93_a2f_bit14 
Creating net with name:  bottom_real_93_a2f_bit15 
Creating net with name:  bottom_real_93_a2f_bit16 
Creating net with name:  bottom_real_93_a2f_bit17 
Creating net with name:  bottom_real_93_a2f_bit18 
Creating net with name:  bottom_real_93_a2f_bit19 
Creating net with name:  bottom_real_93_a2f_bit20 
Creating net with name:  bottom_real_93_a2f_bit21 
Creating net with name:  bottom_real_93_a2f_bit22 
Creating net with name:  bottom_real_93_a2f_bit23 
Creating net with name:  bottom_real_97_a2f_bit0 
Creating net with name:  bottom_real_97_a2f_bit1 
Creating net with name:  bottom_real_97_a2f_bit2 
Creating net with name:  bottom_real_97_a2f_bit3 
Creating net with name:  bottom_real_97_a2f_bit4 
Creating net with name:  bottom_real_97_a2f_bit5 
Creating net with name:  bottom_real_97_a2f_bit6 
Creating net with name:  bottom_real_97_a2f_bit7 
Creating net with name:  bottom_real_97_a2f_bit8 
Creating net with name:  bottom_real_97_a2f_bit9 
Creating net with name:  bottom_real_97_a2f_bit10 
Creating net with name:  bottom_real_97_a2f_bit11 
Creating net with name:  bottom_real_97_a2f_bit12 
Creating net with name:  bottom_real_97_a2f_bit13 
Creating net with name:  bottom_real_97_a2f_bit14 
Creating net with name:  bottom_real_97_a2f_bit15 
Creating net with name:  bottom_real_97_a2f_bit16 
Creating net with name:  bottom_real_97_a2f_bit17 
Creating net with name:  bottom_real_97_a2f_bit18 
Creating net with name:  bottom_real_97_a2f_bit19 
Creating net with name:  bottom_real_97_a2f_bit20 
Creating net with name:  bottom_real_97_a2f_bit21 
Creating net with name:  bottom_real_97_a2f_bit22 
Creating net with name:  bottom_real_97_a2f_bit23 
Creating net with name:  bottom_real_102_a2f_bit0 
Creating net with name:  bottom_real_102_a2f_bit1 
Creating net with name:  bottom_real_102_a2f_bit2 
Creating net with name:  bottom_real_102_a2f_bit3 
Creating net with name:  bottom_real_102_a2f_bit4 
Creating net with name:  bottom_real_102_a2f_bit5 
Creating net with name:  bottom_real_102_a2f_bit6 
Creating net with name:  bottom_real_102_a2f_bit7 
Creating net with name:  bottom_real_102_a2f_bit8 
Creating net with name:  bottom_real_102_a2f_bit9 
Creating net with name:  bottom_real_102_a2f_bit10 
Creating net with name:  bottom_real_102_a2f_bit11 
Creating net with name:  bottom_real_102_a2f_bit12 
Creating net with name:  bottom_real_102_a2f_bit13 
Creating net with name:  bottom_real_102_a2f_bit14 
Creating net with name:  bottom_real_102_a2f_bit15 
Creating net with name:  bottom_real_102_a2f_bit16 
Creating net with name:  bottom_real_102_a2f_bit17 
Creating net with name:  bottom_real_102_a2f_bit18 
Creating net with name:  bottom_real_102_a2f_bit19 
Creating net with name:  bottom_real_102_a2f_bit20 
Creating net with name:  bottom_real_102_a2f_bit21 
Creating net with name:  bottom_real_102_a2f_bit22 
Creating net with name:  bottom_real_102_a2f_bit23 
Creating net with name:  bottom_real_103_a2f_bit0 
Creating net with name:  bottom_real_103_a2f_bit1 
Creating net with name:  bottom_real_103_a2f_bit2 
Creating net with name:  bottom_real_103_a2f_bit3 
Creating net with name:  bottom_real_103_a2f_bit4 
Creating net with name:  bottom_real_103_a2f_bit5 
Creating net with name:  bottom_real_103_a2f_bit6 
Creating net with name:  bottom_real_103_a2f_bit7 
Creating net with name:  bottom_real_103_a2f_bit8 
Creating net with name:  bottom_real_103_a2f_bit9 
Creating net with name:  bottom_real_103_a2f_bit10 
Creating net with name:  bottom_real_103_a2f_bit11 
Creating net with name:  bottom_real_103_a2f_bit12 
Creating net with name:  bottom_real_103_a2f_bit13 
Creating net with name:  bottom_real_103_a2f_bit14 
Creating net with name:  bottom_real_103_a2f_bit15 
Creating net with name:  bottom_real_103_a2f_bit16 
Creating net with name:  bottom_real_103_a2f_bit17 
Creating net with name:  bottom_real_103_a2f_bit18 
Creating net with name:  bottom_real_103_a2f_bit19 
Creating net with name:  bottom_real_103_a2f_bit20 
Creating net with name:  bottom_real_103_a2f_bit21 
Creating net with name:  bottom_real_103_a2f_bit22 
Creating net with name:  bottom_real_103_a2f_bit23 
Creating net with name:  bottom_real_7_a2f_bit0 
Creating net with name:  bottom_real_7_a2f_bit1 
Creating net with name:  bottom_real_7_a2f_bit2 
Creating net with name:  bottom_real_7_a2f_bit3 
Creating net with name:  bottom_real_7_a2f_bit4 
Creating net with name:  bottom_real_7_a2f_bit5 
Creating net with name:  bottom_real_7_a2f_bit6 
Creating net with name:  bottom_real_7_a2f_bit7 
Creating net with name:  bottom_real_7_a2f_bit8 
Creating net with name:  bottom_real_7_a2f_bit9 
Creating net with name:  bottom_real_7_a2f_bit10 
Creating net with name:  bottom_real_7_a2f_bit11 
Creating net with name:  bottom_real_7_a2f_bit12 
Creating net with name:  bottom_real_7_a2f_bit13 
Creating net with name:  bottom_real_7_a2f_bit14 
Creating net with name:  bottom_real_7_a2f_bit15 
Creating net with name:  bottom_real_7_a2f_bit16 
Creating net with name:  bottom_real_7_a2f_bit17 
Creating net with name:  bottom_real_7_a2f_bit18 
Creating net with name:  bottom_real_7_a2f_bit19 
Creating net with name:  bottom_real_7_a2f_bit20 
Creating net with name:  bottom_real_7_a2f_bit21 
Creating net with name:  bottom_real_7_a2f_bit22 
Creating net with name:  bottom_real_7_a2f_bit23 
Creating net with name:  bottom_real_21_a2f_bit0 
Creating net with name:  bottom_real_21_a2f_bit1 
Creating net with name:  bottom_real_21_a2f_bit2 
Creating net with name:  bottom_real_21_a2f_bit3 
Creating net with name:  bottom_real_21_a2f_bit4 
Creating net with name:  bottom_real_21_a2f_bit5 
Creating net with name:  bottom_real_21_a2f_bit6 
Creating net with name:  bottom_real_21_a2f_bit7 
Creating net with name:  bottom_real_21_a2f_bit8 
Creating net with name:  bottom_real_21_a2f_bit9 
Creating net with name:  bottom_real_21_a2f_bit10 
Creating net with name:  bottom_real_21_a2f_bit11 
Creating net with name:  bottom_real_21_a2f_bit12 
Creating net with name:  bottom_real_21_a2f_bit13 
Creating net with name:  bottom_real_21_a2f_bit14 
Creating net with name:  bottom_real_21_a2f_bit15 
Creating net with name:  bottom_real_21_a2f_bit16 
Creating net with name:  bottom_real_21_a2f_bit17 
Creating net with name:  bottom_real_21_a2f_bit18 
Creating net with name:  bottom_real_21_a2f_bit19 
Creating net with name:  bottom_real_21_a2f_bit20 
Creating net with name:  bottom_real_21_a2f_bit21 
Creating net with name:  bottom_real_21_a2f_bit22 
Creating net with name:  bottom_real_21_a2f_bit23 
Creating net with name:  bottom_real_42_a2f_bit0 
Creating net with name:  bottom_real_42_a2f_bit1 
Creating net with name:  bottom_real_42_a2f_bit2 
Creating net with name:  bottom_real_42_a2f_bit3 
Creating net with name:  bottom_real_42_a2f_bit4 
Creating net with name:  bottom_real_42_a2f_bit5 
Creating net with name:  bottom_real_42_a2f_bit6 
Creating net with name:  bottom_real_42_a2f_bit7 
Creating net with name:  bottom_real_42_a2f_bit8 
Creating net with name:  bottom_real_42_a2f_bit9 
Creating net with name:  bottom_real_42_a2f_bit10 
Creating net with name:  bottom_real_42_a2f_bit11 
Creating net with name:  bottom_real_42_a2f_bit12 
Creating net with name:  bottom_real_42_a2f_bit13 
Creating net with name:  bottom_real_42_a2f_bit14 
Creating net with name:  bottom_real_42_a2f_bit15 
Creating net with name:  bottom_real_42_a2f_bit16 
Creating net with name:  bottom_real_42_a2f_bit17 
Creating net with name:  bottom_real_42_a2f_bit18 
Creating net with name:  bottom_real_42_a2f_bit19 
Creating net with name:  bottom_real_42_a2f_bit20 
Creating net with name:  bottom_real_42_a2f_bit21 
Creating net with name:  bottom_real_42_a2f_bit22 
Creating net with name:  bottom_real_42_a2f_bit23 
Creating net with name:  bottom_real_50_a2f_bit0 
Creating net with name:  bottom_real_50_a2f_bit1 
Creating net with name:  bottom_real_50_a2f_bit2 
Creating net with name:  bottom_real_50_a2f_bit3 
Creating net with name:  bottom_real_50_a2f_bit4 
Creating net with name:  bottom_real_50_a2f_bit5 
Creating net with name:  bottom_real_50_a2f_bit6 
Creating net with name:  bottom_real_50_a2f_bit7 
Creating net with name:  bottom_real_50_a2f_bit8 
Creating net with name:  bottom_real_50_a2f_bit9 
Creating net with name:  bottom_real_50_a2f_bit10 
Creating net with name:  bottom_real_50_a2f_bit11 
Creating net with name:  bottom_real_50_a2f_bit12 
Creating net with name:  bottom_real_50_a2f_bit13 
Creating net with name:  bottom_real_50_a2f_bit14 
Creating net with name:  bottom_real_50_a2f_bit15 
Creating net with name:  bottom_real_50_a2f_bit16 
Creating net with name:  bottom_real_50_a2f_bit17 
Creating net with name:  bottom_real_50_a2f_bit18 
Creating net with name:  bottom_real_50_a2f_bit19 
Creating net with name:  bottom_real_50_a2f_bit20 
Creating net with name:  bottom_real_50_a2f_bit21 
Creating net with name:  bottom_real_50_a2f_bit22 
Creating net with name:  bottom_real_50_a2f_bit23 
Creating net with name:  bottom_real_55_a2f_bit0 
Creating net with name:  bottom_real_55_a2f_bit1 
Creating net with name:  bottom_real_55_a2f_bit2 
Creating net with name:  bottom_real_55_a2f_bit3 
Creating net with name:  bottom_real_55_a2f_bit4 
Creating net with name:  bottom_real_55_a2f_bit5 
Creating net with name:  bottom_real_55_a2f_bit6 
Creating net with name:  bottom_real_55_a2f_bit7 
Creating net with name:  bottom_real_55_a2f_bit8 
Creating net with name:  bottom_real_55_a2f_bit9 
Creating net with name:  bottom_real_55_a2f_bit10 
Creating net with name:  bottom_real_55_a2f_bit11 
Creating net with name:  bottom_real_55_a2f_bit12 
Creating net with name:  bottom_real_55_a2f_bit13 
Creating net with name:  bottom_real_55_a2f_bit14 
Creating net with name:  bottom_real_55_a2f_bit15 
Creating net with name:  bottom_real_55_a2f_bit16 
Creating net with name:  bottom_real_55_a2f_bit17 
Creating net with name:  bottom_real_55_a2f_bit18 
Creating net with name:  bottom_real_55_a2f_bit19 
Creating net with name:  bottom_real_55_a2f_bit20 
Creating net with name:  bottom_real_55_a2f_bit21 
Creating net with name:  bottom_real_55_a2f_bit22 
Creating net with name:  bottom_real_55_a2f_bit23 
Creating net with name:  bottom_real_63_a2f_bit0 
Creating net with name:  bottom_real_63_a2f_bit1 
Creating net with name:  bottom_real_63_a2f_bit2 
Creating net with name:  bottom_real_63_a2f_bit3 
Creating net with name:  bottom_real_63_a2f_bit4 
Creating net with name:  bottom_real_63_a2f_bit5 
Creating net with name:  bottom_real_63_a2f_bit6 
Creating net with name:  bottom_real_63_a2f_bit7 
Creating net with name:  bottom_real_63_a2f_bit8 
Creating net with name:  bottom_real_63_a2f_bit9 
Creating net with name:  bottom_real_63_a2f_bit10 
Creating net with name:  bottom_real_63_a2f_bit11 
Creating net with name:  bottom_real_63_a2f_bit12 
Creating net with name:  bottom_real_63_a2f_bit13 
Creating net with name:  bottom_real_63_a2f_bit14 
Creating net with name:  bottom_real_63_a2f_bit15 
Creating net with name:  bottom_real_63_a2f_bit16 
Creating net with name:  bottom_real_63_a2f_bit17 
Creating net with name:  bottom_real_63_a2f_bit18 
Creating net with name:  bottom_real_63_a2f_bit19 
Creating net with name:  bottom_real_63_a2f_bit20 
Creating net with name:  bottom_real_63_a2f_bit21 
Creating net with name:  bottom_real_63_a2f_bit22 
Creating net with name:  bottom_real_63_a2f_bit23 
Creating net with name:  bottom_real_84_a2f_bit0 
Creating net with name:  bottom_real_84_a2f_bit1 
Creating net with name:  bottom_real_84_a2f_bit2 
Creating net with name:  bottom_real_84_a2f_bit3 
Creating net with name:  bottom_real_84_a2f_bit4 
Creating net with name:  bottom_real_84_a2f_bit5 
Creating net with name:  bottom_real_84_a2f_bit6 
Creating net with name:  bottom_real_84_a2f_bit7 
Creating net with name:  bottom_real_84_a2f_bit8 
Creating net with name:  bottom_real_84_a2f_bit9 
Creating net with name:  bottom_real_84_a2f_bit10 
Creating net with name:  bottom_real_84_a2f_bit11 
Creating net with name:  bottom_real_84_a2f_bit12 
Creating net with name:  bottom_real_84_a2f_bit13 
Creating net with name:  bottom_real_84_a2f_bit14 
Creating net with name:  bottom_real_84_a2f_bit15 
Creating net with name:  bottom_real_84_a2f_bit16 
Creating net with name:  bottom_real_84_a2f_bit17 
Creating net with name:  bottom_real_84_a2f_bit18 
Creating net with name:  bottom_real_84_a2f_bit19 
Creating net with name:  bottom_real_84_a2f_bit20 
Creating net with name:  bottom_real_84_a2f_bit21 
Creating net with name:  bottom_real_84_a2f_bit22 
Creating net with name:  bottom_real_84_a2f_bit23 
Creating net with name:  bottom_real_98_a2f_bit0 
Creating net with name:  bottom_real_98_a2f_bit1 
Creating net with name:  bottom_real_98_a2f_bit2 
Creating net with name:  bottom_real_98_a2f_bit3 
Creating net with name:  bottom_real_98_a2f_bit4 
Creating net with name:  bottom_real_98_a2f_bit5 
Creating net with name:  bottom_real_98_a2f_bit6 
Creating net with name:  bottom_real_98_a2f_bit7 
Creating net with name:  bottom_real_98_a2f_bit8 
Creating net with name:  bottom_real_98_a2f_bit9 
Creating net with name:  bottom_real_98_a2f_bit10 
Creating net with name:  bottom_real_98_a2f_bit11 
Creating net with name:  bottom_real_98_a2f_bit12 
Creating net with name:  bottom_real_98_a2f_bit13 
Creating net with name:  bottom_real_98_a2f_bit14 
Creating net with name:  bottom_real_98_a2f_bit15 
Creating net with name:  bottom_real_98_a2f_bit16 
Creating net with name:  bottom_real_98_a2f_bit17 
Creating net with name:  bottom_real_98_a2f_bit18 
Creating net with name:  bottom_real_98_a2f_bit19 
Creating net with name:  bottom_real_98_a2f_bit20 
Creating net with name:  bottom_real_98_a2f_bit21 
Creating net with name:  bottom_real_98_a2f_bit22 
Creating net with name:  bottom_real_98_a2f_bit23 
Creating net with name:  bottom_real_14_a2f_bit0 
Creating net with name:  bottom_real_14_a2f_bit1 
Creating net with name:  bottom_real_14_a2f_bit2 
Creating net with name:  bottom_real_14_a2f_bit3 
Creating net with name:  bottom_real_14_a2f_bit4 
Creating net with name:  bottom_real_14_a2f_bit5 
Creating net with name:  bottom_real_14_a2f_bit6 
Creating net with name:  bottom_real_14_a2f_bit7 
Creating net with name:  bottom_real_14_a2f_bit8 
Creating net with name:  bottom_real_14_a2f_bit9 
Creating net with name:  bottom_real_14_a2f_bit10 
Creating net with name:  bottom_real_14_a2f_bit11 
Creating net with name:  bottom_real_14_a2f_bit12 
Creating net with name:  bottom_real_14_a2f_bit13 
Creating net with name:  bottom_real_14_a2f_bit14 
Creating net with name:  bottom_real_14_a2f_bit15 
Creating net with name:  bottom_real_14_a2f_bit16 
Creating net with name:  bottom_real_14_a2f_bit17 
Creating net with name:  bottom_real_14_a2f_bit18 
Creating net with name:  bottom_real_14_a2f_bit19 
Creating net with name:  bottom_real_14_a2f_bit20 
Creating net with name:  bottom_real_14_a2f_bit21 
Creating net with name:  bottom_real_14_a2f_bit22 
Creating net with name:  bottom_real_14_a2f_bit23 
Creating net with name:  bottom_real_28_a2f_bit0 
Creating net with name:  bottom_real_28_a2f_bit1 
Creating net with name:  bottom_real_28_a2f_bit2 
Creating net with name:  bottom_real_28_a2f_bit3 
Creating net with name:  bottom_real_28_a2f_bit4 
Creating net with name:  bottom_real_28_a2f_bit5 
Creating net with name:  bottom_real_28_a2f_bit6 
Creating net with name:  bottom_real_28_a2f_bit7 
Creating net with name:  bottom_real_28_a2f_bit8 
Creating net with name:  bottom_real_28_a2f_bit9 
Creating net with name:  bottom_real_28_a2f_bit10 
Creating net with name:  bottom_real_28_a2f_bit11 
Creating net with name:  bottom_real_28_a2f_bit12 
Creating net with name:  bottom_real_28_a2f_bit13 
Creating net with name:  bottom_real_28_a2f_bit14 
Creating net with name:  bottom_real_28_a2f_bit15 
Creating net with name:  bottom_real_28_a2f_bit16 
Creating net with name:  bottom_real_28_a2f_bit17 
Creating net with name:  bottom_real_28_a2f_bit18 
Creating net with name:  bottom_real_28_a2f_bit19 
Creating net with name:  bottom_real_28_a2f_bit20 
Creating net with name:  bottom_real_28_a2f_bit21 
Creating net with name:  bottom_real_28_a2f_bit22 
Creating net with name:  bottom_real_28_a2f_bit23 
Creating net with name:  bottom_real_38_a2f_bit0 
Creating net with name:  bottom_real_38_a2f_bit1 
Creating net with name:  bottom_real_38_a2f_bit2 
Creating net with name:  bottom_real_38_a2f_bit3 
Creating net with name:  bottom_real_38_a2f_bit4 
Creating net with name:  bottom_real_38_a2f_bit5 
Creating net with name:  bottom_real_38_a2f_bit6 
Creating net with name:  bottom_real_38_a2f_bit7 
Creating net with name:  bottom_real_38_a2f_bit8 
Creating net with name:  bottom_real_38_a2f_bit9 
Creating net with name:  bottom_real_38_a2f_bit10 
Creating net with name:  bottom_real_38_a2f_bit11 
Creating net with name:  bottom_real_38_a2f_bit12 
Creating net with name:  bottom_real_38_a2f_bit13 
Creating net with name:  bottom_real_38_a2f_bit14 
Creating net with name:  bottom_real_38_a2f_bit15 
Creating net with name:  bottom_real_38_a2f_bit16 
Creating net with name:  bottom_real_38_a2f_bit17 
Creating net with name:  bottom_real_38_a2f_bit18 
Creating net with name:  bottom_real_38_a2f_bit19 
Creating net with name:  bottom_real_38_a2f_bit20 
Creating net with name:  bottom_real_38_a2f_bit21 
Creating net with name:  bottom_real_38_a2f_bit22 
Creating net with name:  bottom_real_38_a2f_bit23 
Creating net with name:  bottom_real_46_a2f_bit0 
Creating net with name:  bottom_real_46_a2f_bit1 
Creating net with name:  bottom_real_46_a2f_bit2 
Creating net with name:  bottom_real_46_a2f_bit3 
Creating net with name:  bottom_real_46_a2f_bit4 
Creating net with name:  bottom_real_46_a2f_bit5 
Creating net with name:  bottom_real_46_a2f_bit6 
Creating net with name:  bottom_real_46_a2f_bit7 
Creating net with name:  bottom_real_46_a2f_bit8 
Creating net with name:  bottom_real_46_a2f_bit9 
Creating net with name:  bottom_real_46_a2f_bit10 
Creating net with name:  bottom_real_46_a2f_bit11 
Creating net with name:  bottom_real_46_a2f_bit12 
Creating net with name:  bottom_real_46_a2f_bit13 
Creating net with name:  bottom_real_46_a2f_bit14 
Creating net with name:  bottom_real_46_a2f_bit15 
Creating net with name:  bottom_real_46_a2f_bit16 
Creating net with name:  bottom_real_46_a2f_bit17 
Creating net with name:  bottom_real_46_a2f_bit18 
Creating net with name:  bottom_real_46_a2f_bit19 
Creating net with name:  bottom_real_46_a2f_bit20 
Creating net with name:  bottom_real_46_a2f_bit21 
Creating net with name:  bottom_real_46_a2f_bit22 
Creating net with name:  bottom_real_46_a2f_bit23 
Creating net with name:  bottom_real_59_a2f_bit0 
Creating net with name:  bottom_real_59_a2f_bit1 
Creating net with name:  bottom_real_59_a2f_bit2 
Creating net with name:  bottom_real_59_a2f_bit3 
Creating net with name:  bottom_real_59_a2f_bit4 
Creating net with name:  bottom_real_59_a2f_bit5 
Creating net with name:  bottom_real_59_a2f_bit6 
Creating net with name:  bottom_real_59_a2f_bit7 
Creating net with name:  bottom_real_59_a2f_bit8 
Creating net with name:  bottom_real_59_a2f_bit9 
Creating net with name:  bottom_real_59_a2f_bit10 
Creating net with name:  bottom_real_59_a2f_bit11 
Creating net with name:  bottom_real_59_a2f_bit12 
Creating net with name:  bottom_real_59_a2f_bit13 
Creating net with name:  bottom_real_59_a2f_bit14 
Creating net with name:  bottom_real_59_a2f_bit15 
Creating net with name:  bottom_real_59_a2f_bit16 
Creating net with name:  bottom_real_59_a2f_bit17 
Creating net with name:  bottom_real_59_a2f_bit18 
Creating net with name:  bottom_real_59_a2f_bit19 
Creating net with name:  bottom_real_59_a2f_bit20 
Creating net with name:  bottom_real_59_a2f_bit21 
Creating net with name:  bottom_real_59_a2f_bit22 
Creating net with name:  bottom_real_59_a2f_bit23 
Creating net with name:  bottom_real_67_a2f_bit0 
Creating net with name:  bottom_real_67_a2f_bit1 
Creating net with name:  bottom_real_67_a2f_bit2 
Creating net with name:  bottom_real_67_a2f_bit3 
Creating net with name:  bottom_real_67_a2f_bit4 
Creating net with name:  bottom_real_67_a2f_bit5 
Creating net with name:  bottom_real_67_a2f_bit6 
Creating net with name:  bottom_real_67_a2f_bit7 
Creating net with name:  bottom_real_67_a2f_bit8 
Creating net with name:  bottom_real_67_a2f_bit9 
Creating net with name:  bottom_real_67_a2f_bit10 
Creating net with name:  bottom_real_67_a2f_bit11 
Creating net with name:  bottom_real_67_a2f_bit12 
Creating net with name:  bottom_real_67_a2f_bit13 
Creating net with name:  bottom_real_67_a2f_bit14 
Creating net with name:  bottom_real_67_a2f_bit15 
Creating net with name:  bottom_real_67_a2f_bit16 
Creating net with name:  bottom_real_67_a2f_bit17 
Creating net with name:  bottom_real_67_a2f_bit18 
Creating net with name:  bottom_real_67_a2f_bit19 
Creating net with name:  bottom_real_67_a2f_bit20 
Creating net with name:  bottom_real_67_a2f_bit21 
Creating net with name:  bottom_real_67_a2f_bit22 
Creating net with name:  bottom_real_67_a2f_bit23 
Creating net with name:  bottom_real_77_a2f_bit0 
Creating net with name:  bottom_real_77_a2f_bit1 
Creating net with name:  bottom_real_77_a2f_bit2 
Creating net with name:  bottom_real_77_a2f_bit3 
Creating net with name:  bottom_real_77_a2f_bit4 
Creating net with name:  bottom_real_77_a2f_bit5 
Creating net with name:  bottom_real_77_a2f_bit6 
Creating net with name:  bottom_real_77_a2f_bit7 
Creating net with name:  bottom_real_77_a2f_bit8 
Creating net with name:  bottom_real_77_a2f_bit9 
Creating net with name:  bottom_real_77_a2f_bit10 
Creating net with name:  bottom_real_77_a2f_bit11 
Creating net with name:  bottom_real_77_a2f_bit12 
Creating net with name:  bottom_real_77_a2f_bit13 
Creating net with name:  bottom_real_77_a2f_bit14 
Creating net with name:  bottom_real_77_a2f_bit15 
Creating net with name:  bottom_real_77_a2f_bit16 
Creating net with name:  bottom_real_77_a2f_bit17 
Creating net with name:  bottom_real_77_a2f_bit18 
Creating net with name:  bottom_real_77_a2f_bit19 
Creating net with name:  bottom_real_77_a2f_bit20 
Creating net with name:  bottom_real_77_a2f_bit21 
Creating net with name:  bottom_real_77_a2f_bit22 
Creating net with name:  bottom_real_77_a2f_bit23 
Creating net with name:  bottom_real_91_a2f_bit0 
Creating net with name:  bottom_real_91_a2f_bit1 
Creating net with name:  bottom_real_91_a2f_bit2 
Creating net with name:  bottom_real_91_a2f_bit3 
Creating net with name:  bottom_real_91_a2f_bit4 
Creating net with name:  bottom_real_91_a2f_bit5 
Creating net with name:  bottom_real_91_a2f_bit6 
Creating net with name:  bottom_real_91_a2f_bit7 
Creating net with name:  bottom_real_91_a2f_bit8 
Creating net with name:  bottom_real_91_a2f_bit9 
Creating net with name:  bottom_real_91_a2f_bit10 
Creating net with name:  bottom_real_91_a2f_bit11 
Creating net with name:  bottom_real_91_a2f_bit12 
Creating net with name:  bottom_real_91_a2f_bit13 
Creating net with name:  bottom_real_91_a2f_bit14 
Creating net with name:  bottom_real_91_a2f_bit15 
Creating net with name:  bottom_real_91_a2f_bit16 
Creating net with name:  bottom_real_91_a2f_bit17 
Creating net with name:  bottom_real_91_a2f_bit18 
Creating net with name:  bottom_real_91_a2f_bit19 
Creating net with name:  bottom_real_91_a2f_bit20 
Creating net with name:  bottom_real_91_a2f_bit21 
Creating net with name:  bottom_real_91_a2f_bit22 
Creating net with name:  bottom_real_91_a2f_bit23 
Creating net with name:  pll_LOCK_bit3 
Creating net with name:  pll_LOCK_bit2 
Creating net with name:  pll_LOCK_bit1 
Creating net with name:  pll_LOCK_bit0 
Creating net with name:  pll_FOUT_0_bit3 
Creating net with name:  pll_FOUT_0_bit2 
Creating net with name:  pll_FOUT_0_bit1 
Creating net with name:  pll_FOUT_0_bit0 
Creating net with name:  pll_FOUT_1_bit3 
Creating net with name:  pll_FOUT_1_bit2 
Creating net with name:  pll_FOUT_1_bit1 
Creating net with name:  pll_FOUT_1_bit0 
Creating net with name:  pll_FOUT_2_bit3 
Creating net with name:  pll_FOUT_2_bit2 
Creating net with name:  pll_FOUT_2_bit1 
Creating net with name:  pll_FOUT_2_bit0 
Creating net with name:  pll_FOUT_3_bit3 
Creating net with name:  pll_FOUT_3_bit2 
Creating net with name:  pll_FOUT_3_bit1 
Creating net with name:  pll_FOUT_3_bit0 
Creating net with name:  pll_FOUTVCO_bit3 
Creating net with name:  pll_FOUTVCO_bit2 
Creating net with name:  pll_FOUTVCO_bit1 
Creating net with name:  pll_FOUTVCO_bit0 
Creating net with name:  root_mux_left_clk_out_bit7 
Creating net with name:  root_mux_left_clk_out_bit6 
Creating net with name:  root_mux_left_clk_out_bit5 
Creating net with name:  root_mux_left_clk_out_bit4 
Creating net with name:  root_mux_left_clk_out_bit3 
Creating net with name:  root_mux_left_clk_out_bit2 
Creating net with name:  root_mux_left_clk_out_bit1 
Creating net with name:  root_mux_left_clk_out_bit0 
Creating net with name:  root_mux_right_clk_out_bit7 
Creating net with name:  root_mux_right_clk_out_bit6 
Creating net with name:  root_mux_right_clk_out_bit5 
Creating net with name:  root_mux_right_clk_out_bit4 
Creating net with name:  root_mux_right_clk_out_bit3 
Creating net with name:  root_mux_right_clk_out_bit2 
Creating net with name:  root_mux_right_clk_out_bit1 
Creating net with name:  root_mux_right_clk_out_bit0 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_0_root_core_clk_bit1 
Creating net with name:  hv_0_root_core_clk_bit0 
Creating net with name:  hv_1_root_core_clk_bit1 
Creating net with name:  hv_1_root_core_clk_bit0 
Creating net with name:  hv_0_root_cdr_clk_bit1 
Creating net with name:  hv_0_root_cdr_clk_bit0 
Creating net with name:  hv_1_root_cdr_clk_bit1 
Creating net with name:  hv_1_root_cdr_clk_bit0 
Creating net with name:  hv_rx_io_clk0_bit1 
Creating net with name:  hv_rx_io_clk0_bit0 
Creating net with name:  hv_rx_io_clk1_bit1 
Creating net with name:  hv_rx_io_clk1_bit0 
Creating net with name:  left_2_f2a_bit0 
Creating net with name:  left_2_f2a_bit1 
Creating net with name:  left_2_f2a_bit2 
Creating net with name:  left_2_f2a_bit3 
Creating net with name:  left_2_f2a_bit4 
Creating net with name:  left_2_f2a_bit5 
Creating net with name:  left_2_f2a_bit6 
Creating net with name:  left_2_f2a_bit7 
Creating net with name:  left_2_f2a_bit8 
Creating net with name:  left_2_f2a_bit9 
Creating net with name:  left_2_f2a_bit10 
Creating net with name:  left_2_f2a_bit11 
Creating net with name:  left_2_f2a_bit12 
Creating net with name:  left_2_f2a_bit13 
Creating net with name:  left_2_f2a_bit14 
Creating net with name:  left_2_f2a_bit15 
Creating net with name:  left_2_f2a_bit16 
Creating net with name:  left_2_f2a_bit17 
Creating net with name:  left_2_f2a_bit18 
Creating net with name:  left_2_f2a_bit19 
Creating net with name:  left_2_f2a_bit20 
Creating net with name:  left_2_f2a_bit21 
Creating net with name:  left_2_f2a_bit22 
Creating net with name:  left_2_f2a_bit23 
Creating net with name:  left_2_f2a_bit24 
Creating net with name:  left_2_f2a_bit25 
Creating net with name:  left_2_f2a_bit26 
Creating net with name:  left_2_f2a_bit27 
Creating net with name:  left_2_f2a_bit28 
Creating net with name:  left_2_f2a_bit29 
Creating net with name:  left_2_f2a_bit30 
Creating net with name:  left_2_f2a_bit31 
Creating net with name:  left_2_f2a_bit32 
Creating net with name:  left_2_f2a_bit33 
Creating net with name:  left_2_f2a_bit34 
Creating net with name:  left_2_f2a_bit35 
Creating net with name:  left_2_f2a_bit36 
Creating net with name:  left_2_f2a_bit37 
Creating net with name:  left_2_f2a_bit38 
Creating net with name:  left_2_f2a_bit39 
Creating net with name:  left_2_f2a_bit40 
Creating net with name:  left_2_f2a_bit41 
Creating net with name:  left_2_f2a_bit42 
Creating net with name:  left_2_f2a_bit43 
Creating net with name:  left_2_f2a_bit44 
Creating net with name:  left_2_f2a_bit45 
Creating net with name:  left_2_f2a_bit46 
Creating net with name:  left_2_f2a_bit47 
Creating net with name:  left_2_f2a_bit48 
Creating net with name:  left_3_f2a_bit0 
Creating net with name:  left_3_f2a_bit1 
Creating net with name:  left_3_f2a_bit2 
Creating net with name:  left_3_f2a_bit3 
Creating net with name:  left_3_f2a_bit4 
Creating net with name:  left_3_f2a_bit5 
Creating net with name:  left_3_f2a_bit6 
Creating net with name:  left_3_f2a_bit7 
Creating net with name:  left_3_f2a_bit8 
Creating net with name:  left_3_f2a_bit9 
Creating net with name:  left_3_f2a_bit10 
Creating net with name:  left_3_f2a_bit11 
Creating net with name:  left_3_f2a_bit12 
Creating net with name:  left_3_f2a_bit13 
Creating net with name:  left_3_f2a_bit14 
Creating net with name:  left_3_f2a_bit15 
Creating net with name:  left_3_f2a_bit16 
Creating net with name:  left_3_f2a_bit17 
Creating net with name:  left_3_f2a_bit18 
Creating net with name:  left_3_f2a_bit19 
Creating net with name:  left_3_f2a_bit20 
Creating net with name:  left_3_f2a_bit21 
Creating net with name:  left_3_f2a_bit22 
Creating net with name:  left_3_f2a_bit23 
Creating net with name:  left_3_f2a_bit24 
Creating net with name:  left_3_f2a_bit25 
Creating net with name:  left_3_f2a_bit26 
Creating net with name:  left_3_f2a_bit27 
Creating net with name:  left_3_f2a_bit28 
Creating net with name:  left_3_f2a_bit29 
Creating net with name:  left_3_f2a_bit30 
Creating net with name:  left_3_f2a_bit31 
Creating net with name:  left_3_f2a_bit32 
Creating net with name:  left_3_f2a_bit33 
Creating net with name:  left_3_f2a_bit34 
Creating net with name:  left_3_f2a_bit35 
Creating net with name:  left_3_f2a_bit36 
Creating net with name:  left_3_f2a_bit37 
Creating net with name:  left_3_f2a_bit38 
Creating net with name:  left_3_f2a_bit39 
Creating net with name:  left_3_f2a_bit40 
Creating net with name:  left_3_f2a_bit41 
Creating net with name:  left_3_f2a_bit42 
Creating net with name:  left_3_f2a_bit43 
Creating net with name:  left_3_f2a_bit44 
Creating net with name:  left_3_f2a_bit45 
Creating net with name:  left_3_f2a_bit46 
Creating net with name:  left_3_f2a_bit47 
Creating net with name:  left_3_f2a_bit48 
Creating net with name:  left_4_f2a_bit0 
Creating net with name:  left_4_f2a_bit1 
Creating net with name:  left_4_f2a_bit2 
Creating net with name:  left_4_f2a_bit3 
Creating net with name:  left_4_f2a_bit4 
Creating net with name:  left_4_f2a_bit5 
Creating net with name:  left_4_f2a_bit6 
Creating net with name:  left_4_f2a_bit7 
Creating net with name:  left_4_f2a_bit8 
Creating net with name:  left_4_f2a_bit9 
Creating net with name:  left_4_f2a_bit10 
Creating net with name:  left_4_f2a_bit11 
Creating net with name:  left_4_f2a_bit12 
Creating net with name:  left_4_f2a_bit13 
Creating net with name:  left_4_f2a_bit14 
Creating net with name:  left_4_f2a_bit15 
Creating net with name:  left_4_f2a_bit16 
Creating net with name:  left_4_f2a_bit17 
Creating net with name:  left_4_f2a_bit18 
Creating net with name:  left_4_f2a_bit19 
Creating net with name:  left_4_f2a_bit20 
Creating net with name:  left_4_f2a_bit21 
Creating net with name:  left_4_f2a_bit22 
Creating net with name:  left_4_f2a_bit23 
Creating net with name:  left_4_f2a_bit24 
Creating net with name:  left_4_f2a_bit25 
Creating net with name:  left_4_f2a_bit26 
Creating net with name:  left_4_f2a_bit27 
Creating net with name:  left_4_f2a_bit28 
Creating net with name:  left_4_f2a_bit29 
Creating net with name:  left_4_f2a_bit30 
Creating net with name:  left_4_f2a_bit31 
Creating net with name:  left_4_f2a_bit32 
Creating net with name:  left_4_f2a_bit33 
Creating net with name:  left_4_f2a_bit34 
Creating net with name:  left_4_f2a_bit35 
Creating net with name:  left_4_f2a_bit36 
Creating net with name:  left_4_f2a_bit37 
Creating net with name:  left_4_f2a_bit38 
Creating net with name:  left_4_f2a_bit39 
Creating net with name:  left_4_f2a_bit40 
Creating net with name:  left_4_f2a_bit41 
Creating net with name:  left_4_f2a_bit42 
Creating net with name:  left_4_f2a_bit43 
Creating net with name:  left_4_f2a_bit44 
Creating net with name:  left_4_f2a_bit45 
Creating net with name:  left_4_f2a_bit46 
Creating net with name:  left_4_f2a_bit47 
Creating net with name:  left_4_f2a_bit48 
Creating net with name:  left_5_f2a_bit0 
Creating net with name:  left_5_f2a_bit1 
Creating net with name:  left_5_f2a_bit2 
Creating net with name:  left_5_f2a_bit3 
Creating net with name:  left_5_f2a_bit4 
Creating net with name:  left_5_f2a_bit5 
Creating net with name:  left_5_f2a_bit6 
Creating net with name:  left_5_f2a_bit7 
Creating net with name:  left_5_f2a_bit8 
Creating net with name:  left_5_f2a_bit9 
Creating net with name:  left_5_f2a_bit10 
Creating net with name:  left_5_f2a_bit11 
Creating net with name:  left_5_f2a_bit12 
Creating net with name:  left_5_f2a_bit13 
Creating net with name:  left_5_f2a_bit14 
Creating net with name:  left_5_f2a_bit15 
Creating net with name:  left_5_f2a_bit16 
Creating net with name:  left_5_f2a_bit17 
Creating net with name:  left_5_f2a_bit18 
Creating net with name:  left_5_f2a_bit19 
Creating net with name:  left_5_f2a_bit20 
Creating net with name:  left_5_f2a_bit21 
Creating net with name:  left_5_f2a_bit22 
Creating net with name:  left_5_f2a_bit23 
Creating net with name:  left_5_f2a_bit24 
Creating net with name:  left_5_f2a_bit25 
Creating net with name:  left_5_f2a_bit26 
Creating net with name:  left_5_f2a_bit27 
Creating net with name:  left_5_f2a_bit28 
Creating net with name:  left_5_f2a_bit29 
Creating net with name:  left_5_f2a_bit30 
Creating net with name:  left_5_f2a_bit31 
Creating net with name:  left_5_f2a_bit32 
Creating net with name:  left_5_f2a_bit33 
Creating net with name:  left_5_f2a_bit34 
Creating net with name:  left_5_f2a_bit35 
Creating net with name:  left_5_f2a_bit36 
Creating net with name:  left_5_f2a_bit37 
Creating net with name:  left_5_f2a_bit38 
Creating net with name:  left_5_f2a_bit39 
Creating net with name:  left_5_f2a_bit40 
Creating net with name:  left_5_f2a_bit41 
Creating net with name:  left_5_f2a_bit42 
Creating net with name:  left_5_f2a_bit43 
Creating net with name:  left_5_f2a_bit44 
Creating net with name:  left_5_f2a_bit45 
Creating net with name:  left_5_f2a_bit46 
Creating net with name:  left_5_f2a_bit47 
Creating net with name:  left_5_f2a_bit48 
Creating net with name:  left_6_f2a_bit0 
Creating net with name:  left_6_f2a_bit1 
Creating net with name:  left_6_f2a_bit2 
Creating net with name:  left_6_f2a_bit3 
Creating net with name:  left_6_f2a_bit4 
Creating net with name:  left_6_f2a_bit5 
Creating net with name:  left_6_f2a_bit6 
Creating net with name:  left_6_f2a_bit7 
Creating net with name:  left_6_f2a_bit8 
Creating net with name:  left_6_f2a_bit9 
Creating net with name:  left_6_f2a_bit10 
Creating net with name:  left_6_f2a_bit11 
Creating net with name:  left_6_f2a_bit12 
Creating net with name:  left_6_f2a_bit13 
Creating net with name:  left_6_f2a_bit14 
Creating net with name:  left_6_f2a_bit15 
Creating net with name:  left_6_f2a_bit16 
Creating net with name:  left_6_f2a_bit17 
Creating net with name:  left_6_f2a_bit18 
Creating net with name:  left_6_f2a_bit19 
Creating net with name:  left_6_f2a_bit20 
Creating net with name:  left_6_f2a_bit21 
Creating net with name:  left_6_f2a_bit22 
Creating net with name:  left_6_f2a_bit23 
Creating net with name:  left_6_f2a_bit24 
Creating net with name:  left_6_f2a_bit25 
Creating net with name:  left_6_f2a_bit26 
Creating net with name:  left_6_f2a_bit27 
Creating net with name:  left_6_f2a_bit28 
Creating net with name:  left_6_f2a_bit29 
Creating net with name:  left_6_f2a_bit30 
Creating net with name:  left_6_f2a_bit31 
Creating net with name:  left_6_f2a_bit32 
Creating net with name:  left_6_f2a_bit33 
Creating net with name:  left_6_f2a_bit34 
Creating net with name:  left_6_f2a_bit35 
Creating net with name:  left_6_f2a_bit36 
Creating net with name:  left_6_f2a_bit37 
Creating net with name:  left_6_f2a_bit38 
Creating net with name:  left_6_f2a_bit39 
Creating net with name:  left_6_f2a_bit40 
Creating net with name:  left_6_f2a_bit41 
Creating net with name:  left_6_f2a_bit42 
Creating net with name:  left_6_f2a_bit43 
Creating net with name:  left_6_f2a_bit44 
Creating net with name:  left_6_f2a_bit45 
Creating net with name:  left_6_f2a_bit46 
Creating net with name:  left_6_f2a_bit47 
Creating net with name:  left_6_f2a_bit48 
Creating net with name:  left_7_f2a_bit0 
Creating net with name:  left_7_f2a_bit1 
Creating net with name:  left_7_f2a_bit2 
Creating net with name:  left_7_f2a_bit3 
Creating net with name:  left_7_f2a_bit4 
Creating net with name:  left_7_f2a_bit5 
Creating net with name:  left_7_f2a_bit6 
Creating net with name:  left_7_f2a_bit7 
Creating net with name:  left_7_f2a_bit8 
Creating net with name:  left_7_f2a_bit9 
Creating net with name:  left_7_f2a_bit10 
Creating net with name:  left_7_f2a_bit11 
Creating net with name:  left_7_f2a_bit12 
Creating net with name:  left_7_f2a_bit13 
Creating net with name:  left_7_f2a_bit14 
Creating net with name:  left_7_f2a_bit15 
Creating net with name:  left_7_f2a_bit16 
Creating net with name:  left_7_f2a_bit17 
Creating net with name:  left_7_f2a_bit18 
Creating net with name:  left_7_f2a_bit19 
Creating net with name:  left_7_f2a_bit20 
Creating net with name:  left_7_f2a_bit21 
Creating net with name:  left_7_f2a_bit22 
Creating net with name:  left_7_f2a_bit23 
Creating net with name:  left_7_f2a_bit24 
Creating net with name:  left_7_f2a_bit25 
Creating net with name:  left_7_f2a_bit26 
Creating net with name:  left_7_f2a_bit27 
Creating net with name:  left_7_f2a_bit28 
Creating net with name:  left_7_f2a_bit29 
Creating net with name:  left_7_f2a_bit30 
Creating net with name:  left_7_f2a_bit31 
Creating net with name:  left_7_f2a_bit32 
Creating net with name:  left_7_f2a_bit33 
Creating net with name:  left_7_f2a_bit34 
Creating net with name:  left_7_f2a_bit35 
Creating net with name:  left_7_f2a_bit36 
Creating net with name:  left_7_f2a_bit37 
Creating net with name:  left_7_f2a_bit38 
Creating net with name:  left_7_f2a_bit39 
Creating net with name:  left_7_f2a_bit40 
Creating net with name:  left_7_f2a_bit41 
Creating net with name:  left_7_f2a_bit42 
Creating net with name:  left_7_f2a_bit43 
Creating net with name:  left_7_f2a_bit44 
Creating net with name:  left_7_f2a_bit45 
Creating net with name:  left_7_f2a_bit46 
Creating net with name:  left_7_f2a_bit47 
Creating net with name:  left_7_f2a_bit48 
Creating net with name:  left_8_f2a_bit0 
Creating net with name:  left_8_f2a_bit1 
Creating net with name:  left_8_f2a_bit2 
Creating net with name:  left_8_f2a_bit3 
Creating net with name:  left_8_f2a_bit4 
Creating net with name:  left_8_f2a_bit5 
Creating net with name:  left_8_f2a_bit6 
Creating net with name:  left_8_f2a_bit7 
Creating net with name:  left_8_f2a_bit8 
Creating net with name:  left_8_f2a_bit9 
Creating net with name:  left_8_f2a_bit10 
Creating net with name:  left_8_f2a_bit11 
Creating net with name:  left_8_f2a_bit12 
Creating net with name:  left_8_f2a_bit13 
Creating net with name:  left_8_f2a_bit14 
Creating net with name:  left_8_f2a_bit15 
Creating net with name:  left_8_f2a_bit16 
Creating net with name:  left_8_f2a_bit17 
Creating net with name:  left_8_f2a_bit18 
Creating net with name:  left_8_f2a_bit19 
Creating net with name:  left_8_f2a_bit20 
Creating net with name:  left_8_f2a_bit21 
Creating net with name:  left_8_f2a_bit22 
Creating net with name:  left_8_f2a_bit23 
Creating net with name:  left_8_f2a_bit24 
Creating net with name:  left_8_f2a_bit25 
Creating net with name:  left_8_f2a_bit26 
Creating net with name:  left_8_f2a_bit27 
Creating net with name:  left_8_f2a_bit28 
Creating net with name:  left_8_f2a_bit29 
Creating net with name:  left_8_f2a_bit30 
Creating net with name:  left_8_f2a_bit31 
Creating net with name:  left_8_f2a_bit32 
Creating net with name:  left_8_f2a_bit33 
Creating net with name:  left_8_f2a_bit34 
Creating net with name:  left_8_f2a_bit35 
Creating net with name:  left_8_f2a_bit36 
Creating net with name:  left_8_f2a_bit37 
Creating net with name:  left_8_f2a_bit38 
Creating net with name:  left_8_f2a_bit39 
Creating net with name:  left_8_f2a_bit40 
Creating net with name:  left_8_f2a_bit41 
Creating net with name:  left_8_f2a_bit42 
Creating net with name:  left_8_f2a_bit43 
Creating net with name:  left_8_f2a_bit44 
Creating net with name:  left_8_f2a_bit45 
Creating net with name:  left_8_f2a_bit46 
Creating net with name:  left_8_f2a_bit47 
Creating net with name:  left_8_f2a_bit48 
Creating net with name:  left_2_a2f_bit0 
Creating net with name:  left_2_a2f_bit1 
Creating net with name:  left_2_a2f_bit2 
Creating net with name:  left_2_a2f_bit3 
Creating net with name:  left_2_a2f_bit4 
Creating net with name:  left_2_a2f_bit5 
Creating net with name:  left_2_a2f_bit6 
Creating net with name:  left_2_a2f_bit7 
Creating net with name:  left_2_a2f_bit8 
Creating net with name:  left_2_a2f_bit9 
Creating net with name:  left_2_a2f_bit10 
Creating net with name:  left_2_a2f_bit11 
Creating net with name:  left_2_a2f_bit12 
Creating net with name:  left_2_a2f_bit13 
Creating net with name:  left_2_a2f_bit14 
Creating net with name:  left_2_a2f_bit15 
Creating net with name:  left_2_a2f_bit16 
Creating net with name:  left_2_a2f_bit17 
Creating net with name:  left_2_a2f_bit18 
Creating net with name:  left_2_a2f_bit19 
Creating net with name:  left_2_a2f_bit20 
Creating net with name:  left_2_a2f_bit21 
Creating net with name:  left_2_a2f_bit22 
Creating net with name:  left_2_a2f_bit23 
Creating net with name:  left_3_a2f_bit0 
Creating net with name:  left_3_a2f_bit1 
Creating net with name:  left_3_a2f_bit2 
Creating net with name:  left_3_a2f_bit3 
Creating net with name:  left_3_a2f_bit4 
Creating net with name:  left_3_a2f_bit5 
Creating net with name:  left_3_a2f_bit6 
Creating net with name:  left_3_a2f_bit7 
Creating net with name:  left_3_a2f_bit8 
Creating net with name:  left_3_a2f_bit9 
Creating net with name:  left_3_a2f_bit10 
Creating net with name:  left_3_a2f_bit11 
Creating net with name:  left_3_a2f_bit12 
Creating net with name:  left_3_a2f_bit13 
Creating net with name:  left_3_a2f_bit14 
Creating net with name:  left_3_a2f_bit15 
Creating net with name:  left_3_a2f_bit16 
Creating net with name:  left_3_a2f_bit17 
Creating net with name:  left_3_a2f_bit18 
Creating net with name:  left_3_a2f_bit19 
Creating net with name:  left_3_a2f_bit20 
Creating net with name:  left_3_a2f_bit21 
Creating net with name:  left_3_a2f_bit22 
Creating net with name:  left_3_a2f_bit23 
Creating net with name:  left_4_a2f_bit0 
Creating net with name:  left_4_a2f_bit1 
Creating net with name:  left_4_a2f_bit2 
Creating net with name:  left_4_a2f_bit3 
Creating net with name:  left_4_a2f_bit4 
Creating net with name:  left_4_a2f_bit5 
Creating net with name:  left_4_a2f_bit6 
Creating net with name:  left_4_a2f_bit7 
Creating net with name:  left_4_a2f_bit8 
Creating net with name:  left_4_a2f_bit9 
Creating net with name:  left_4_a2f_bit10 
Creating net with name:  left_4_a2f_bit11 
Creating net with name:  left_4_a2f_bit12 
Creating net with name:  left_4_a2f_bit13 
Creating net with name:  left_4_a2f_bit14 
Creating net with name:  left_4_a2f_bit15 
Creating net with name:  left_4_a2f_bit16 
Creating net with name:  left_4_a2f_bit17 
Creating net with name:  left_4_a2f_bit18 
Creating net with name:  left_4_a2f_bit19 
Creating net with name:  left_4_a2f_bit20 
Creating net with name:  left_4_a2f_bit21 
Creating net with name:  left_4_a2f_bit22 
Creating net with name:  left_4_a2f_bit23 
Creating net with name:  left_5_a2f_bit0 
Creating net with name:  left_5_a2f_bit1 
Creating net with name:  left_5_a2f_bit2 
Creating net with name:  left_5_a2f_bit3 
Creating net with name:  left_5_a2f_bit4 
Creating net with name:  left_5_a2f_bit5 
Creating net with name:  left_5_a2f_bit6 
Creating net with name:  left_5_a2f_bit7 
Creating net with name:  left_5_a2f_bit8 
Creating net with name:  left_5_a2f_bit9 
Creating net with name:  left_5_a2f_bit10 
Creating net with name:  left_5_a2f_bit11 
Creating net with name:  left_5_a2f_bit12 
Creating net with name:  left_5_a2f_bit13 
Creating net with name:  left_5_a2f_bit14 
Creating net with name:  left_5_a2f_bit15 
Creating net with name:  left_5_a2f_bit16 
Creating net with name:  left_5_a2f_bit17 
Creating net with name:  left_5_a2f_bit18 
Creating net with name:  left_5_a2f_bit19 
Creating net with name:  left_5_a2f_bit20 
Creating net with name:  left_5_a2f_bit21 
Creating net with name:  left_5_a2f_bit22 
Creating net with name:  left_5_a2f_bit23 
Creating net with name:  left_6_a2f_bit0 
Creating net with name:  left_6_a2f_bit1 
Creating net with name:  left_6_a2f_bit2 
Creating net with name:  left_6_a2f_bit3 
Creating net with name:  left_6_a2f_bit4 
Creating net with name:  left_6_a2f_bit5 
Creating net with name:  left_6_a2f_bit6 
Creating net with name:  left_6_a2f_bit7 
Creating net with name:  left_6_a2f_bit8 
Creating net with name:  left_6_a2f_bit9 
Creating net with name:  left_6_a2f_bit10 
Creating net with name:  left_6_a2f_bit11 
Creating net with name:  left_6_a2f_bit12 
Creating net with name:  left_6_a2f_bit13 
Creating net with name:  left_6_a2f_bit14 
Creating net with name:  left_6_a2f_bit15 
Creating net with name:  left_6_a2f_bit16 
Creating net with name:  left_6_a2f_bit17 
Creating net with name:  left_6_a2f_bit18 
Creating net with name:  left_6_a2f_bit19 
Creating net with name:  left_6_a2f_bit20 
Creating net with name:  left_6_a2f_bit21 
Creating net with name:  left_6_a2f_bit22 
Creating net with name:  left_6_a2f_bit23 
Creating net with name:  left_7_a2f_bit0 
Creating net with name:  left_7_a2f_bit1 
Creating net with name:  left_7_a2f_bit2 
Creating net with name:  left_7_a2f_bit3 
Creating net with name:  left_7_a2f_bit4 
Creating net with name:  left_7_a2f_bit5 
Creating net with name:  left_7_a2f_bit6 
Creating net with name:  left_7_a2f_bit7 
Creating net with name:  left_7_a2f_bit8 
Creating net with name:  left_7_a2f_bit9 
Creating net with name:  left_7_a2f_bit10 
Creating net with name:  left_7_a2f_bit11 
Creating net with name:  left_7_a2f_bit12 
Creating net with name:  left_7_a2f_bit13 
Creating net with name:  left_7_a2f_bit14 
Creating net with name:  left_7_a2f_bit15 
Creating net with name:  left_7_a2f_bit16 
Creating net with name:  left_7_a2f_bit17 
Creating net with name:  left_7_a2f_bit18 
Creating net with name:  left_7_a2f_bit19 
Creating net with name:  left_7_a2f_bit20 
Creating net with name:  left_7_a2f_bit21 
Creating net with name:  left_7_a2f_bit22 
Creating net with name:  left_7_a2f_bit23 
Creating net with name:  left_8_a2f_bit0 
Creating net with name:  left_8_a2f_bit1 
Creating net with name:  left_8_a2f_bit2 
Creating net with name:  left_8_a2f_bit3 
Creating net with name:  left_8_a2f_bit4 
Creating net with name:  left_8_a2f_bit5 
Creating net with name:  left_8_a2f_bit6 
Creating net with name:  left_8_a2f_bit7 
Creating net with name:  left_8_a2f_bit8 
Creating net with name:  left_8_a2f_bit9 
Creating net with name:  left_8_a2f_bit10 
Creating net with name:  left_8_a2f_bit11 
Creating net with name:  left_8_a2f_bit12 
Creating net with name:  left_8_a2f_bit13 
Creating net with name:  left_8_a2f_bit14 
Creating net with name:  left_8_a2f_bit15 
Creating net with name:  left_8_a2f_bit16 
Creating net with name:  left_8_a2f_bit17 
Creating net with name:  left_8_a2f_bit18 
Creating net with name:  left_8_a2f_bit19 
Creating net with name:  left_8_a2f_bit20 
Creating net with name:  left_8_a2f_bit21 
Creating net with name:  left_8_a2f_bit22 
Creating net with name:  left_8_a2f_bit23 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_0_root_core_clk_bit1 
Creating net with name:  hv_0_root_core_clk_bit0 
Creating net with name:  hv_1_root_core_clk_bit1 
Creating net with name:  hv_1_root_core_clk_bit0 
Creating net with name:  hv_0_root_cdr_clk_bit1 
Creating net with name:  hv_0_root_cdr_clk_bit0 
Creating net with name:  hv_1_root_cdr_clk_bit1 
Creating net with name:  hv_1_root_cdr_clk_bit0 
Creating net with name:  hv_rx_io_clk0_bit1 
Creating net with name:  hv_rx_io_clk0_bit0 
Creating net with name:  hv_rx_io_clk1_bit1 
Creating net with name:  hv_rx_io_clk1_bit0 
Creating net with name:  left_2_f2a_bit0 
Creating net with name:  left_2_f2a_bit1 
Creating net with name:  left_2_f2a_bit2 
Creating net with name:  left_2_f2a_bit3 
Creating net with name:  left_2_f2a_bit4 
Creating net with name:  left_2_f2a_bit5 
Creating net with name:  left_2_f2a_bit6 
Creating net with name:  left_2_f2a_bit7 
Creating net with name:  left_2_f2a_bit8 
Creating net with name:  left_2_f2a_bit9 
Creating net with name:  left_2_f2a_bit10 
Creating net with name:  left_2_f2a_bit11 
Creating net with name:  left_2_f2a_bit12 
Creating net with name:  left_2_f2a_bit13 
Creating net with name:  left_2_f2a_bit14 
Creating net with name:  left_2_f2a_bit15 
Creating net with name:  left_2_f2a_bit16 
Creating net with name:  left_2_f2a_bit17 
Creating net with name:  left_2_f2a_bit18 
Creating net with name:  left_2_f2a_bit19 
Creating net with name:  left_2_f2a_bit20 
Creating net with name:  left_2_f2a_bit21 
Creating net with name:  left_2_f2a_bit22 
Creating net with name:  left_2_f2a_bit23 
Creating net with name:  left_2_f2a_bit24 
Creating net with name:  left_2_f2a_bit25 
Creating net with name:  left_2_f2a_bit26 
Creating net with name:  left_2_f2a_bit27 
Creating net with name:  left_2_f2a_bit28 
Creating net with name:  left_2_f2a_bit29 
Creating net with name:  left_2_f2a_bit30 
Creating net with name:  left_2_f2a_bit31 
Creating net with name:  left_2_f2a_bit32 
Creating net with name:  left_2_f2a_bit33 
Creating net with name:  left_2_f2a_bit34 
Creating net with name:  left_2_f2a_bit35 
Creating net with name:  left_2_f2a_bit36 
Creating net with name:  left_2_f2a_bit37 
Creating net with name:  left_2_f2a_bit38 
Creating net with name:  left_2_f2a_bit39 
Creating net with name:  left_2_f2a_bit40 
Creating net with name:  left_2_f2a_bit41 
Creating net with name:  left_2_f2a_bit42 
Creating net with name:  left_2_f2a_bit43 
Creating net with name:  left_2_f2a_bit44 
Creating net with name:  left_2_f2a_bit45 
Creating net with name:  left_2_f2a_bit46 
Creating net with name:  left_2_f2a_bit47 
Creating net with name:  left_2_f2a_bit48 
Creating net with name:  left_3_f2a_bit0 
Creating net with name:  left_3_f2a_bit1 
Creating net with name:  left_3_f2a_bit2 
Creating net with name:  left_3_f2a_bit3 
Creating net with name:  left_3_f2a_bit4 
Creating net with name:  left_3_f2a_bit5 
Creating net with name:  left_3_f2a_bit6 
Creating net with name:  left_3_f2a_bit7 
Creating net with name:  left_3_f2a_bit8 
Creating net with name:  left_3_f2a_bit9 
Creating net with name:  left_3_f2a_bit10 
Creating net with name:  left_3_f2a_bit11 
Creating net with name:  left_3_f2a_bit12 
Creating net with name:  left_3_f2a_bit13 
Creating net with name:  left_3_f2a_bit14 
Creating net with name:  left_3_f2a_bit15 
Creating net with name:  left_3_f2a_bit16 
Creating net with name:  left_3_f2a_bit17 
Creating net with name:  left_3_f2a_bit18 
Creating net with name:  left_3_f2a_bit19 
Creating net with name:  left_3_f2a_bit20 
Creating net with name:  left_3_f2a_bit21 
Creating net with name:  left_3_f2a_bit22 
Creating net with name:  left_3_f2a_bit23 
Creating net with name:  left_3_f2a_bit24 
Creating net with name:  left_3_f2a_bit25 
Creating net with name:  left_3_f2a_bit26 
Creating net with name:  left_3_f2a_bit27 
Creating net with name:  left_3_f2a_bit28 
Creating net with name:  left_3_f2a_bit29 
Creating net with name:  left_3_f2a_bit30 
Creating net with name:  left_3_f2a_bit31 
Creating net with name:  left_3_f2a_bit32 
Creating net with name:  left_3_f2a_bit33 
Creating net with name:  left_3_f2a_bit34 
Creating net with name:  left_3_f2a_bit35 
Creating net with name:  left_3_f2a_bit36 
Creating net with name:  left_3_f2a_bit37 
Creating net with name:  left_3_f2a_bit38 
Creating net with name:  left_3_f2a_bit39 
Creating net with name:  left_3_f2a_bit40 
Creating net with name:  left_3_f2a_bit41 
Creating net with name:  left_3_f2a_bit42 
Creating net with name:  left_3_f2a_bit43 
Creating net with name:  left_3_f2a_bit44 
Creating net with name:  left_3_f2a_bit45 
Creating net with name:  left_3_f2a_bit46 
Creating net with name:  left_3_f2a_bit47 
Creating net with name:  left_3_f2a_bit48 
Creating net with name:  left_4_f2a_bit0 
Creating net with name:  left_4_f2a_bit1 
Creating net with name:  left_4_f2a_bit2 
Creating net with name:  left_4_f2a_bit3 
Creating net with name:  left_4_f2a_bit4 
Creating net with name:  left_4_f2a_bit5 
Creating net with name:  left_4_f2a_bit6 
Creating net with name:  left_4_f2a_bit7 
Creating net with name:  left_4_f2a_bit8 
Creating net with name:  left_4_f2a_bit9 
Creating net with name:  left_4_f2a_bit10 
Creating net with name:  left_4_f2a_bit11 
Creating net with name:  left_4_f2a_bit12 
Creating net with name:  left_4_f2a_bit13 
Creating net with name:  left_4_f2a_bit14 
Creating net with name:  left_4_f2a_bit15 
Creating net with name:  left_4_f2a_bit16 
Creating net with name:  left_4_f2a_bit17 
Creating net with name:  left_4_f2a_bit18 
Creating net with name:  left_4_f2a_bit19 
Creating net with name:  left_4_f2a_bit20 
Creating net with name:  left_4_f2a_bit21 
Creating net with name:  left_4_f2a_bit22 
Creating net with name:  left_4_f2a_bit23 
Creating net with name:  left_4_f2a_bit24 
Creating net with name:  left_4_f2a_bit25 
Creating net with name:  left_4_f2a_bit26 
Creating net with name:  left_4_f2a_bit27 
Creating net with name:  left_4_f2a_bit28 
Creating net with name:  left_4_f2a_bit29 
Creating net with name:  left_4_f2a_bit30 
Creating net with name:  left_4_f2a_bit31 
Creating net with name:  left_4_f2a_bit32 
Creating net with name:  left_4_f2a_bit33 
Creating net with name:  left_4_f2a_bit34 
Creating net with name:  left_4_f2a_bit35 
Creating net with name:  left_4_f2a_bit36 
Creating net with name:  left_4_f2a_bit37 
Creating net with name:  left_4_f2a_bit38 
Creating net with name:  left_4_f2a_bit39 
Creating net with name:  left_4_f2a_bit40 
Creating net with name:  left_4_f2a_bit41 
Creating net with name:  left_4_f2a_bit42 
Creating net with name:  left_4_f2a_bit43 
Creating net with name:  left_4_f2a_bit44 
Creating net with name:  left_4_f2a_bit45 
Creating net with name:  left_4_f2a_bit46 
Creating net with name:  left_4_f2a_bit47 
Creating net with name:  left_4_f2a_bit48 
Creating net with name:  left_5_f2a_bit0 
Creating net with name:  left_5_f2a_bit1 
Creating net with name:  left_5_f2a_bit2 
Creating net with name:  left_5_f2a_bit3 
Creating net with name:  left_5_f2a_bit4 
Creating net with name:  left_5_f2a_bit5 
Creating net with name:  left_5_f2a_bit6 
Creating net with name:  left_5_f2a_bit7 
Creating net with name:  left_5_f2a_bit8 
Creating net with name:  left_5_f2a_bit9 
Creating net with name:  left_5_f2a_bit10 
Creating net with name:  left_5_f2a_bit11 
Creating net with name:  left_5_f2a_bit12 
Creating net with name:  left_5_f2a_bit13 
Creating net with name:  left_5_f2a_bit14 
Creating net with name:  left_5_f2a_bit15 
Creating net with name:  left_5_f2a_bit16 
Creating net with name:  left_5_f2a_bit17 
Creating net with name:  left_5_f2a_bit18 
Creating net with name:  left_5_f2a_bit19 
Creating net with name:  left_5_f2a_bit20 
Creating net with name:  left_5_f2a_bit21 
Creating net with name:  left_5_f2a_bit22 
Creating net with name:  left_5_f2a_bit23 
Creating net with name:  left_5_f2a_bit24 
Creating net with name:  left_5_f2a_bit25 
Creating net with name:  left_5_f2a_bit26 
Creating net with name:  left_5_f2a_bit27 
Creating net with name:  left_5_f2a_bit28 
Creating net with name:  left_5_f2a_bit29 
Creating net with name:  left_5_f2a_bit30 
Creating net with name:  left_5_f2a_bit31 
Creating net with name:  left_5_f2a_bit32 
Creating net with name:  left_5_f2a_bit33 
Creating net with name:  left_5_f2a_bit34 
Creating net with name:  left_5_f2a_bit35 
Creating net with name:  left_5_f2a_bit36 
Creating net with name:  left_5_f2a_bit37 
Creating net with name:  left_5_f2a_bit38 
Creating net with name:  left_5_f2a_bit39 
Creating net with name:  left_5_f2a_bit40 
Creating net with name:  left_5_f2a_bit41 
Creating net with name:  left_5_f2a_bit42 
Creating net with name:  left_5_f2a_bit43 
Creating net with name:  left_5_f2a_bit44 
Creating net with name:  left_5_f2a_bit45 
Creating net with name:  left_5_f2a_bit46 
Creating net with name:  left_5_f2a_bit47 
Creating net with name:  left_5_f2a_bit48 
Creating net with name:  left_6_f2a_bit0 
Creating net with name:  left_6_f2a_bit1 
Creating net with name:  left_6_f2a_bit2 
Creating net with name:  left_6_f2a_bit3 
Creating net with name:  left_6_f2a_bit4 
Creating net with name:  left_6_f2a_bit5 
Creating net with name:  left_6_f2a_bit6 
Creating net with name:  left_6_f2a_bit7 
Creating net with name:  left_6_f2a_bit8 
Creating net with name:  left_6_f2a_bit9 
Creating net with name:  left_6_f2a_bit10 
Creating net with name:  left_6_f2a_bit11 
Creating net with name:  left_6_f2a_bit12 
Creating net with name:  left_6_f2a_bit13 
Creating net with name:  left_6_f2a_bit14 
Creating net with name:  left_6_f2a_bit15 
Creating net with name:  left_6_f2a_bit16 
Creating net with name:  left_6_f2a_bit17 
Creating net with name:  left_6_f2a_bit18 
Creating net with name:  left_6_f2a_bit19 
Creating net with name:  left_6_f2a_bit20 
Creating net with name:  left_6_f2a_bit21 
Creating net with name:  left_6_f2a_bit22 
Creating net with name:  left_6_f2a_bit23 
Creating net with name:  left_6_f2a_bit24 
Creating net with name:  left_6_f2a_bit25 
Creating net with name:  left_6_f2a_bit26 
Creating net with name:  left_6_f2a_bit27 
Creating net with name:  left_6_f2a_bit28 
Creating net with name:  left_6_f2a_bit29 
Creating net with name:  left_6_f2a_bit30 
Creating net with name:  left_6_f2a_bit31 
Creating net with name:  left_6_f2a_bit32 
Creating net with name:  left_6_f2a_bit33 
Creating net with name:  left_6_f2a_bit34 
Creating net with name:  left_6_f2a_bit35 
Creating net with name:  left_6_f2a_bit36 
Creating net with name:  left_6_f2a_bit37 
Creating net with name:  left_6_f2a_bit38 
Creating net with name:  left_6_f2a_bit39 
Creating net with name:  left_6_f2a_bit40 
Creating net with name:  left_6_f2a_bit41 
Creating net with name:  left_6_f2a_bit42 
Creating net with name:  left_6_f2a_bit43 
Creating net with name:  left_6_f2a_bit44 
Creating net with name:  left_6_f2a_bit45 
Creating net with name:  left_6_f2a_bit46 
Creating net with name:  left_6_f2a_bit47 
Creating net with name:  left_6_f2a_bit48 
Creating net with name:  left_7_f2a_bit0 
Creating net with name:  left_7_f2a_bit1 
Creating net with name:  left_7_f2a_bit2 
Creating net with name:  left_7_f2a_bit3 
Creating net with name:  left_7_f2a_bit4 
Creating net with name:  left_7_f2a_bit5 
Creating net with name:  left_7_f2a_bit6 
Creating net with name:  left_7_f2a_bit7 
Creating net with name:  left_7_f2a_bit8 
Creating net with name:  left_7_f2a_bit9 
Creating net with name:  left_7_f2a_bit10 
Creating net with name:  left_7_f2a_bit11 
Creating net with name:  left_7_f2a_bit12 
Creating net with name:  left_7_f2a_bit13 
Creating net with name:  left_7_f2a_bit14 
Creating net with name:  left_7_f2a_bit15 
Creating net with name:  left_7_f2a_bit16 
Creating net with name:  left_7_f2a_bit17 
Creating net with name:  left_7_f2a_bit18 
Creating net with name:  left_7_f2a_bit19 
Creating net with name:  left_7_f2a_bit20 
Creating net with name:  left_7_f2a_bit21 
Creating net with name:  left_7_f2a_bit22 
Creating net with name:  left_7_f2a_bit23 
Creating net with name:  left_7_f2a_bit24 
Creating net with name:  left_7_f2a_bit25 
Creating net with name:  left_7_f2a_bit26 
Creating net with name:  left_7_f2a_bit27 
Creating net with name:  left_7_f2a_bit28 
Creating net with name:  left_7_f2a_bit29 
Creating net with name:  left_7_f2a_bit30 
Creating net with name:  left_7_f2a_bit31 
Creating net with name:  left_7_f2a_bit32 
Creating net with name:  left_7_f2a_bit33 
Creating net with name:  left_7_f2a_bit34 
Creating net with name:  left_7_f2a_bit35 
Creating net with name:  left_7_f2a_bit36 
Creating net with name:  left_7_f2a_bit37 
Creating net with name:  left_7_f2a_bit38 
Creating net with name:  left_7_f2a_bit39 
Creating net with name:  left_7_f2a_bit40 
Creating net with name:  left_7_f2a_bit41 
Creating net with name:  left_7_f2a_bit42 
Creating net with name:  left_7_f2a_bit43 
Creating net with name:  left_7_f2a_bit44 
Creating net with name:  left_7_f2a_bit45 
Creating net with name:  left_7_f2a_bit46 
Creating net with name:  left_7_f2a_bit47 
Creating net with name:  left_7_f2a_bit48 
Creating net with name:  left_8_f2a_bit0 
Creating net with name:  left_8_f2a_bit1 
Creating net with name:  left_8_f2a_bit2 
Creating net with name:  left_8_f2a_bit3 
Creating net with name:  left_8_f2a_bit4 
Creating net with name:  left_8_f2a_bit5 
Creating net with name:  left_8_f2a_bit6 
Creating net with name:  left_8_f2a_bit7 
Creating net with name:  left_8_f2a_bit8 
Creating net with name:  left_8_f2a_bit9 
Creating net with name:  left_8_f2a_bit10 
Creating net with name:  left_8_f2a_bit11 
Creating net with name:  left_8_f2a_bit12 
Creating net with name:  left_8_f2a_bit13 
Creating net with name:  left_8_f2a_bit14 
Creating net with name:  left_8_f2a_bit15 
Creating net with name:  left_8_f2a_bit16 
Creating net with name:  left_8_f2a_bit17 
Creating net with name:  left_8_f2a_bit18 
Creating net with name:  left_8_f2a_bit19 
Creating net with name:  left_8_f2a_bit20 
Creating net with name:  left_8_f2a_bit21 
Creating net with name:  left_8_f2a_bit22 
Creating net with name:  left_8_f2a_bit23 
Creating net with name:  left_8_f2a_bit24 
Creating net with name:  left_8_f2a_bit25 
Creating net with name:  left_8_f2a_bit26 
Creating net with name:  left_8_f2a_bit27 
Creating net with name:  left_8_f2a_bit28 
Creating net with name:  left_8_f2a_bit29 
Creating net with name:  left_8_f2a_bit30 
Creating net with name:  left_8_f2a_bit31 
Creating net with name:  left_8_f2a_bit32 
Creating net with name:  left_8_f2a_bit33 
Creating net with name:  left_8_f2a_bit34 
Creating net with name:  left_8_f2a_bit35 
Creating net with name:  left_8_f2a_bit36 
Creating net with name:  left_8_f2a_bit37 
Creating net with name:  left_8_f2a_bit38 
Creating net with name:  left_8_f2a_bit39 
Creating net with name:  left_8_f2a_bit40 
Creating net with name:  left_8_f2a_bit41 
Creating net with name:  left_8_f2a_bit42 
Creating net with name:  left_8_f2a_bit43 
Creating net with name:  left_8_f2a_bit44 
Creating net with name:  left_8_f2a_bit45 
Creating net with name:  left_8_f2a_bit46 
Creating net with name:  left_8_f2a_bit47 
Creating net with name:  left_8_f2a_bit48 
Creating net with name:  left_2_a2f_bit0 
Creating net with name:  left_2_a2f_bit1 
Creating net with name:  left_2_a2f_bit2 
Creating net with name:  left_2_a2f_bit3 
Creating net with name:  left_2_a2f_bit4 
Creating net with name:  left_2_a2f_bit5 
Creating net with name:  left_2_a2f_bit6 
Creating net with name:  left_2_a2f_bit7 
Creating net with name:  left_2_a2f_bit8 
Creating net with name:  left_2_a2f_bit9 
Creating net with name:  left_2_a2f_bit10 
Creating net with name:  left_2_a2f_bit11 
Creating net with name:  left_2_a2f_bit12 
Creating net with name:  left_2_a2f_bit13 
Creating net with name:  left_2_a2f_bit14 
Creating net with name:  left_2_a2f_bit15 
Creating net with name:  left_2_a2f_bit16 
Creating net with name:  left_2_a2f_bit17 
Creating net with name:  left_2_a2f_bit18 
Creating net with name:  left_2_a2f_bit19 
Creating net with name:  left_2_a2f_bit20 
Creating net with name:  left_2_a2f_bit21 
Creating net with name:  left_2_a2f_bit22 
Creating net with name:  left_2_a2f_bit23 
Creating net with name:  left_3_a2f_bit0 
Creating net with name:  left_3_a2f_bit1 
Creating net with name:  left_3_a2f_bit2 
Creating net with name:  left_3_a2f_bit3 
Creating net with name:  left_3_a2f_bit4 
Creating net with name:  left_3_a2f_bit5 
Creating net with name:  left_3_a2f_bit6 
Creating net with name:  left_3_a2f_bit7 
Creating net with name:  left_3_a2f_bit8 
Creating net with name:  left_3_a2f_bit9 
Creating net with name:  left_3_a2f_bit10 
Creating net with name:  left_3_a2f_bit11 
Creating net with name:  left_3_a2f_bit12 
Creating net with name:  left_3_a2f_bit13 
Creating net with name:  left_3_a2f_bit14 
Creating net with name:  left_3_a2f_bit15 
Creating net with name:  left_3_a2f_bit16 
Creating net with name:  left_3_a2f_bit17 
Creating net with name:  left_3_a2f_bit18 
Creating net with name:  left_3_a2f_bit19 
Creating net with name:  left_3_a2f_bit20 
Creating net with name:  left_3_a2f_bit21 
Creating net with name:  left_3_a2f_bit22 
Creating net with name:  left_3_a2f_bit23 
Creating net with name:  left_4_a2f_bit0 
Creating net with name:  left_4_a2f_bit1 
Creating net with name:  left_4_a2f_bit2 
Creating net with name:  left_4_a2f_bit3 
Creating net with name:  left_4_a2f_bit4 
Creating net with name:  left_4_a2f_bit5 
Creating net with name:  left_4_a2f_bit6 
Creating net with name:  left_4_a2f_bit7 
Creating net with name:  left_4_a2f_bit8 
Creating net with name:  left_4_a2f_bit9 
Creating net with name:  left_4_a2f_bit10 
Creating net with name:  left_4_a2f_bit11 
Creating net with name:  left_4_a2f_bit12 
Creating net with name:  left_4_a2f_bit13 
Creating net with name:  left_4_a2f_bit14 
Creating net with name:  left_4_a2f_bit15 
Creating net with name:  left_4_a2f_bit16 
Creating net with name:  left_4_a2f_bit17 
Creating net with name:  left_4_a2f_bit18 
Creating net with name:  left_4_a2f_bit19 
Creating net with name:  left_4_a2f_bit20 
Creating net with name:  left_4_a2f_bit21 
Creating net with name:  left_4_a2f_bit22 
Creating net with name:  left_4_a2f_bit23 
Creating net with name:  left_5_a2f_bit0 
Creating net with name:  left_5_a2f_bit1 
Creating net with name:  left_5_a2f_bit2 
Creating net with name:  left_5_a2f_bit3 
Creating net with name:  left_5_a2f_bit4 
Creating net with name:  left_5_a2f_bit5 
Creating net with name:  left_5_a2f_bit6 
Creating net with name:  left_5_a2f_bit7 
Creating net with name:  left_5_a2f_bit8 
Creating net with name:  left_5_a2f_bit9 
Creating net with name:  left_5_a2f_bit10 
Creating net with name:  left_5_a2f_bit11 
Creating net with name:  left_5_a2f_bit12 
Creating net with name:  left_5_a2f_bit13 
Creating net with name:  left_5_a2f_bit14 
Creating net with name:  left_5_a2f_bit15 
Creating net with name:  left_5_a2f_bit16 
Creating net with name:  left_5_a2f_bit17 
Creating net with name:  left_5_a2f_bit18 
Creating net with name:  left_5_a2f_bit19 
Creating net with name:  left_5_a2f_bit20 
Creating net with name:  left_5_a2f_bit21 
Creating net with name:  left_5_a2f_bit22 
Creating net with name:  left_5_a2f_bit23 
Creating net with name:  left_6_a2f_bit0 
Creating net with name:  left_6_a2f_bit1 
Creating net with name:  left_6_a2f_bit2 
Creating net with name:  left_6_a2f_bit3 
Creating net with name:  left_6_a2f_bit4 
Creating net with name:  left_6_a2f_bit5 
Creating net with name:  left_6_a2f_bit6 
Creating net with name:  left_6_a2f_bit7 
Creating net with name:  left_6_a2f_bit8 
Creating net with name:  left_6_a2f_bit9 
Creating net with name:  left_6_a2f_bit10 
Creating net with name:  left_6_a2f_bit11 
Creating net with name:  left_6_a2f_bit12 
Creating net with name:  left_6_a2f_bit13 
Creating net with name:  left_6_a2f_bit14 
Creating net with name:  left_6_a2f_bit15 
Creating net with name:  left_6_a2f_bit16 
Creating net with name:  left_6_a2f_bit17 
Creating net with name:  left_6_a2f_bit18 
Creating net with name:  left_6_a2f_bit19 
Creating net with name:  left_6_a2f_bit20 
Creating net with name:  left_6_a2f_bit21 
Creating net with name:  left_6_a2f_bit22 
Creating net with name:  left_6_a2f_bit23 
Creating net with name:  left_7_a2f_bit0 
Creating net with name:  left_7_a2f_bit1 
Creating net with name:  left_7_a2f_bit2 
Creating net with name:  left_7_a2f_bit3 
Creating net with name:  left_7_a2f_bit4 
Creating net with name:  left_7_a2f_bit5 
Creating net with name:  left_7_a2f_bit6 
Creating net with name:  left_7_a2f_bit7 
Creating net with name:  left_7_a2f_bit8 
Creating net with name:  left_7_a2f_bit9 
Creating net with name:  left_7_a2f_bit10 
Creating net with name:  left_7_a2f_bit11 
Creating net with name:  left_7_a2f_bit12 
Creating net with name:  left_7_a2f_bit13 
Creating net with name:  left_7_a2f_bit14 
Creating net with name:  left_7_a2f_bit15 
Creating net with name:  left_7_a2f_bit16 
Creating net with name:  left_7_a2f_bit17 
Creating net with name:  left_7_a2f_bit18 
Creating net with name:  left_7_a2f_bit19 
Creating net with name:  left_7_a2f_bit20 
Creating net with name:  left_7_a2f_bit21 
Creating net with name:  left_7_a2f_bit22 
Creating net with name:  left_7_a2f_bit23 
Creating net with name:  left_8_a2f_bit0 
Creating net with name:  left_8_a2f_bit1 
Creating net with name:  left_8_a2f_bit2 
Creating net with name:  left_8_a2f_bit3 
Creating net with name:  left_8_a2f_bit4 
Creating net with name:  left_8_a2f_bit5 
Creating net with name:  left_8_a2f_bit6 
Creating net with name:  left_8_a2f_bit7 
Creating net with name:  left_8_a2f_bit8 
Creating net with name:  left_8_a2f_bit9 
Creating net with name:  left_8_a2f_bit10 
Creating net with name:  left_8_a2f_bit11 
Creating net with name:  left_8_a2f_bit12 
Creating net with name:  left_8_a2f_bit13 
Creating net with name:  left_8_a2f_bit14 
Creating net with name:  left_8_a2f_bit15 
Creating net with name:  left_8_a2f_bit16 
Creating net with name:  left_8_a2f_bit17 
Creating net with name:  left_8_a2f_bit18 
Creating net with name:  left_8_a2f_bit19 
Creating net with name:  left_8_a2f_bit20 
Creating net with name:  left_8_a2f_bit21 
Creating net with name:  left_8_a2f_bit22 
Creating net with name:  left_8_a2f_bit23 
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/configuration/Virgo/config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.A location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.A_1 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$iopadmap$accumulator.P location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$iopadmap$accumulator.P_1 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.clk location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:CLK_BUF name:$auto$clkbufmap.cc:265:execute$678 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.reset location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.subtract_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip $iopadmap$accumulator.A [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.A_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.P [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.P_1 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.clk [I_BUF] because the location is not set
INFO: BIT: Skip $auto$clkbufmap.cc:265:execute$678 [CLK_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.reset [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.subtract_i [I_BUF] because the location is not set
INFO: BIT: Design accumulator bitstream is generated
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.38
Hash     : ed7a115
Date     : Apr 19 2024
Type     : Engineering
Log Time   : Fri Apr 19 11:29:42 2024 GMT

INFO: Created design: accumulator. Project type: rtl
INFO: Target device: GEMINI_COMPACT_10x8
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: accumulator
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v' to AST representation.
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top accumulator' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accumulator

3.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: 63ca413340, CPU: user 0.03s system 0.01s, MEM: 17.95 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 95% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design accumulator is analyzed
INFO: ANL: Top Modules: accumulator

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: accumulator
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s accumulator.ys -l accumulator_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s accumulator.ys -l accumulator_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `accumulator.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v' to AST representation.
Generating RTLIL representation for module `\accumulator'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \accumulator

3.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \accumulator

4.17.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5 in module accumulator.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3 in module accumulator.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1 in module accumulator.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 1 assignment to connection.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
     1/1: $1\add_or_sub[1:0]
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
     1/1: $0\P[1:0]
Creating decoders for process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
     1/1: $0\i1[1:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\accumulator.\add_or_sub' from process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\accumulator.\P' using process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\accumulator.\i1' using process `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
  created $dff cell `$procdff$18' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:25$5'.
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17$3'.
Found and cleaned up 1 empty switch in `\accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
Removing empty process `accumulator.$proc$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:9$1'.
Cleaned up 3 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~2 debug messages>

4.19. Executing SPLITNETS pass (splitting up multi-bit signals).

4.20. Executing DEMUXMAP pass.

4.21. Executing FLATTEN pass (flatten design).

4.22. Executing DEMUXMAP pass.

4.23. Executing TRIBUF pass.

4.24. Executing TRIBUF pass.

4.25. Executing DEMINOUT pass (demote inout ports to input or output).

4.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

4.28. Executing CHECK pass (checking for obvious problems).
Checking module accumulator...
Found and reported 0 problems.

4.29. Printing statistics.

=== accumulator ===

   Number of wires:                 11
   Number of wire bits:             19
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $dff                            2
     $mux                            3
     $sub                            1

4.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.35. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $procmux$9 in front of them:
        $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6
        $add$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:29$7

4.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~1 debug messages>

RUN-OPT ITERATIONS DONE : 1

4.39. Executing FSM pass (extract and optimize FSM).

4.39.1. Executing FSM_DETECT pass (finding FSMs in design).

4.39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.40. Executing WREDUCE pass (reducing word size of cells).

4.41. Executing PEEPOPT pass (run peephole optimizers).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.48. Executing OPT_SHARE pass.

4.49. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$18 ($dff) from module accumulator (D = \A, Q = \i1, rval = 2'00).
Adding SRST signal on $procdff$17 ($dff) from module accumulator (D = \add_or_sub, Q = \P, rval = 2'00).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.55. Executing OPT_SHARE pass.

4.56. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 2

4.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.60. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.73. Executing OPT_SHARE pass.

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=2, #remove=0, time=0.00 sec.]

4.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.78. Executing WREDUCE pass (reducing word size of cells).

4.79. Executing PEEPOPT pass (run peephole optimizers).

4.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.81. Executing DEMUXMAP pass.

4.82. Executing SPLITNETS pass (splitting up multi-bit signals).

4.83. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.84. Executing RS_DSP_MULTADD pass.

4.85. Executing WREDUCE pass (reducing word size of cells).

4.86. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$25 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:17.2-23.5"

4.87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing TECHMAP pass (map to technology primitives).

4.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing RS_DSP_SIMD pass.

4.96. Executing TECHMAP pass (map to technology primitives).

4.96.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.96.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.97. Executing TECHMAP pass (map to technology primitives).

4.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.98. Executing rs_pack_dsp_regs pass.

4.99. Executing RS_DSP_IO_REGS pass.

4.100. Executing TECHMAP pass (map to technology primitives).

4.100.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.100.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.101. Executing TECHMAP pass (map to technology primitives).

4.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.102. Printing statistics.

=== accumulator ===

   Number of wires:                  9
   Number of wire bits:             15
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $mux                            1
     $neg                            1
     $sdff                           2
     $sub                            1

4.103. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module accumulator:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$19 ($neg).
  creating $macc model for $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6 ($sub).
  creating $alu model for $macc $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$19.
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$19: $auto$alumacc.cc:485:replace_alu$26
  creating $alu cell for $sub$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl/accumulator.v:27$6: $auto$alumacc.cc:485:replace_alu$29
  created 2 $alu and 0 $macc cells.

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.109. Executing OPT_SHARE pass.

4.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.113. Printing statistics.

=== accumulator ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $alu                            2
     $mux                            1
     $sdff                           2

4.114. Executing MEMORY pass.

4.114.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.114.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.114.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.114.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.114.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.114.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.114.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.114.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.114.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.114.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.115. Printing statistics.

=== accumulator ===

   Number of wires:                 13
   Number of wire bits:             23
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $alu                            2
     $mux                            1
     $sdff                           2

4.116. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

4.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.118. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.120. Executing Rs_BRAM_Split pass.

4.121. Executing TECHMAP pass (map to technology primitives).

4.121.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.121.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.122. Executing TECHMAP pass (map to technology primitives).

4.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.123. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.126. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.127. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.129. Executing OPT_SHARE pass.

4.130. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.133. Executing PMUXTREE pass.

4.134. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~3 debug messages>

4.135. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.136. Executing TECHMAP pass (map to technology primitives).

4.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.136.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.136.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~304 debug messages>

4.137. Printing statistics.

=== accumulator ===

   Number of wires:                 69
   Number of wire bits:           2289
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $_AND_                          8
     $_DFF_P_                        4
     $_MUX_                         10
     $_NOT_                          4
     $_OR_                           4
     $_XOR_                         10

4.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~18 debug messages>

4.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.143. Executing OPT_SHARE pass.

4.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 4 unused cells and 55 unused wires.
<suppressed ~5 debug messages>

4.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.150. Executing OPT_SHARE pass.

4.151. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 2

4.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.155. Executing TECHMAP pass (map to technology primitives).

4.155.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.155.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.156. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             29
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          1
     $_DFF_P_                        4
     $_MUX_                          5
     $_NOT_                          4
     $_OR_                           1
     $_XOR_                          4

4.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.162. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.165. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.170. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.173. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.178. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.179. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.182. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             29
   Number of public wires:           7
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $_AND_                          1
     $_DFF_P_                        4
     $_MUX_                          5
     $_NOT_                          4
     $_OR_                           1
     $_XOR_                          4

   Number of Generic REGs:          4

ABC-DFF iteration : 1

4.183. Executing ABC pass (technology mapping using ABC).

4.183.1. Summary of detected clock domains:
  19 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.183.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 19 gates and 24 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.183.2.1. Executing ABC.
[Time = 0.07 sec.]

4.184. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.185. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.189. Executing OPT_SHARE pass.

4.190. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~2 debug messages>

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.193. Executing ABC pass (technology mapping using ABC).

4.193.1. Summary of detected clock domains:
  14 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.193.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.193.2.1. Executing ABC.
[Time = 0.05 sec.]

4.194. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.196. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.197. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.199. Executing OPT_SHARE pass.

4.200. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.203. Executing ABC pass (technology mapping using ABC).

4.203.1. Summary of detected clock domains:
  14 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.203.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.203.2.1. Executing ABC.
[Time = 0.06 sec.]

4.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.209. Executing OPT_SHARE pass.

4.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.213. Executing ABC pass (technology mapping using ABC).

4.213.1. Summary of detected clock domains:
  13 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.213.2. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.213.2.1. Executing ABC.
[Time = 0.04 sec.]

4.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.219. Executing OPT_SHARE pass.

4.220. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.221. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.223. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.226. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.227. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.228. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.229. Executing OPT_SHARE pass.

4.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.234. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.238. Executing OPT_SHARE pass.

4.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.247. Executing OPT_SHARE pass.

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.252. Executing BMUXMAP pass.

4.253. Executing DEMUXMAP pass.

4.254. Executing ABC pass (technology mapping using ABC).

4.254.1. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.254.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.50 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.55 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.56 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.67 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.37 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    4.11 sec.
[Time = 6.16 sec.]

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.258. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.260. Executing OPT_SHARE pass.

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.264. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.268. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.270. Executing OPT_SHARE pass.

4.271. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.279. Executing OPT_SHARE pass.

4.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.284. Printing statistics.

=== accumulator ===

   Number of wires:                 10
   Number of wire bits:             13
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_P_                        4
     $lut                            4

4.285. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.286. Executing RS_DFFSR_CONV pass.

4.287. Printing statistics.

=== accumulator ===

   Number of wires:                 10
   Number of wire bits:             13
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_DFF_P_                        4
     $lut                            4

4.288. Executing TECHMAP pass (map to technology primitives).

4.288.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.288.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.288.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~128 debug messages>

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.
<suppressed ~44 debug messages>

4.290. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.298. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.300. Executing OPT_SHARE pass.

4.301. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.304. Executing TECHMAP pass (map to technology primitives).

4.304.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.304.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.305. Executing ABC pass (technology mapping using ABC).

4.305.1. Extracting gate netlist of module `\accumulator' to `<abc-temp-dir>/input.blif'..
Extracted 18 gates and 28 wires to a netlist network with 8 inputs and 4 outputs (dfl=1).

4.305.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 1]{initMapFlow}[3]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 2]{map}[9]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 3]{postMap}[18]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.22 sec. at Pass 4]{map}[54]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.44 sec. at Pass 5]{postMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.41 sec. at Pass 6]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.35 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.51 sec. at Pass 7]{pushMap}[100]
DE:   #PIs =   8  #Luts =     4  Max Lvl =   1  Avg Lvl =   1.00  [   0.33 sec. at Pass 8]{finalMap}[100]
DE:   
DE:   total time =    3.64 sec.
[Time = 5.71 sec.]

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

4.307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \accumulator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.309. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \accumulator.
Performed a total of 0 changes.

4.310. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\accumulator'.
Removed a total of 0 cells.

4.311. Executing OPT_SHARE pass.

4.312. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.313. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

4.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module accumulator.

RUN-OPT ITERATIONS DONE : 1

4.315. Executing HIERARCHY pass (managing design hierarchy).

4.315.1. Analyzing design hierarchy..
Top module:  \accumulator

4.315.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

4.316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..

4.317. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-278.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.1-299.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.1-317.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.1-339.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.1-368.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.1-384.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:394.1-400.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:410.1-416.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:426.1-432.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:442.1-448.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:458.1-464.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:474.1-488.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.1-512.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:522.1-535.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:545.1-558.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.1-576.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.1-598.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.1-617.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627.1-644.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.1-669.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.1-693.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.1-720.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-769.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.1-818.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.1-834.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.1-850.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.1-868.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.1-886.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.1-949.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.1-988.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1005.1-1010.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.1-1038.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1087.1-1137.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.1-1176.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.1-1227.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.319. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on accumulator.clk[0].

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.322. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port accumulator.A using rs__I_BUF.
Mapping port accumulator.P using rs__O_BUF.
Mapping port accumulator.clk using rs__I_BUF.
Mapping port accumulator.reset using rs__I_BUF.
Mapping port accumulator.subtract_i using rs__I_BUF.

4.323. Executing TECHMAP pass (map to technology primitives).

4.323.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.323.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~13 debug messages>

4.324. Printing statistics.

=== accumulator ===

   Number of wires:                 37
   Number of wire bits:             42
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $lut                            4
     CLK_BUF                         1
     DFFRE                           4
     I_BUF                           5
     O_BUF                           2

4.325. Executing TECHMAP pass (map to technology primitives).

4.325.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.325.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~46 debug messages>

4.326. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \accumulator..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

4.327. Printing statistics.

=== accumulator ===

   Number of wires:                 16
   Number of wire bits:             21
   Number of public wires:           6
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     CLK_BUF                         1
     DFFRE                           4
     I_BUF                           5
     LUT2                            2
     LUT3                            1
     LUT6                            1
     O_BUF                           2

   Number of LUTs:                   4
   Number of REGs:                   4
   Number of CARRY ADDERs:           0

4.328. Executing SPLITNETS pass (splitting up multi-bit signals).

4.329. Executing HIERARCHY pass (managing design hierarchy).

4.329.1. Analyzing design hierarchy..
Top module:  \accumulator

4.329.2. Analyzing design hierarchy..
Top module:  \accumulator
Removed 0 unused modules.

Dumping port properties into 'port_info.json' file.

5. Executing Verilog backend.
Dumping module `\accumulator'.

6. Executing BLIF backend.
After Adding wire

7. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_accumulator.
<suppressed ~1 debug messages>

8. Executing Verilog backend.
Dumping module `\accumulator'.

9. Executing BLIF backend.
Run Script

10. Executing Verilog backend.
Dumping module `\accumulator'.

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\fabric_accumulator'.

13. Executing BLIF backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7f7b5c5c48, CPU: user 0.52s system 0.04s, MEM: 21.30 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (160 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design accumulator is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: accumulator
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_carry_inference -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.01 seconds.
Loading library file ../../../../.././rtl/accumulator.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg258e05038" -P"/tmp/ivrli58e05038" "../../../../.././rtl/accumulator.v"
...parsing output from preprocessor...
... Load module complete.
RUNNING FUNCTORS
 ... Iteration detected 5 optimizations.
 ... done, 0.01 seconds.
 -F cprop ...
 -F nodangle ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ...
 ... 1 iterations deleted 56 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 56 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.CODE GENERATION

 ... invoking target_design
 ... done, 0STATISTICS
lex_string: add_count=4508 hit_count=27660
 seconds.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg258e05038" -f"/tmp/ivrlg58e05038" -p"/tmp/ivrli58e05038" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh58e05038" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile carry_inference.vcd opened for output.
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  18
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  20
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  22
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  24
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  26
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  28
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  30
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  32
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  34
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  36
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  38
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  40
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  42
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  44
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  46
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  48
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  50
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  52
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  54
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  56
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  58
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  60
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  62
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  64
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  66
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  68
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  70
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  72
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  74
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  76
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  78
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  80
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  82
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  84
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  86
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  88
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  90
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                  92
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                  94
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                  96
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                  98
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 100
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 102
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 104
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 106
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 108
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 110
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 114
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 116
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 118
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 124
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 128
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 130
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 132
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 136
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 138
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 140
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 142
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 144
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 146
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 150
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 152
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 154
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 156
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 158
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 160
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 164
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 166
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 168
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 170
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 172
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 174
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 176
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 178
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 180
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 182
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 186
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 188
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 190
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 192
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 194
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 196
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 198
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 200
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 202
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 206
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 208
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 210
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 212
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 214
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 216
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 218
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 220
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 222
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 224
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 228
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 230
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 232
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 234
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 236
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 242
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 244
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 246
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 250
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 252
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 254
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 258
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 260
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 262
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 264
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 266
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 270
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 272
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 274
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 278
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 282
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 284
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 286
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 288
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 290
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 292
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 294
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 298
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 300
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 302
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 304
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 306
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 308
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 310
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 312
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 314
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 316
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 318
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 320
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 322
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 324
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 326
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 328
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 330
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 332
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 334
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 336
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 338
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 340
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 342
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 344
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 346
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 348
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 350
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 352
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 358
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 360
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 362
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 364
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 366
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 368
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 370
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 372
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 376
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 378
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 380
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 382
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 388
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 392
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 394
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 398
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 400
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 402
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 404
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 406
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 410
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 412
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 414
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 416
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 418
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 420
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 422
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 424
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 426
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 428
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 430
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 432
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 434
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 436
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 438
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 440
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 442
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 444
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 446
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 448
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 450
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 452
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 454
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 458
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 460
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 462
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 464
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 466
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 468
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 470
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 472
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 474
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 476
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 478
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 480
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 482
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 484
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 486
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 490
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 492
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 494
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 496
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 498
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 502
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 504
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 506
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 508
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 512
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 514
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 516
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 518
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 522
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 524
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 526
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 528
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 530
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 532
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 536
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 538
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 540
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 542
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 544
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 546
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 550
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 552
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 554
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 558
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 560
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 562
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 564
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 566
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 568
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 570
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 572
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 574
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 576
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 580
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 586
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 588
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 590
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 594
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 596
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 598
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 604
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 606
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 608
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 612
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 614
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 616
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 618
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 620
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 622
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 624
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 626
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 628
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 630
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 632
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 634
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 636
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 640
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 644
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 650
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 652
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 654
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 656
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 660
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 662
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 666
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 668
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 670
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 674
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 676
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 678
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 680
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 682
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 690
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 692
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 696
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 698
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 700
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 702
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 708
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 710
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 712
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 714
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 716
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 720
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 722
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 724
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 726
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 728
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 732
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 734
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 736
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 738
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 740
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 742
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 744
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 746
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 748
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 750
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 754
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 756
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 758
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 760
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 762
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 764
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 766
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 768
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 770
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 772
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 774
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 776
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 778
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 780
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 782
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 786
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 788
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 790
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 792
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 794
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 796
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 798
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 800
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 802
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 806
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 808
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 810
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 814
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 816
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 818
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 820
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 822
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 824
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 826
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 828
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 830
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 832
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 836
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 838
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 840
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 842
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 844
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 846
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 848
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 850
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 854
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 856
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 858
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 860
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 862
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 864
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 868
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 872
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 874
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 876
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 878
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 880
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 882
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 888
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 890
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 892
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 894
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 896
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 898
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 902
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 904
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 906
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 908
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 910
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 912
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 914
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 916
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 920
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 922
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 924
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 926
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 928
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 934
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 936
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 938
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 940
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 942
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 944
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 946
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 948
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 950
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 952
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 954
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 956
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 958
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 960
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 964
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 968
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 970
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 974
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 976
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 978
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 980
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 982
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 984
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 986
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                 990
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 992
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                 994
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                 996
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                 998
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1000
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1002
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1004
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1006
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1008
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1010
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1012
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1014
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1018
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1020
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1022
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1024
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1026
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1028
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1030
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1032
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1034
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1036
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1038
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1040
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1042
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1046
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1048
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1050
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1052
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1054
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1056
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1058
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1060
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1062
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1064
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1066
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1068
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1070
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1072
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1074
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1076
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1078
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1080
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1082
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1084
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1086
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1088
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1090
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1092
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1094
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1096
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1098
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1100
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1102
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1106
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1108
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1110
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1114
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1116
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1118
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1124
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1128
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1132
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1136
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1138
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1140
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1142
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1144
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1146
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1150
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1154
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1156
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1158
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1160
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1164
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1166
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1168
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1170
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1172
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1174
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1176
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1178
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1180
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1182
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1184
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1186
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1188
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1190
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1192
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1194
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1196
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1198
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1200
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1202
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1204
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1206
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1208
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1210
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1212
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1214
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1216
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1218
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1220
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1222
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1224
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1228
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1230
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1232
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1234
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1236
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1242
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1244
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1246
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1250
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1252
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1254
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1258
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1262
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1264
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1266
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1270
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1272
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1274
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1278
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1282
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1284
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1286
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1288
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1290
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1292
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1296
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1298
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1300
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1302
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1304
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1306
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1308
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1310
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1316
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1318
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1320
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1322
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1324
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1326
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1328
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1330
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1332
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1334
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1336
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1338
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1340
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1342
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1344
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1346
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1348
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1350
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1352
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1354
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1358
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1360
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1362
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1364
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1366
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1368
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1370
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1372
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1374
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1376
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1378
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1380
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1382
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1384
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1386
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1388
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1390
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1392
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1394
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1396
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1398
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1400
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1402
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1404
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1406
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1410
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1412
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1414
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1416
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1418
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1420
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1422
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1424
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1426
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1428
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1430
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1432
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1434
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1436
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1438
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1440
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1444
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1446
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1448
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1450
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1452
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1454
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1458
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1460
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1462
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1464
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1466
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1468
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1470
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1472
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1474
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1476
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1478
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1480
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1482
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1484
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1490
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1494
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1496
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1498
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1502
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1504
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1506
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1512
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1514
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1516
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1518
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1522
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1524
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1526
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1528
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1530
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1532
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1536
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1538
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1540
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1542
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1544
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1546
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1550
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1552
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1554
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1556
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1558
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1560
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1562
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1564
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1566
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1568
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1570
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1572
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1574
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1580
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1586
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1588
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1594
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1596
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1598
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1602
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1604
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1606
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1608
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1612
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1614
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1616
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1618
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1620
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1622
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1624
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1626
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1628
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1630
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1632
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1634
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1636
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1638
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1640
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1644
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1646
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1650
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1652
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1654
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1660
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1662
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1664
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1666
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1668
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1670
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1674
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1676
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1680
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1682
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1690
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1692
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1698
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1702
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1708
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1710
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1712
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1714
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1716
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1720
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1722
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1724
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1726
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1728
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1732
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1734
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1736
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1738
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1740
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1742
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1744
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1746
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1748
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1750
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1754
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1756
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1758
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1762
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1764
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1768
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1770
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1772
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1774
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1776
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1778
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1780
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1782
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1786
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1788
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1790
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1792
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1794
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1796
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1798
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1800
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1802
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1804
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1806
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1808
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1810
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1814
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1816
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1818
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1820
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1822
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1824
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1826
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1828
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1830
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1832
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1836
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1838
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1840
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1842
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1844
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1846
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1848
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1850
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1854
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1856
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1858
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1860
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1862
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1864
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1868
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1872
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1874
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1876
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1878
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1880
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1882
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1886
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1888
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1890
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1892
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1894
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1896
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1898
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1902
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1904
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1906
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1908
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1910
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1912
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1914
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1916
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1918
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1920
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1922
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1924
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1926
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1928
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1934
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1936
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1938
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1940
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1942
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1944
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1946
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1948
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1950
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1952
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1954
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1956
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1958
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1960
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1966
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1968
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1970
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1972
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1974
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1976
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                1978
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1980
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1982
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1984
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1986
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1990
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                1992
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                1994
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1996
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                1998
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2000
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2002
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2004
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2006
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2008
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2010
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2012
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2014
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2016
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2018
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2020
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2022
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2024
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2026
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2028
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2030
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2032
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2034
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2036
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2038
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2040
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2042
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2046
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2048
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2050
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2052
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2054
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2056
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2058
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2060
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2062
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2064
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2066
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2068
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2070
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2072
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2074
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2076
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2078
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2080
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2082
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2084
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2086
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2088
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2090
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2092
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2094
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2096
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2098
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2100
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2102
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2106
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2108
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2110
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2112
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2114
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2116
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2118
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2120
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2122
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2124
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2126
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2128
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2132
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2134
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2136
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2138
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2140
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2142
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2144
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2146
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2150
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2154
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2156
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2158
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2160
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2162
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2164
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2166
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2168
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2170
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2172
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2174
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2176
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2178
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2180
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2182
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2186
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2188
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2190
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2192
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2194
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2196
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2198
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2200
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2202
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2206
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2208
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2210
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2212
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2214
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2216
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2218
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2220
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2222
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2224
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2226
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2228
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2230
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2232
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2234
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2236
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2240
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2242
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2244
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2246
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2248
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2250
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2252
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2254
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2256
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2258
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2262
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2264
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2266
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2270
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2272
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2274
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2276
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2278
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2280
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2282
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2284
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2286
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2288
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2290
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2292
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2298
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2300
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2302
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2304
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2306
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2308
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2310
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2316
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2318
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2320
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2322
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2324
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2326
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2328
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2330
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2332
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2334
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2336
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2338
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2340
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2342
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2344
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2346
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2348
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2350
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2352
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2356
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2358
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2360
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2362
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2364
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2366
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2368
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2370
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2372
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2376
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2378
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2380
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2382
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2388
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2392
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2394
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2398
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2400
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2402
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2404
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2406
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2410
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2412
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2414
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2416
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2418
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2420
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2422
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2424
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2426
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2428
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2430
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2432
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2434
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2436
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2438
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2440
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2444
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2446
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2448
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2450
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2452
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2454
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2456
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2458
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2460
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2462
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2464
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2466
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2468
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2470
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2472
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2474
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2476
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2478
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2480
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2482
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2484
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2488
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2490
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2494
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2496
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2498
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2500
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2502
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2504
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2506
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2512
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2514
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2516
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2518
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2520
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2522
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2524
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2526
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2528
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2530
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2532
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2536
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2538
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2540
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2542
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2544
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2546
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2548
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2550
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2552
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2554
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2558
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2560
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2562
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2564
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2566
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2568
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2570
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2572
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2574
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2578
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2580
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2582
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2584
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2586
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2588
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2592
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2594
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2596
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2598
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2600
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2604
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2606
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2608
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2610
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2612
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2614
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2616
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2618
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2620
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2622
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2624
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2626
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2628
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2630
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2632
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2634
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2636
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2640
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2642
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2644
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2650
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2652
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2654
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2658
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2660
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2662
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2666
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2668
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2670
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2672
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2674
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2676
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2680
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2682
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2684
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2686
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2688
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2690
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2692
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2694
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2698
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2702
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2704
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2706
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2708
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2710
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2712
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2714
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2716
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2718
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2720
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2722
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2724
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2726
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2728
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2730
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2732
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2734
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2736
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2738
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2740
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2742
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2744
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2746
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2748
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2750
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2754
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2756
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2758
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2762
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2764
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2768
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2770
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2772
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2774
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2776
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2778
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2780
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2782
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2784
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2786
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2788
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2790
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2792
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2794
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2796
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2798
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2800
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2802
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2806
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2808
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2810
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2814
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2816
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2818
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2820
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2822
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2824
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2826
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2828
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2830
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2832
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2834
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2836
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2838
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2840
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2842
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2844
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2846
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2848
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2850
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2852
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2854
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2856
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2858
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2860
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2862
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2864
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2866
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2868
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2872
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2874
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2876
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2878
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2880
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2882
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2884
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2888
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2890
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2892
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2894
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2896
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2898
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2902
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2904
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2906
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2908
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2910
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2912
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2914
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2916
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2920
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2922
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2924
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2926
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2928
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2930
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2932
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2934
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2936
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2938
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2940
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2942
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2944
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2946
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2948
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2950
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2952
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2954
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2956
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                2958
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2960
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2962
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2968
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2970
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2974
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2976
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2978
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2980
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2982
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2984
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2986
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2988
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2990
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                2992
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                2994
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2996
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                2998
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3000
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3002
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3004
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3006
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3008
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3010
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3012
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3014
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3018
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3020
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3022
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3024
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3026
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3028
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3030
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3032
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3034
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3036
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3038
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3040
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3042
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3044
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3046
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3048
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3050
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3052
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3054
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3056
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3058
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3060
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3062
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3064
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3066
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3068
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3070
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3072
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3074
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3076
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3078
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3080
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3082
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3084
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3086
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3088
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3090
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3092
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3094
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3096
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3098
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3100
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3102
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3104
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3106
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3108
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3110
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3112
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3114
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3116
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3118
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3120
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3122
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3124
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3126
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3128
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3130
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3132
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3134
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3136
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3138
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3140
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3142
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3144
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3146
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3148
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3150
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3152
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3154
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3156
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3158
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3160
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3162
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3164
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3166
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3168
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3170
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3172
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3174
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3176
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3178
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3180
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3182
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3184
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3186
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3188
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3190
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3192
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3194
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3196
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3198
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3200
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3202
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3204
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3206
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3208
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3210
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3212
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3214
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3216
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3218
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3220
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3222
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3224
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3226
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3228
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3230
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3232
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3234
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3236
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3238
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3240
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3242
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3244
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3246
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3248
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3250
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3252
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3254
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3256
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3258
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3260
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3262
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3264
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3266
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3268
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3270
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3272
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3274
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3276
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3278
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3280
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3282
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3284
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3286
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3288
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3290
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3292
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3294
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3296
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3298
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3300
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3302
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3304
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3306
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3308
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3310
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3312
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3314
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3316
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3318
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3320
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3322
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3324
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3326
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3328
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3330
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3332
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3334
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3336
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3338
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3340
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3342
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3344
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3346
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3348
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3350
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3352
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3354
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3356
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3358
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3360
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3362
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3364
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3366
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3368
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3370
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3372
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3374
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3376
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3378
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3380
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3382
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3384
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3386
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3388
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3390
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3392
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3394
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3396
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3398
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3400
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3402
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3404
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3406
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3408
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3410
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3412
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3414
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3416
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3418
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3420
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3422
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3424
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3426
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3428
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3430
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3432
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3434
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3436
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3438
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3440
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3442
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3444
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3446
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3448
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3450
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3452
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3454
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3456
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3458
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3460
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3462
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3464
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3466
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3468
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3470
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3472
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3474
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3476
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3478
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3480
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3482
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3484
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3486
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3488
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3490
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3492
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3494
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3496
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3498
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3500
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3502
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3504
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3506
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3508
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3510
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3512
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3514
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3516
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3518
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3520
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3522
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3524
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3526
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3528
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3530
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3532
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3534
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3536
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3538
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3540
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3542
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3544
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3546
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3548
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3550
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3552
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3554
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3556
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3558
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3560
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3562
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3564
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3566
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3568
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3570
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3572
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3574
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3576
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3578
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3580
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3582
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3584
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3586
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3588
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3590
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3592
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3594
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3596
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3598
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3600
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3602
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3604
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3606
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3608
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3610
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3612
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3614
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3616
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3618
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3620
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3622
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3624
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3626
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3628
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3630
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3632
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3634
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3636
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3638
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3640
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3642
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3644
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3646
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3648
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3650
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3652
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3654
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3656
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3658
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3660
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3662
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3664
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3666
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3668
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3670
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3672
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3674
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3676
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3678
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3680
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3682
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3684
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3686
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3688
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3690
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3692
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3694
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3696
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3698
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3700
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3702
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3704
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3706
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3708
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3710
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3712
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3714
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3716
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3718
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3720
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3722
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3724
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3726
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3728
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3730
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3732
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3734
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3736
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3738
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3740
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3742
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3744
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3746
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3748
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3750
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3752
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3754
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3756
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3758
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3760
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3762
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3764
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3766
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3768
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3770
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3772
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3774
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3776
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3778
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3780
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3782
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3784
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3786
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3788
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3790
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3792
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3794
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3796
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3798
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3800
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3802
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3804
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3806
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3808
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3810
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3812
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3814
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3816
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3818
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3820
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3822
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3824
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3826
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3828
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3830
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3832
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3834
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3836
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3838
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3840
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3842
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3844
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3846
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3848
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3850
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3852
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3854
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3856
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3858
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3860
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3862
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3864
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3866
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3868
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3870
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3872
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3874
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3876
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3878
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3880
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3882
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3884
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3886
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3888
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3890
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3892
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3894
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3896
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3898
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3900
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3902
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3904
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3906
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3908
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3910
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3912
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3914
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3916
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3918
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3920
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3922
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3924
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3926
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3928
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3930
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3932
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3934
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3936
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3938
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3940
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3942
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3944
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3946
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3948
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3950
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3952
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3954
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3956
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3958
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3960
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3962
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3964
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3966
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3968
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3970
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3972
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3974
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3976
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3978
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3980
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                3982
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3984
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3986
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3988
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3990
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3992
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                3994
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                3996
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                3998
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4000
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4002
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4004
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4006
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                4008
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4010
Data Matched. Golden P: 1, Netlist P: 1, Time: 32000                4012
Data Matched. Golden P: 0, Netlist P: 0, Time: 32000                4014
Data Matched. Golden P: 3, Netlist P: 3, Time: 32000                4016
Data Matched. Golden P: 2, Netlist P: 2, Time: 32000                4018

**** All Comparison Matched ***
Simulation Passed
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v:45: $finish called at 4038000 (1ps)
INFO: SGT: Gate simulation for design: accumulator had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: accumulator
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif'.

After removing unused inputs...
	total blocks: 26, total nets: 19, total inputs: 5, total outputs: 7
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 6
  LEs used for logic and registers    : 0
  LEs used for logic only             : 6
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.717e-06 sec
Full Max Req/Worst Slack updates 1 in 6.008e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.957e-06 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.01 Type: io
	Block Utilization: 0.03 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.

Netlist conversion complete.

# Packing took 0.01 seconds (max_rss 20.3 MiB, delta_rss +1.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load packing took 0.03 seconds (max_rss 58.4 MiB, delta_rss +38.0 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.47 seconds (max_rss 58.5 MiB, delta_rss +0.0 MiB)


Flow timing analysis took 0.00149747 seconds (0.00146958 STA, 2.789e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 0.66 seconds (max_rss 58.8 MiB)
INFO: PAC: Design accumulator is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: accumulator
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --output accumulator_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
	--output	accumulator_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : accumulator_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv )  num_udes_pins= 7
CReader::parse()  nr_= 845  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32

  num_rows= 845  num_cols= 76  start_GBOX_GPIO_row_= 32  start_CustomerInternal_row_= 0  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 750  bcd_AXI_.size()= 0


	  ***  pin_c  read_csv_file  SUCCEEDED  ***

	  has_edits : 1

create_temp_pcf() : 26773.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 5  output_idx.size()= 2
--- writing pcf inputs (5)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (2)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 26773.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 7  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : accumulator_pin_loc.place
  input pin TRANSLATED: clk --> $iopadmap$clk
  input pin TRANSLATED: reset --> $iopadmap$reset
  input pin TRANSLATED: subtract_i --> $iopadmap$subtract_i
  input pin TRANSLATED: A[0] --> $iopadmap$A[0]
  input pin TRANSLATED: A[1] --> $iopadmap$A[1]
  output pin TRANSLATED: P[0] --> $iopadmap$P[0]
  output pin TRANSLATED: P[1] --> $iopadmap$P[1]

written 7 pins to accumulator_pin_loc.place
  min_pt_row= 38  max_pt_row= 155

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 5 inputs and 2 outputs
  min_pt_row= 40  max_pt_row= 157
  row0_GBOX_GPIO()= 32  row0_CustomerInternal()= 0

ROW-RECORD stats ( numRows= 845 )
              No_dir : 137
           Input_dir : 306
          Output_dir : 198
         HasBoth_dir : 126
      AllEnabled_dir : 78
        #AXI = 0
       #GPIO = 0
  #GBOX_GPIO = 750
   #inp_colm A2F = 261
   #out_colm F2A = 489
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'accumulator_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.45 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.45 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading accumulator_pin_loc.place.

Warning 260: Block $iopadmap$clk has an invalid name and it is going to be skipped.
Successfully read constraints file accumulator_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

There are 12 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 77

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.48125 td_cost: 1.15439e-09
Initial placement estimated Critical Path Delay (CPD): 2.12265 ns
Initial placement estimated setup Total Negative Slack (sTNS): -6.52442 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.12265 ns

Initial placement estimated setup slack histogram:
[ -2.1e-09:   -2e-09) 2 ( 33.3%) |*************************
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.2e-09) 0 (  0.0%) |
[ -1.2e-09:   -1e-09) 0 (  0.0%) |
[   -1e-09: -8.5e-10) 0 (  0.0%) |
[ -8.5e-10: -6.9e-10) 0 (  0.0%) |
[ -6.9e-10: -5.3e-10) 4 ( 66.7%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 15
Warning 261: Starting t: 9 of 13 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.0e-03   1.000       0.30 1.1544e-09   2.123      -6.52   -2.123   0.400  0.0000   11.0     1.00 0.000        15  0.200
   2    0.0 9.6e-04   0.990       0.29 1.0569e-09   2.123      -6.52   -2.123   0.533  0.0000   10.6     1.31 0.000        30  0.950
   3    0.0 9.1e-04   0.997       0.29 1.1544e-09   2.123      -6.52   -2.123   0.267  0.0053   11.0     1.00 0.000        45  0.950
   4    0.0 8.7e-04   1.000       0.29 8.559e-10    2.123      -6.52   -2.123   0.267  0.0000    9.1     2.33 0.000        60  0.950
   5    0.0 8.2e-04   0.993       0.28 7.5855e-10   2.123      -6.52   -2.123   0.200  0.0063    7.5     3.44 0.000        75  0.950
   6    0.0 7.8e-04   0.991       0.28 7.1233e-10   2.123      -6.52   -2.123   0.400  0.0045    5.7     4.70 0.000        90  0.950
   7    0.0 7.4e-04   1.000       0.28 7.0903e-10   2.123      -6.52   -2.123   0.200  0.0000    5.5     4.86 0.000       105  0.950
   8    0.0 7.1e-04   1.000       0.28 6.9607e-10   2.123      -6.52   -2.123   0.333  0.0000    4.2     5.78 0.000       120  0.950
   9    0.0 6.7e-04   1.000       0.28 6.9337e-10   2.123      -6.52   -2.123   0.067  0.0000    3.7     6.09 0.000       135  0.950
  10    0.0 6.4e-04   1.000       0.28 6.8803e-10   2.123      -6.52   -2.123   0.333  0.0000    2.3     7.07 0.000       150  0.950
  11    0.0 6.1e-04   0.992       0.27 6.8742e-10   2.123      -6.52   -2.123   0.400  0.0059    2.1     7.24 0.000       165  0.950
  12    0.0 5.8e-04   0.992       0.26 6.8723e-10   2.123      -6.52   -2.123   0.200  0.0067    2.0     7.30 0.000       180  0.950
  13    0.0 5.5e-04   0.858       0.28 4.4233e-10   2.123      -6.52   -2.123   0.067  0.0000    1.5     7.64 0.000       195  0.950
  14    0.0 5.2e-04   0.994       0.28 4.4266e-10   2.001      -6.23   -2.001   0.133  0.0079    1.0     8.00 0.000       210  0.950
  15    0.0 4.2e-04   0.989       0.27 4.4266e-10   2.001      -6.23   -2.001   0.200  0.0114    1.0     8.00 0.000       225  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=0.2625, TD costs=4.42657e-10, CPD=  2.001 (ns) 
  16    0.0 3.9e-04   1.000       0.26 4.4266e-10   2.001      -6.23   -2.001   0.067  0.0000    1.0     8.00 0.000       240  0.950
  17    0.0 0.0e+00   0.996       0.26 4.4266e-10   2.001      -6.23   -2.001   0.200  0.0069    1.0     8.00 0.000       255  0.800
## Placement Quench took 0.00 seconds (max_rss 57.6 MiB)
post-quench CPD = 2.00073 (ns) 

BB estimate of min-dist (placement) wire length: 41

Completed placement consistency check successfully.

Swaps called: 268

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.00073 ns, Fmax: 499.818 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.00073 ns
Placement estimated setup Total Negative Slack (sTNS): -6.23148 ns

Placement estimated setup slack histogram:
[   -2e-09: -1.9e-09) 2 ( 33.3%) |*************************
[ -1.9e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.7e-10) 0 (  0.0%) |
[ -9.7e-10: -8.3e-10) 0 (  0.0%) |
[ -8.3e-10: -6.8e-10) 0 (  0.0%) |
[ -6.8e-10: -5.3e-10) 4 ( 66.7%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: 2.00073 ns (499.818 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 2.00073 ns (499.818 MHz)

Placement cost: 0.988095, bb_cost: 0.25625, td_cost: 4.42657e-10, 

Placement resource usage:
  io  implemented as io_left: 12
  clb implemented as clb    : 1

Placement number of temperatures: 17
Placement total # of swap attempts: 268
	Swaps accepted:  73 (27.2 %)
	Swaps rejected: 176 (65.7 %)
	Swaps aborted:  19 ( 7.1 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                13.43            27.78           72.22          0.00         
                   Median                 19.03            13.73           64.71          21.57        
                   Centroid               27.99            42.67           54.67          2.67         
                   W. Centroid            25.00            34.33           59.70          5.97         
                   W. Median              0.75             0.00            0.00           100.00       

clb                Uniform                0.75             0.00            100.00         0.00         
                   Median                 2.24             0.00            100.00         0.00         
                   Centroid               1.49             0.00            100.00         0.00         
                   W. Centroid            5.22             7.14            92.86          0.00         
                   W. Median              0.37             0.00            100.00         0.00         
                   Crit. Uniform          2.99             0.00            100.00         0.00         
                   Feasible Region        0.75             0.00            100.00         0.00         


Placement Quench timing analysis took 3.9002e-05 seconds (3.2983e-05 STA, 6.019e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00251515 seconds (0.00236638 STA, 0.000148768 slack) (19 full updates: 19 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00251515 seconds (0.00236638 STA, 0.000148768 slack) (19 full updates: 19 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.63 seconds (max_rss 57.6 MiB)
Incr Slack updates 19 in 3.527e-05 sec
Full Max Req/Worst Slack updates 2 in 9.279e-06 sec
Incr Max Req/Worst Slack updates 17 in 2.6154e-05 sec
Incr Criticality updates 17 in 3.6253e-05 sec
Full Criticality updates 2 in 1.1598e-05 sec
INFO: PLC: Design accumulator is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: accumulator
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.47 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.52 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.53 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 7 ( 53.8%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 4 ( 30.8%) |****************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 2 ( 15.4%) |**************
## Initializing router criticalities took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    2462      12      12       1 ( 0.001%)      82 ( 0.3%)    2.299     -6.884     -2.299      0.000      0.000      N/A
   2    0.0     0.5    0      75       1       1       0 ( 0.000%)      82 ( 0.3%)    2.299     -6.884     -2.299      0.000      0.000      N/A
Restoring best routing
Critical path: 2.29949 ns
Successfully routed after 2 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 7 ( 53.8%) |*************************************************
[      0.1:      0.2) 0 (  0.0%) |
[      0.2:      0.3) 0 (  0.0%) |
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 4 ( 30.8%) |****************************
[      0.5:      0.6) 0 (  0.0%) |
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 2 ( 15.4%) |**************
Router Stats: total_nets_routed: 13 total_connections_routed: 13 total_heap_pushes: 2537 total_heap_pops: 994 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 2537 total_external_heap_pops: 994 total_external_SOURCE_pushes: 13 total_external_SOURCE_pops: 13 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 13 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 13 total_external_SINK_pushes: 256 total_external_SINK_pops: 245 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 268 total_external_IPIN_pops: 267 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 13 total_external_OPIN_pops: 13 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 0 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 0 total_external_CHANX_pushes: 977 total_external_CHANX_pops: 229 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 0 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 0 total_external_CHANY_pushes: 1010 total_external_CHANY_pops: 227 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 0 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 0 total_number_of_adding_all_rt: 13 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Writing Implementation Netlist: fabric_accumulator_post_synthesis.v
Writing Implementation Netlist: fabric_accumulator_post_synthesis.blif
Writing Implementation SDF    : fabric_accumulator_post_synthesis.sdf
Incr Slack updates 1 in 3.027e-06 sec
Full Max Req/Worst Slack updates 1 in 2.505e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.366e-06 sec
Flow timing analysis took 0.00246231 seconds (0.00234307 STA, 0.000119244 slack) (4 full updates: 0 setup, 0 hold, 4 combined).
VPR succeeded
The entire flow of VPR took 1.22 seconds (max_rss 57.6 MiB)
Incr Slack updates 3 in 7.41e-06 sec
Full Max Req/Worst Slack updates 1 in 5.882e-06 sec
Incr Max Req/Worst Slack updates 2 in 8.899e-06 sec
Incr Criticality updates 1 in 2.887e-06 sec
Full Criticality updates 2 in 1.2329e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v_
INFO: RTE: Design accumulator is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: accumulator
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_carry_inference -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/post_pnr_wrapper_accumulator_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
 ... done, 0.02 seconds.
ELABORATING DESIGN
Loading library file ../../../../../.././rtl/accumulator.v.
Executing: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp  -L -F"/tmp/ivrlg240ce5c0f" -P"/tmp/ivrli40ce5c0f" "../../../../../.././rtl/accumulator.v"
...parsing output from preprocessor...
... Load module complete.
 ... done, 0 seconds.RUNNING FUNCTORS

 -F cprop ...
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 110 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 110 dangling signals and 4 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.CODE GENERATION

 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5244 hit_count=36478
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg240ce5c0f" -f"/tmp/ivrlg40ce5c0f" -p"/tmp/ivrli40ce5c0f" |/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh40ce5c0f" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile carry_inference.vcd opened for output.
Data Mismatch. Golden P: 0, Netlist P: x, Time: 18000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 20000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 22000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 24000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 26000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 28000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 30000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 32000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 34000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 36000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 38000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 40000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 42000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 44000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 46000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 48000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 50000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 52000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 54000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 56000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 58000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 60000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 62000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 64000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 66000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 68000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 70000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 72000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 74000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 76000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 78000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 80000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 82000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 84000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 86000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 88000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 90000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 92000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 94000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 96000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 98000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 100000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 102000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 104000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 106000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 108000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 110000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 114000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 116000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 118000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 124000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 128000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 130000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 132000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 136000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 138000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 140000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 142000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 144000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 146000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 150000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 152000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 154000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 156000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 158000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 160000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 164000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 166000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 168000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 170000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 172000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 174000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 176000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 178000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 180000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 182000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 186000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 188000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 190000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 192000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 194000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 196000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 198000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 200000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 202000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 206000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 208000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 210000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 212000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 214000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 216000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 218000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 220000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 222000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 224000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 228000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 230000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 232000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 234000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 236000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 242000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 244000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 246000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 250000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 252000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 254000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 258000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 260000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 262000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 264000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 266000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 270000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 272000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 274000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 278000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 282000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 284000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 286000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 288000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 290000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 292000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 294000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 298000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 300000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 302000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 304000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 306000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 308000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 310000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 312000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 314000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 316000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 318000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 320000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 322000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 324000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 326000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 328000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 330000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 332000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 334000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 336000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 338000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 340000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 342000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 344000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 346000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 348000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 350000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 352000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 358000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 360000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 362000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 364000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 366000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 368000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 370000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 372000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 376000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 378000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 380000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 382000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 388000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 392000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 394000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 398000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 400000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 402000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 404000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 406000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 410000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 412000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 414000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 416000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 418000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 420000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 422000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 424000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 426000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 428000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 430000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 432000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 434000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 436000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 438000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 440000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 442000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 444000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 446000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 448000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 450000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 452000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 454000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 458000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 460000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 462000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 464000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 466000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 468000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 470000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 472000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 474000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 476000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 478000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 480000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 482000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 484000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 486000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 490000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 492000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 494000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 496000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 498000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 502000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 504000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 506000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 508000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 512000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 514000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 516000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 518000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 522000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 524000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 526000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 528000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 530000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 532000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 536000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 538000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 540000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 542000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 544000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 546000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 550000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 552000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 554000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 558000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 560000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 562000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 564000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 566000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 568000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 570000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 572000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 574000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 576000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 580000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 586000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 588000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 590000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 594000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 596000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 598000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 604000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 606000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 608000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 612000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 614000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 616000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 618000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 620000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 622000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 624000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 626000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 628000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 630000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 632000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 634000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 636000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 640000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 644000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 650000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 652000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 654000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 656000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 660000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 662000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 666000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 668000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 670000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 674000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 676000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 678000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 680000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 682000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 690000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 692000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 696000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 698000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 700000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 702000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 708000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 710000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 712000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 714000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 716000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 720000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 722000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 724000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 726000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 728000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 732000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 734000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 736000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 738000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 740000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 742000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 744000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 746000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 748000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 750000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 754000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 756000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 758000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 760000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 762000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 764000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 766000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 768000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 770000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 772000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 774000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 776000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 778000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 780000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 782000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 786000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 788000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 790000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 792000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 794000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 796000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 798000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 800000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 802000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 806000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 808000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 810000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 814000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 816000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 818000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 820000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 822000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 824000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 826000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 828000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 830000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 832000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 836000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 838000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 840000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 842000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 844000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 846000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 848000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 850000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 854000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 856000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 858000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 860000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 862000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 864000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 868000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 872000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 874000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 876000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 878000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 880000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 882000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 888000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 890000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 892000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 894000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 896000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 898000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 902000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 904000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 906000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 908000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 910000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 912000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 914000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 916000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 920000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 922000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 924000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 926000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 928000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 934000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 936000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 938000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 940000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 942000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 944000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 946000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 948000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 950000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 952000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 954000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 956000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 958000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 960000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 964000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 968000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 970000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 974000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 976000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 978000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 980000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 982000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 984000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 986000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 990000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 992000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 994000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 996000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 998000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1000000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1002000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1004000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1006000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1008000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1010000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1012000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1014000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1018000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1020000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1022000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1024000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1026000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1028000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1030000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1032000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1034000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1036000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1038000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1040000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1042000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1046000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1048000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1050000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1052000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1054000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1056000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1058000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1060000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1062000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1064000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1066000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1068000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1070000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1072000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1074000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1076000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1078000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1080000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1082000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1084000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1086000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1088000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1090000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1092000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1094000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1096000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1098000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1100000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1102000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1106000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1108000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1110000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1114000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1116000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1118000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1124000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1128000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1132000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1136000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1138000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1140000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1142000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1144000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1146000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1150000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1154000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1156000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1158000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1160000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1164000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1166000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1168000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1170000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1172000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1174000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1176000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1178000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1180000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1182000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1184000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1186000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1188000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1190000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1192000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1194000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1196000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1198000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1200000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1202000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1204000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1206000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1208000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1210000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1212000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1214000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1216000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1218000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1220000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1222000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1224000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1228000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1230000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1232000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1234000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1236000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1242000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1244000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1246000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1250000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1252000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1254000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1258000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1262000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1264000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1266000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1270000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1272000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1274000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1278000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1282000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1284000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1286000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1288000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1290000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1292000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1296000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1298000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1300000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1302000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1304000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1306000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1308000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1310000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1316000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1318000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1320000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1322000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1324000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1326000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1328000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1330000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1332000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1334000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1336000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1338000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1340000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1342000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1344000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1346000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1348000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1350000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1352000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1354000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1358000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1360000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1362000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1364000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1366000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1368000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1370000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1372000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1374000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1376000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1378000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1380000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1382000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1384000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1386000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1388000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1390000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1392000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1394000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1396000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1398000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1400000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1402000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1404000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1406000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1410000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1412000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1414000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1416000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1418000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1420000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1422000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1424000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1426000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1428000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1430000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1432000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1434000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1436000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1438000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1440000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1444000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1446000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1448000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1450000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1452000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1454000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1458000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1460000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1462000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1464000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1466000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1468000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1470000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1472000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1474000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1476000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1478000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1480000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1482000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1484000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1490000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1494000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1496000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1498000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1502000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1504000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1506000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1512000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1514000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1516000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1518000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1522000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1524000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1526000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1528000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1530000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1532000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1536000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1538000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1540000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1542000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1544000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1546000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1550000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1552000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1554000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1556000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1558000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1560000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1562000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1564000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1566000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1568000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1570000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1572000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1574000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1580000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1586000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1588000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1594000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1596000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1598000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1602000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1604000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1606000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1608000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1612000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1614000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1616000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1618000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1620000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1622000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1624000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1626000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1628000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1630000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1632000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1634000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1636000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1638000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1640000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1644000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1646000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1650000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1652000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1654000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1660000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1662000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1664000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1666000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1668000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1670000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1674000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1676000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1680000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1682000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1690000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1692000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1698000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1702000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1708000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1710000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1712000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1714000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1716000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1720000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1722000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1724000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1726000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1728000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1732000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1734000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1736000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1738000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1740000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1742000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1744000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1746000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1748000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1750000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1754000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1756000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1758000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1762000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1764000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1768000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1770000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1772000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1774000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1776000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1778000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1780000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1782000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1786000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1788000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1790000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1792000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1794000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1796000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1798000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1800000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1802000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1804000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1806000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1808000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1810000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1814000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1816000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1818000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1820000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1822000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1824000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1826000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1828000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1830000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1832000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1836000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1838000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1840000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1842000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1844000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1846000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1848000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1850000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1854000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1856000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1858000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1860000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1862000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1864000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1868000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1872000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1874000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1876000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1878000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1880000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1882000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1886000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1888000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1890000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1892000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1894000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1896000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1898000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1902000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1904000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1906000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1908000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1910000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1912000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1914000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1916000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1918000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1920000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1922000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1924000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1926000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1928000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1934000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1936000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1938000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1940000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1942000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1944000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1946000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1948000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1950000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1952000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1954000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1956000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1958000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1960000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1966000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1968000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1970000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1972000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1974000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1976000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 1978000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1980000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1982000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1984000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1986000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1990000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 1992000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 1994000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1996000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 1998000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2000000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2002000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2004000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2006000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2008000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2010000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2012000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2014000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2016000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2018000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2020000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2022000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2024000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2026000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2028000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2030000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2032000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2034000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2036000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2038000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2040000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2042000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2046000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2048000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2050000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2052000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2054000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2056000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2058000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2060000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2062000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2064000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2066000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2068000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2070000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2072000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2074000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2076000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2078000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2080000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2082000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2084000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2086000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2088000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2090000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2092000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2094000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2096000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2098000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2100000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2102000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2106000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2108000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2110000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2112000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2114000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2116000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2118000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2120000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2122000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2124000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2126000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2128000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2132000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2134000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2136000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2138000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2140000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2142000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2144000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2146000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2150000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2154000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2156000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2158000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2160000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2162000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2164000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2166000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2168000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2170000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2172000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2174000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2176000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2178000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2180000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2182000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2186000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2188000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2190000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2192000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2194000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2196000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2198000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2200000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2202000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2206000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2208000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2210000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2212000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2214000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2216000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2218000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2220000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2222000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2224000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2226000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2228000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2230000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2232000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2234000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2236000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2240000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2242000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2244000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2246000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2248000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2250000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2252000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2254000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2256000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2258000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2262000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2264000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2266000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2270000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2272000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2274000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2276000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2278000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2280000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2282000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2284000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2286000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2288000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2290000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2292000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2298000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2300000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2302000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2304000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2306000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2308000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2310000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2316000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2318000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2320000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2322000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2324000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2326000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2328000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2330000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2332000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2334000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2336000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2338000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2340000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2342000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2344000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2346000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2348000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2350000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2352000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2356000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2358000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2360000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2362000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2364000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2366000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2368000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2370000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2372000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2376000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2378000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2380000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2382000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2388000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2392000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2394000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2398000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2400000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2402000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2404000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2406000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2410000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2412000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2414000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2416000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2418000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2420000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2422000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2424000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2426000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2428000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2430000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2432000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2434000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2436000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2438000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2440000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2444000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2446000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2448000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2450000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2452000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2454000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2456000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2458000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2460000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2462000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2464000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2466000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2468000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2470000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2472000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2474000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2476000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2478000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2480000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2482000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2484000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2488000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2490000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2494000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2496000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2498000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2500000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2502000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2504000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2506000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2512000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2514000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2516000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2518000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2520000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2522000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2524000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2526000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2528000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2530000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2532000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2536000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2538000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2540000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2542000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2544000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2546000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2548000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2550000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2552000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2554000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2558000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2560000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2562000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2564000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2566000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2568000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2570000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2572000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2574000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2578000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2580000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2582000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2584000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2586000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2588000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2592000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2594000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2596000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2598000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2600000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2604000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2606000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2608000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2610000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2612000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2614000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2616000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2618000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2620000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2622000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2624000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2626000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2628000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2630000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2632000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2634000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2636000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2640000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2642000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2644000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2650000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2652000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2654000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2658000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2660000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2662000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2666000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2668000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2670000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2672000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2674000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2676000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2680000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2682000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2684000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2686000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2688000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2690000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2692000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2694000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2698000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2702000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2704000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2706000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2708000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2710000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2712000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2714000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2716000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2718000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2720000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2722000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2724000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2726000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2728000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2730000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2732000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2734000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2736000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2738000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2740000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2742000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2744000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2746000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2748000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2750000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2754000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2756000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2758000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2762000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2764000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2768000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2770000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2772000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2774000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2776000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2778000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2780000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2782000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2784000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2786000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2788000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2790000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2792000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2794000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2796000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2798000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2800000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2802000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2806000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2808000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2810000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2814000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2816000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2818000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2820000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2822000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2824000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2826000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2828000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2830000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2832000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2834000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2836000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2838000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2840000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2842000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2844000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2846000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2848000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2850000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2852000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2854000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2856000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2858000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2860000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2862000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2864000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2866000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2868000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2872000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2874000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2876000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2878000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2880000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2882000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2884000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2888000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2890000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2892000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2894000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2896000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2898000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2902000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2904000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2906000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2908000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2910000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2912000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2914000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2916000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2920000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2922000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2924000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2926000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2928000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2930000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2932000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2934000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2936000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2938000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2940000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2942000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2944000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2946000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2948000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2950000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2952000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2954000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2956000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 2958000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2960000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2962000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2968000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2970000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2974000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2976000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2978000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2980000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2982000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2984000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2986000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2988000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2990000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 2992000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 2994000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2996000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 2998000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3000000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3002000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3004000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3006000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3008000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3010000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3012000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3014000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3018000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3020000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3022000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3024000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3026000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3028000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3030000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3032000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3034000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3036000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3038000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3040000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3042000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3044000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3046000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3048000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3050000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3052000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3054000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3056000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3058000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3060000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3062000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3064000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3066000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3068000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3070000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3072000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3074000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3076000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3078000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3080000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3082000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3084000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3086000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3088000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3090000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3092000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3094000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3096000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3098000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3100000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3102000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3104000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3106000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3108000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3110000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3112000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3114000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3116000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3118000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3120000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3122000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3124000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3126000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3128000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3130000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3132000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3134000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3136000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3138000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3140000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3142000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3144000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3146000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3148000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3150000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3152000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3154000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3156000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3158000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3160000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3162000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3164000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3166000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3168000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3170000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3172000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3174000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3176000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3178000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3180000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3182000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3184000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3186000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3188000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3190000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3192000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3194000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3196000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3198000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3200000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3202000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3204000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3206000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3208000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3210000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3212000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3214000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3216000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3218000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3220000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3222000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3224000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3226000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3228000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3230000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3232000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3234000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3236000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3238000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3240000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3242000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3244000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3246000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3248000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3250000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3252000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3254000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3256000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3258000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3260000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3262000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3264000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3266000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3268000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3270000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3272000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3274000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3276000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3278000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3280000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3282000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3284000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3286000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3288000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3290000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3292000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3294000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3296000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3298000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3300000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3302000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3304000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3306000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3308000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3310000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3312000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3314000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3316000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3318000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3320000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3322000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3324000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3326000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3328000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3330000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3332000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3334000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3336000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3338000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3340000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3342000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3344000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3346000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3348000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3350000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3352000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3354000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3356000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3358000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3360000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3362000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3364000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3366000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3368000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3370000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3372000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3374000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3376000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3378000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3380000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3382000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3384000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3386000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3388000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3390000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3392000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3394000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3396000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3398000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3400000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3402000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3404000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3406000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3408000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3410000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3412000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3414000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3416000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3418000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3420000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3422000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3424000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3426000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3428000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3430000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3432000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3434000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3436000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3438000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3440000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3442000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3444000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3446000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3448000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3450000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3452000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3454000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3456000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3458000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3460000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3462000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3464000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3466000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3468000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3470000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3472000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3474000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3476000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3478000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3480000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3482000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3484000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3486000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3488000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3490000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3492000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3494000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3496000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3498000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3500000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3502000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3504000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3506000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3508000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3510000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3512000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3514000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3516000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3518000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3520000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3522000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3524000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3526000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3528000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3530000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3532000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3534000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3536000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3538000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3540000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3542000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3544000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3546000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3548000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3550000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3552000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3554000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3556000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3558000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3560000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3562000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3564000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3566000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3568000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3570000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3572000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3574000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3576000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3578000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3580000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3582000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3584000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3586000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3588000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3590000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3592000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3594000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3596000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3598000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3600000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3602000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3604000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3606000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3608000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3610000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3612000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3614000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3616000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3618000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3620000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3622000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3624000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3626000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3628000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3630000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3632000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3634000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3636000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3638000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3640000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3642000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3644000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3646000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3648000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3650000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3652000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3654000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3656000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3658000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3660000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3662000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3664000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3666000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3668000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3670000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3672000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3674000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3676000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3678000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3680000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3682000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3684000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3686000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3688000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3690000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3692000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3694000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3696000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3698000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3700000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3702000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3704000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3706000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3708000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3710000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3712000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3714000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3716000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3718000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3720000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3722000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3724000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3726000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3728000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3730000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3732000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3734000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3736000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3738000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3740000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3742000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3744000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3746000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3748000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3750000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3752000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3754000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3756000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3758000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3760000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3762000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3764000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3766000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3768000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3770000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3772000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3774000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3776000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3778000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3780000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3782000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3784000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3786000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3788000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3790000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3792000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3794000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3796000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3798000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3800000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3802000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3804000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3806000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3808000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3810000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3812000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3814000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3816000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3818000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3820000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3822000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3824000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3826000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3828000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3830000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3832000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3834000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3836000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3838000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3840000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3842000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3844000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3846000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3848000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3850000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3852000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3854000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3856000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3858000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3860000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3862000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3864000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3866000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3868000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3870000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3872000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3874000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3876000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3878000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3880000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3882000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3884000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3886000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3888000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3890000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3892000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3894000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3896000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3898000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3900000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3902000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3904000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3906000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3908000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3910000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3912000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3914000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3916000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3918000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3920000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3922000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3924000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3926000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3928000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3930000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3932000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3934000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3936000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3938000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3940000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3942000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3944000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3946000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3948000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3950000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3952000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3954000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3956000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3958000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3960000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3962000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3964000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3966000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3968000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3970000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3972000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3974000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3976000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3978000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3980000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 3982000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3984000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3986000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3988000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3990000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3992000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 3994000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 3996000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 3998000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4000000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4002000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4004000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4006000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 4008000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4010000
Data Mismatch. Golden P: 1, Netlist P: x, Time: 4012000
Data Mismatch. Golden P: 0, Netlist P: x, Time: 4014000
Data Mismatch. Golden P: 3, Netlist P: x, Time: 4016000
Data Mismatch. Golden P: 2, Netlist P: x, Time: 4018000
2001 comparison(s) mismatched
ERROR: SIM: Simulation Failed
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v:45: $finish called at 4038000 (1ps)
INFO: SPR: Post-PnR simulation for design: accumulator had ended
INFO: TMN: ##################################################
INFO: TMN: Timing Analysis for design: accumulator
INFO: TMN: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --analysis
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --analysis

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: accumulator_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load packing took 0.03 seconds (max_rss 57.3 MiB, delta_rss +38.1 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.46 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.47 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 57.6 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Incr Slack updates 1 in 2.624e-06 sec
Full Max Req/Worst Slack updates 1 in 2.911e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.028e-06 sec
Flow timing analysis took 0.00228575 seconds (0.00221983 STA, 6.5915e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 0.68 seconds (max_rss 57.6 MiB)
Incr Slack updates 1 in 3.112e-06 sec
Full Max Req/Worst Slack updates 1 in 5.448e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.318e-06 sec
INFO: TMN: Design accumulator is timing analysed!
INFO: PWR: ##################################################
INFO: PWR: Power Analysis for design: accumulator
INFO: PWR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s pw_extract.ys -l accumulator_power.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v' to AST representation.
Generating RTLIL representation for module `\accumulator_post_synth'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.00 sec.]

Building Sig2cells ...  [0.00 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.00 sec.]
Backward traversal ...  [0.00 sec.]
Merging clk domains ... [0.00 sec.]

 -------------------------------------------------
  Number of cells processed    : 12
  Number of Multi Clocks cells : 0
  Extracted clocks[Nb cells]   : \$auto$clkbufmap.cc:298:execute$680[10] 
  Number of cells with no clock: 2
 -------------------------------------------------
[Total clock domains extraction runTime = 0.00 sec.]
Warning: Error opening the SDC constraint file.
LUTs: 4
	Enabled : 4 : \clk : 0.125 : Typical
DFFs: 4
	Enabled 4 \clk 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
IOs: 5
	1 \clk Input Clock  \clk
	1 \reset Input SDR  \clk
	1 \subtract_i Input SDR  \clk
	2 \A Input SDR  \clk
	2 \P Output SDR  \clk

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 0.105243s

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 7cbcb3c9a4, CPU: user 0.05s system 0.02s, MEM: 19.31 MB peak
Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 19x read_verilog (0 sec), 5% 1x pow_extract (0 sec), ...
INFO: PWR: Design accumulator is power analysed
INFO: BIT: ##################################################
INFO: BIT: Bitstream generation for design "accumulator" on device "GEMINI_COMPACT_10x8"
INFO: BIT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/openfpga -batch -f accumulator.openfpga
Reading script file accumulator.openfpga...

            ___                   _____ ____   ____    _     
           / _ \ _ __   ___ _ __ |  ___|  _ \ / ___|  / \    
          | | | | '_ \ / _ \ '_ \| |_  | |_) | |  _  / _ \   
          | |_| | |_) |  __/ | | |  _| |  __/| |_| |/ ___ \  
           \___/| .__/ \___|_| |_|_|   |_|    \____/_/   \_\ 
                |_|                                          

               OpenFPGA: An Open-source FPGA IP Generator
                     Versatile Place and Route (VPR)
                           FPGA-Verilog
                           FPGA-SPICE
                           FPGA-SDC
                           FPGA-Bitstream

             This is a free software under the MIT License

             Copyright (c) 2018 LNIS - The University of Utah

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
THE SOFTWARE.



Command line to execute: vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis  --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top accumulator
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top accumulator

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 19.3 MiB, delta_rss +0.0 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    5 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 5
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       5
    .output:       7
    0-LUT  :       1
    6-LUT  :       9
    dffre  :       4
  Nets  : 19
    Avg Fanout:     2.2
    Max Fanout:    13.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 60
  Timing Graph Edges: 75
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$680' Fanout: 4 pins (6.7%), 4 blocks (15.4%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$680'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$680' Source: '$auto$clkbufmap.cc:298:execute$680.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load packing took 0.03 seconds (max_rss 58.5 MiB, delta_rss +38.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 13
Netlist num_blocks: 13
Netlist EMPTY blocks: 0.
Netlist io blocks: 12.
Netlist clb blocks: 1.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 5
Netlist output pins: 7

Pb types usage...
  io             : 12
   io_output     : 7
    outpad       : 7
   io_input      : 5
    inpad        : 5
  clb            : 1
   clb_lr        : 1
    fle          : 6
     ble6        : 1
      lut6       : 1
       lut       : 1
      ff         : 1
       DFFRE     : 1
     ble5        : 9
      lut5       : 9
       lut       : 9
      ff         : 3
       DFFRE     : 3

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		12	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.47 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.48 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.01 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1511758
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Found 8 mismatches between routing and packing results.
Fixed 4 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 13 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 58.8 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         12                               0.583333                     0.416667   
       clb          1                                      6                            8   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 6 out of 19 nets, 13 nets not absorbed.


Average number of bends per net: 2.00000  Maximum # of bends: 4

Number of global nets: 1
Number of routed nets (nonglobal): 12
Wire length results (in units of 1 clb segments)...
	Total wirelength: 82, average net length: 6.83333
	Maximum net length: 13

Wire length results in terms of physical segments...
	Total wiring segments used: 39, average wire segments per net: 3.25000
	Maximum segments used by a net: 5
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 198 (100.0%) |***********************************************
Maximum routing channel utilization:     0.062 at (2,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.250      160
                         3       4   0.750      160
                         4      10   1.583      160
                         5       1   0.083      160
                         6       0   0.000      160
                         7       1   0.083      160
                         8       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       9   2.400      160
                         2       8   2.400      160
                         3       1   0.100      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 53894

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00382
                                             4      0.0024

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0032
                                             4     0.00258

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00351
                             L4         0.00249

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00351
                             L4    1     0.00249

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.4e-10:  3.1e-10) 2 ( 33.3%) |*************************************************
[  3.1e-10:  4.8e-10) 1 ( 16.7%) |*************************
[  4.8e-10:  6.5e-10) 1 ( 16.7%) |*************************
[  6.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  9.9e-10) 0 (  0.0%) |
[  9.9e-10:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.8e-09) 2 ( 33.3%) |*************************************************

Final critical path delay (least slack): 2.29949 ns, Fmax: 434.879 MHz
Final setup Worst Negative Slack (sWNS): -2.29949 ns
Final setup Total Negative Slack (sTNS): -6.88433 ns

Final setup slack histogram:
[ -2.3e-09: -2.1e-09) 2 ( 33.3%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 0 (  0.0%) |
[ -1.3e-09: -1.1e-09) 0 (  0.0%) |
[ -1.1e-09: -9.4e-10) 0 (  0.0%) |
[ -9.4e-10: -7.6e-10) 0 (  0.0%) |
[ -7.6e-10: -5.9e-10) 4 ( 66.7%) |*************************************************

Final geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.29949 ns (434.879 MHz)

Incr Slack updates 1 in 2.862e-06 sec
Full Max Req/Worst Slack updates 1 in 2.867e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.046e-06 sec
Flow timing analysis took 0.00456216 seconds (0.004492 STA, 7.0156e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.69 seconds (max_rss 58.8 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 173: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 174: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 62.7 MiB, delta_rss +3.8 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 62.7 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.3 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 62.9 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 63.2 MiB, delta_rss +0.3 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.3 MiB, delta_rss +0.5 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 175: Override the previous node 'IPIN:46366 side: (TOP,) (2,4,0)0)' by previous node 'IPIN:46360 side: (TOP,) (2,4,0)0)' for node 'SINK:46298  (2,4,0)0)' with in routing context annotation!
Warning 176: Override the previous node 'IPIN:46380 side: (RIGHT,) (2,4,0)0)' by previous node 'IPIN:46376 side: (RIGHT,) (2,4,0)0)' for node 'SINK:46299  (2,4,0)0)' with in routing context annotation!
Done with 75 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 65.5 MiB, delta_rss +0.3 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.30 seconds (max_rss 67.6 MiB, delta_rss +2.1 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.15 seconds (max_rss 68.4 MiB, delta_rss +0.8 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 68.6 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.63 seconds (max_rss 68.6 MiB, delta_rss +5.7 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 1.85 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.3 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 68.9 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.0 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 69.6 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 70.7 MiB, delta_rss +1.0 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.17 seconds (max_rss 87.2 MiB, delta_rss +16.5 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.12 seconds (max_rss 98.8 MiB, delta_rss +11.6 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 104.5 MiB, delta_rss +5.7 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 105.5 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.0 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 106.5 MiB, delta_rss +0.5 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.51 seconds (max_rss 134.9 MiB, delta_rss +28.4 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 134.9 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 139.5 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.06 seconds (max_rss 152.2 MiB, delta_rss +12.7 MiB)
# Build FPGA fabric module took 1.23 seconds (max_rss 152.2 MiB, delta_rss +53.4 MiB)
Build fabric module graph took 1.53 seconds (max_rss 152.2 MiB, delta_rss +83.6 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 152.2 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$306$li1_li1'...Warning 177: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$P[0]'...Warning 178: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$P[1]'...Warning 179: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$696'...Warning 180: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$695'...Warning 181: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$694'...Warning 182: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$697'...Warning 183: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$auto$rs_design_edit.cc:568:execute$693'...Warning 184: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$auto$clkbufmap.cc:298:execute$680'...Warning 185: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$A[0]'...Warning 186: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$A[1]'...Warning 187: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$subtract_i'...Warning 188: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$reset'...Warning 189: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_accumulator'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_accumulator'
 took 0.42 seconds (max_rss 162.5 MiB, delta_rss +10.1 MiB)

Build non-fabric bitstream for implementation 'fabric_accumulator'


Build non-fabric bitstream for implementation 'fabric_accumulator'
 took 0.01 seconds (max_rss 162.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.10 seconds (max_rss 177.4 MiB, delta_rss +14.9 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 190: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 191: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 177.7 MiB, delta_rss +0.0 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 192: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 177.7 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.24 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 2.767e-06 sec
Full Max Req/Worst Slack updates 1 in 4.629e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.881e-06 sec
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  i8 
Creating net with name:  i9 
Creating net with name:  i10 
Creating net with name:  i11 
Creating net with name:  i12 
Creating net with name:  i13 
Creating net with name:  i14 
Creating net with name:  i15 
Creating net with name:  o 
Creating net with name:  i0 
Creating net with name:  i1 
Creating net with name:  i2 
Creating net with name:  i3 
Creating net with name:  i4 
Creating net with name:  i5 
Creating net with name:  i6 
Creating net with name:  i7 
Creating net with name:  i8 
Creating net with name:  i9 
Creating net with name:  i10 
Creating net with name:  i11 
Creating net with name:  i12 
Creating net with name:  i13 
Creating net with name:  i14 
Creating net with name:  i15 
Creating net with name:  i16 
Creating net with name:  i17 
Creating net with name:  i18 
Creating net with name:  i19 
Creating net with name:  i20 
Creating net with name:  i21 
Creating net with name:  i22 
Creating net with name:  i23 
Creating net with name:  i24 
Creating net with name:  i25 
Creating net with name:  i26 
Creating net with name:  i27 
Creating net with name:  i28 
Creating net with name:  i29 
Creating net with name:  i30 
Creating net with name:  i31 
Setting, missing, default vlaue to ZERO for attribute type RATE
Setting, missing, default vlaue to ZERO for attribute type MASTER_SLAVE
Setting, missing, default vlaue to ZERO for attribute type PEER_IS_ON
Setting, missing, default vlaue to ZERO for attribute type TX_CLOCK_IO
Setting, missing, default vlaue to ZERO for attribute type TX_DDR_MODE
Setting, missing, default vlaue to ZERO for attribute type TX_BYPASS
Setting, missing, default vlaue to ZERO for attribute type TX_CLK_PHASE
Setting, missing, default vlaue to ZERO for attribute type TX_DLY
Setting, missing, default vlaue to ZERO for attribute type RX_DDR_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_BYPASS
Setting, missing, default vlaue to ZERO for attribute type RX_DLY
Setting, missing, default vlaue to ZERO for attribute type RX_DPA_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_MIPI_MODE
Setting, missing, default vlaue to ZERO for attribute type TX_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_MODE
Setting, missing, default vlaue to ZERO for attribute type RX_CLOCK_IO
Setting, missing, default vlaue to ZERO for attribute type DFEN
Setting, missing, default vlaue to ZERO for attribute type SR
Setting, missing, default vlaue to ZERO for attribute type PE
Setting, missing, default vlaue to ZERO for attribute type PUD
Setting, missing, default vlaue to ZERO for attribute type DFODTEN
Setting, missing, default vlaue to ZERO for attribute type MC
Creating net with name:  system_reset_n 
Creating net with name:  pll_lock 
Creating net with name:  cfg_rate_sel_bit3 
Creating net with name:  cfg_rate_sel_bit2 
Creating net with name:  cfg_rate_sel_bit1 
Creating net with name:  cfg_rate_sel_bit0 
Creating net with name:  cfg_done 
Creating net with name:  cfg_dif 
Creating net with name:  cfg_mipi_mode 
Creating net with name:  cfg_tx_clk_phase_bit1 
Creating net with name:  cfg_tx_clk_phase_bit0 
Creating net with name:  cfg_peer_is_on 
Creating net with name:  cfg_tx_bypass 
Creating net with name:  cfg_rx_bypass 
Creating net with name:  cfg_tx_mode 
Creating net with name:  cfg_rx_mode 
Creating net with name:  cfg_rx_use_rx_clk_io 
Creating net with name:  cfg_tx_dly_bit5 
Creating net with name:  cfg_tx_dly_bit4 
Creating net with name:  cfg_tx_dly_bit3 
Creating net with name:  cfg_tx_dly_bit2 
Creating net with name:  cfg_tx_dly_bit1 
Creating net with name:  cfg_tx_dly_bit0 
Creating net with name:  cfg_rx_dly_bit5 
Creating net with name:  cfg_rx_dly_bit4 
Creating net with name:  cfg_rx_dly_bit3 
Creating net with name:  cfg_rx_dly_bit2 
Creating net with name:  cfg_rx_dly_bit1 
Creating net with name:  cfg_rx_dly_bit0 
Creating net with name:  cfg_tx_ddr_mode_bit1 
Creating net with name:  cfg_tx_ddr_mode_bit0 
Creating net with name:  cfg_rx_ddr_mode_bit1 
Creating net with name:  cfg_rx_ddr_mode_bit0 
Creating net with name:  fast_clk 
Creating net with name:  i2g_rx_in 
Creating net with name:  fast_phase_clk_0 
Creating net with name:  fast_phase_clk_1 
Creating net with name:  fast_phase_clk_2 
Creating net with name:  fast_phase_clk_3 
Creating net with name:  f2g_tx_reset_n 
Creating net with name:  f2g_trx_core_clk 
Creating net with name:  f2g_tx_dly_ld 
Creating net with name:  f2g_tx_dly_adj 
Creating net with name:  f2g_tx_dly_inc 
Creating net with name:  f2g_tx_oe 
Creating net with name:  f2g_tx_out_bit9 
Creating net with name:  f2g_tx_out_bit8 
Creating net with name:  f2g_tx_out_bit7 
Creating net with name:  f2g_tx_out_bit6 
Creating net with name:  f2g_tx_out_bit5 
Creating net with name:  f2g_tx_out_bit4 
Creating net with name:  f2g_tx_out_bit3 
Creating net with name:  f2g_tx_out_bit2 
Creating net with name:  f2g_tx_out_bit1 
Creating net with name:  f2g_tx_out_bit0 
Creating net with name:  f2g_in_en 
Creating net with name:  f2g_tx_dvalid 
Creating net with name:  f2g_tx_clk_en 
Creating net with name:  f2g_rx_reset_n 
Creating net with name:  f2g_rx_sfifo_reset 
Creating net with name:  f2g_rx_dly_ld 
Creating net with name:  f2g_rx_dly_adj 
Creating net with name:  f2g_rx_dly_inc 
Creating net with name:  f2g_rx_bitslip_adj 
Creating net with name:  cfg_rx_dpa_mode_bit1 
Creating net with name:  cfg_rx_dpa_mode_bit0 
Creating net with name:  f2g_rx_dpa_restart 
Creating net with name:  fast_clk_sync_in 
Creating net with name:  fast_cdr_clk_sync_in 
Creating net with name:  peer_data_in_bit4 
Creating net with name:  peer_data_in_bit3 
Creating net with name:  peer_data_in_bit2 
Creating net with name:  peer_data_in_bit1 
Creating net with name:  peer_data_in_bit0 
Creating net with name:  fast_clk_sync_out 
Creating net with name:  fast_cdr_clk_sync_out 
Creating net with name:  g2i_tx_out 
Creating net with name:  g2i_tx_oe 
Creating net with name:  g2i_tx_clk 
Creating net with name:  g2i_ie 
Creating net with name:  cdr_clk 
Creating net with name:  g2f_tx_dly_tap_bit5 
Creating net with name:  g2f_tx_dly_tap_bit4 
Creating net with name:  g2f_tx_dly_tap_bit3 
Creating net with name:  g2f_tx_dly_tap_bit2 
Creating net with name:  g2f_tx_dly_tap_bit1 
Creating net with name:  g2f_tx_dly_tap_bit0 
Creating net with name:  g2f_core_clk 
Creating net with name:  g2f_rx_cdr_core_clk 
Creating net with name:  g2f_rx_dpa_lock 
Creating net with name:  g2f_rx_dpa_error 
Creating net with name:  g2f_rx_dpa_phase_bit2 
Creating net with name:  g2f_rx_dpa_phase_bit1 
Creating net with name:  g2f_rx_dpa_phase_bit0 
Creating net with name:  } 
Creating net with name:  g2f_rx_dly_tap_bit5 
Creating net with name:  g2f_rx_dly_tap_bit4 
Creating net with name:  g2f_rx_dly_tap_bit3 
Creating net with name:  g2f_rx_in_bit9 
Creating net with name:  g2f_rx_in_bit8 
Creating net with name:  g2f_rx_in_bit7 
Creating net with name:  g2f_rx_in_bit6 
Creating net with name:  g2f_rx_in_bit5 
Creating net with name:  g2f_rx_in_bit4 
Creating net with name:  g2f_rx_in_bit3 
Creating net with name:  g2f_rx_in_bit2 
Creating net with name:  g2f_rx_in_bit1 
Creating net with name:  g2f_rx_in_bit0 
Creating net with name:  g2f_rx_dvalid 
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rxclk_phase_sel_A_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_rx_fclkio_sel_A_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_B_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_B_1
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_A_0
Setting, missing, default vlaue to ZERO for attribute type cfg_hp_vco_clk_sel_A_1
Creating net with name:  vco_clk_0 
Creating net with name:  vco_clk_1 
Creating net with name:  rx_io_clk_0_0 
Creating net with name:  rx_io_clk_0_1 
Creating net with name:  rx_io_clk_1_0 
Creating net with name:  rx_io_clk_1_1 
Creating net with name:  rx_io_clk_2_0 
Creating net with name:  rx_io_clk_2_1 
Creating net with name:  fast_phase_clk_0 
Creating net with name:  fast_phase_clk_1 
Creating net with name:  fast_phase_clk_2 
Creating net with name:  fast_phase_clk_3 
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_PGEN_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_PGEN_0
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_EN_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_EN_0
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_RCAL_MSTR_1
Setting, missing, default vlaue to ZERO for attribute type hp_cfg_RCAL_MSTR_0
Setting, missing, default vlaue to ZERO for attribute type hv_cfg_EN_BK1
Setting, missing, default vlaue to ZERO for attribute type hv_cfg_EN_BK0
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hv_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hv_bank_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hp_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_hp_bank_rx_io_sel
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_hv
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_rosc
Setting, missing, default vlaue to ZERO for attribute type cfg_pllref_use_div
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  rosc_clk 
Creating net with name:  hp_rx_io_clk_0 
Creating net with name:  hp_rx_io_clk_1 
Creating net with name:  hv_rx_io_clk_0 
Creating net with name:  hv_rx_io_clk_1 
Creating net with name:  hv_rx_io_clk_2 
Creating net with name:  pll_refmux_out 
Setting, missing, default vlaue to ZERO for attribute type pll_DACEN
Setting, missing, default vlaue to ZERO for attribute type pll_DSMEN
Setting, missing, default vlaue to ZERO for attribute type pll_POSTDIV2
Setting, missing, default vlaue to ZERO for attribute type pll_POSTDIV1
Setting, missing, default vlaue to ZERO for attribute type pll_PLLEN
Setting, missing, default vlaue to ZERO for attribute type pll_REFDIV
Setting, missing, default vlaue to ZERO for attribute type pll_FBDIV
Setting, missing, default vlaue to ZERO for attribute type pll_FRAC
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALEN
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWFASTCAL
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALCNT
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALIN
Setting, missing, default vlaue to ZERO for attribute type pll_DSKEWCALBYP
Creating net with name:  pll_FREF 
Creating net with name:  pll_FOUTVCO 
Creating net with name:  pll_LOCK 
Creating net with name:  pll_FOUT_0 
Creating net with name:  pll_FOUT_1 
Creating net with name:  pll_FOUT_2 
Creating net with name:  pll_FOUT_3 
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_cal
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_ib_cop
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_pd
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_bgr
Setting, missing, default vlaue to ZERO for attribute type cfg_bank_osc_rsv
Creating net with name:  bank_osc_clk 
Setting, missing, default vlaue to ZERO for attribute type CDR_CLK_ROOT_SEL_B
Setting, missing, default vlaue to ZERO for attribute type CDR_CLK_ROOT_SEL_A
Setting, missing, default vlaue to ZERO for attribute type CORE_CLK_ROOT_SEL_B
Setting, missing, default vlaue to ZERO for attribute type CORE_CLK_ROOT_SEL_A
Creating net with name:  core_clk_in_bit0 
Creating net with name:  core_clk_in_bit1 
Creating net with name:  core_clk_in_bit2 
Creating net with name:  core_clk_in_bit3 
Creating net with name:  core_clk_in_bit4 
Creating net with name:  core_clk_in_bit5 
Creating net with name:  core_clk_in_bit6 
Creating net with name:  core_clk_in_bit7 
Creating net with name:  core_clk_in_bit8 
Creating net with name:  core_clk_in_bit9 
Creating net with name:  core_clk_in_bit10 
Creating net with name:  core_clk_in_bit11 
Creating net with name:  core_clk_in_bit12 
Creating net with name:  core_clk_in_bit13 
Creating net with name:  core_clk_in_bit14 
Creating net with name:  core_clk_in_bit15 
Creating net with name:  core_clk_in_bit16 
Creating net with name:  core_clk_in_bit17 
Creating net with name:  core_clk_in_bit18 
Creating net with name:  core_clk_in_bit19 
Creating net with name:  core_clk_in_bit20 
Creating net with name:  core_clk_in_bit21 
Creating net with name:  core_clk_in_bit22 
Creating net with name:  core_clk_in_bit23 
Creating net with name:  core_clk_in_bit24 
Creating net with name:  core_clk_in_bit25 
Creating net with name:  core_clk_in_bit26 
Creating net with name:  core_clk_in_bit27 
Creating net with name:  core_clk_in_bit28 
Creating net with name:  core_clk_in_bit29 
Creating net with name:  core_clk_in_bit30 
Creating net with name:  core_clk_in_bit31 
Creating net with name:  core_clk_in_bit32 
Creating net with name:  core_clk_in_bit33 
Creating net with name:  core_clk_in_bit34 
Creating net with name:  core_clk_in_bit35 
Creating net with name:  core_clk_in_bit36 
Creating net with name:  core_clk_in_bit37 
Creating net with name:  core_clk_in_bit38 
Creating net with name:  core_clk_in_bit39 
Creating net with name:  core_clk_in_bit40 
Creating net with name:  cdr_clk_in_bit0 
Creating net with name:  cdr_clk_in_bit1 
Creating net with name:  cdr_clk_in_bit2 
Creating net with name:  cdr_clk_in_bit3 
Creating net with name:  cdr_clk_in_bit4 
Creating net with name:  cdr_clk_in_bit5 
Creating net with name:  cdr_clk_in_bit6 
Creating net with name:  cdr_clk_in_bit7 
Creating net with name:  cdr_clk_in_bit8 
Creating net with name:  cdr_clk_in_bit9 
Creating net with name:  cdr_clk_in_bit10 
Creating net with name:  cdr_clk_in_bit11 
Creating net with name:  cdr_clk_in_bit12 
Creating net with name:  cdr_clk_in_bit13 
Creating net with name:  cdr_clk_in_bit14 
Creating net with name:  cdr_clk_in_bit15 
Creating net with name:  cdr_clk_in_bit16 
Creating net with name:  cdr_clk_in_bit17 
Creating net with name:  cdr_clk_in_bit18 
Creating net with name:  cdr_clk_in_bit19 
Creating net with name:  cdr_clk_in_bit20 
Creating net with name:  cdr_clk_in_bit21 
Creating net with name:  cdr_clk_in_bit22 
Creating net with name:  cdr_clk_in_bit23 
Creating net with name:  cdr_clk_in_bit24 
Creating net with name:  cdr_clk_in_bit25 
Creating net with name:  cdr_clk_in_bit26 
Creating net with name:  cdr_clk_in_bit27 
Creating net with name:  cdr_clk_in_bit28 
Creating net with name:  cdr_clk_in_bit29 
Creating net with name:  cdr_clk_in_bit30 
Creating net with name:  cdr_clk_in_bit31 
Creating net with name:  cdr_clk_in_bit32 
Creating net with name:  cdr_clk_in_bit33 
Creating net with name:  cdr_clk_in_bit34 
Creating net with name:  cdr_clk_in_bit35 
Creating net with name:  cdr_clk_in_bit36 
Creating net with name:  cdr_clk_in_bit37 
Creating net with name:  cdr_clk_in_bit38 
Creating net with name:  cdr_clk_in_bit39 
Creating net with name:  cdr_clk_in_bit40 
Creating net with name:  root_core_clk_0 
Creating net with name:  root_core_clk_1 
Creating net with name:  root_cdr_clk_0 
Creating net with name:  root_cdr_clk_1 
Creating net with name:  root_mux_clk_out 
Creating net with name:  root_clk_in_bit0 
Creating net with name:  root_clk_in_bit1 
Creating net with name:  root_clk_in_bit2 
Creating net with name:  root_clk_in_bit3 
Creating net with name:  root_clk_in_bit4 
Creating net with name:  root_clk_in_bit5 
Creating net with name:  root_clk_in_bit6 
Creating net with name:  root_clk_in_bit7 
Creating net with name:  root_clk_in_bit8 
Creating net with name:  root_clk_in_bit9 
Creating net with name:  root_clk_in_bit10 
Creating net with name:  root_clk_in_bit11 
Creating net with name:  root_clk_in_bit12 
Creating net with name:  root_clk_in_bit13 
Creating net with name:  root_clk_in_bit14 
Creating net with name:  root_clk_in_bit15 
Creating net with name:  root_clk_in_bit16 
Creating net with name:  root_clk_in_bit17 
Creating net with name:  root_clk_in_bit18 
Creating net with name:  root_clk_in_bit19 
Creating net with name:  root_clk_in_bit20 
Creating net with name:  root_clk_in_bit21 
Creating net with name:  root_clk_in_bit22 
Creating net with name:  root_clk_in_bit23 
Creating net with name:  root_clk_in_bit24 
Creating net with name:  root_clk_in_bit25 
Creating net with name:  root_clk_in_bit26 
Creating net with name:  root_clk_in_bit27 
Creating net with name:  root_clk_in_bit28 
Creating net with name:  root_clk_in_bit29 
Creating net with name:  root_clk_in_bit30 
Creating net with name:  root_clk_in_bit31 
Creating net with name:  root_clk_in_bit32 
Creating net with name:  root_clk_in_bit33 
Creating net with name:  root_clk_in_bit34 
Creating net with name:  root_clk_in_bit35 
Creating net with name:  root_clk_in_bit36 
Creating net with name:  root_clk_in_bit37 
Creating net with name:  root_clk_in_bit38 
Creating net with name:  root_clk_in_bit39 
Creating net with name:  root_clk_in_bit40 
Creating net with name:  root_clk_in_bit41 
Creating net with name:  root_clk_in_bit42 
Creating net with name:  root_clk_in_bit43 
Creating net with name:  root_clk_in_bit44 
Creating net with name:  root_clk_in_bit45 
Creating net with name:  root_clk_in_bit46 
Creating net with name:  root_clk_in_bit47 
Creating net with name:  root_clk_in_bit48 
Creating net with name:  root_clk_in_bit49 
Creating net with name:  root_clk_in_bit50 
Creating net with name:  root_clk_in_bit51 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_vl_0_rx_io_clk_bit1 
Creating net with name:  hv_vl_0_rx_io_clk_bit0 
Creating net with name:  hv_vl_1_rx_io_clk_bit1 
Creating net with name:  hv_vl_1_rx_io_clk_bit0 
Creating net with name:  hv_vl_0_root_core_clk_bit1 
Creating net with name:  hv_vl_0_root_core_clk_bit0 
Creating net with name:  hv_vl_1_root_core_clk_bit1 
Creating net with name:  hv_vl_1_root_core_clk_bit0 
Creating net with name:  hv_vr_0_root_core_clk_bit1 
Creating net with name:  hv_vr_0_root_core_clk_bit0 
Creating net with name:  hv_vr_1_root_core_clk_bit1 
Creating net with name:  hv_vr_1_root_core_clk_bit0 
Creating net with name:  hv_vl_0_root_cdr_clk_bit1 
Creating net with name:  hv_vl_0_root_cdr_clk_bit0 
Creating net with name:  hv_vl_1_root_cdr_clk_bit1 
Creating net with name:  hv_vl_1_root_cdr_clk_bit0 
Creating net with name:  hv_vr_0_root_cdr_clk_bit1 
Creating net with name:  hv_vr_0_root_cdr_clk_bit0 
Creating net with name:  hv_vr_1_root_cdr_clk_bit1 
Creating net with name:  hv_vr_1_root_cdr_clk_bit0 
Creating net with name:  bottom_2_f2a_bit0 
Creating net with name:  bottom_2_f2a_bit1 
Creating net with name:  bottom_2_f2a_bit2 
Creating net with name:  bottom_2_f2a_bit3 
Creating net with name:  bottom_2_f2a_bit4 
Creating net with name:  bottom_2_f2a_bit5 
Creating net with name:  bottom_2_f2a_bit6 
Creating net with name:  bottom_2_f2a_bit7 
Creating net with name:  bottom_2_f2a_bit8 
Creating net with name:  bottom_2_f2a_bit9 
Creating net with name:  bottom_2_f2a_bit10 
Creating net with name:  bottom_2_f2a_bit11 
Creating net with name:  bottom_2_f2a_bit12 
Creating net with name:  bottom_2_f2a_bit13 
Creating net with name:  bottom_2_f2a_bit14 
Creating net with name:  bottom_2_f2a_bit15 
Creating net with name:  bottom_2_f2a_bit16 
Creating net with name:  bottom_2_f2a_bit17 
Creating net with name:  bottom_2_f2a_bit18 
Creating net with name:  bottom_2_f2a_bit19 
Creating net with name:  bottom_2_f2a_bit20 
Creating net with name:  bottom_2_f2a_bit21 
Creating net with name:  bottom_2_f2a_bit22 
Creating net with name:  bottom_2_f2a_bit23 
Creating net with name:  bottom_2_f2a_bit24 
Creating net with name:  bottom_2_f2a_bit25 
Creating net with name:  bottom_2_f2a_bit26 
Creating net with name:  bottom_2_f2a_bit27 
Creating net with name:  bottom_2_f2a_bit28 
Creating net with name:  bottom_2_f2a_bit29 
Creating net with name:  bottom_2_f2a_bit30 
Creating net with name:  bottom_2_f2a_bit31 
Creating net with name:  bottom_2_f2a_bit32 
Creating net with name:  bottom_2_f2a_bit33 
Creating net with name:  bottom_2_f2a_bit34 
Creating net with name:  bottom_2_f2a_bit35 
Creating net with name:  bottom_2_f2a_bit36 
Creating net with name:  bottom_2_f2a_bit37 
Creating net with name:  bottom_2_f2a_bit38 
Creating net with name:  bottom_2_f2a_bit39 
Creating net with name:  bottom_2_f2a_bit40 
Creating net with name:  bottom_2_f2a_bit41 
Creating net with name:  bottom_2_f2a_bit42 
Creating net with name:  bottom_2_f2a_bit43 
Creating net with name:  bottom_2_f2a_bit44 
Creating net with name:  bottom_2_f2a_bit45 
Creating net with name:  bottom_2_f2a_bit46 
Creating net with name:  bottom_2_f2a_bit47 
Creating net with name:  bottom_2_f2a_bit48 
Creating net with name:  bottom_3_f2a_bit0 
Creating net with name:  bottom_3_f2a_bit1 
Creating net with name:  bottom_3_f2a_bit2 
Creating net with name:  bottom_3_f2a_bit3 
Creating net with name:  bottom_3_f2a_bit4 
Creating net with name:  bottom_3_f2a_bit5 
Creating net with name:  bottom_3_f2a_bit6 
Creating net with name:  bottom_3_f2a_bit7 
Creating net with name:  bottom_3_f2a_bit8 
Creating net with name:  bottom_3_f2a_bit9 
Creating net with name:  bottom_3_f2a_bit10 
Creating net with name:  bottom_3_f2a_bit11 
Creating net with name:  bottom_3_f2a_bit12 
Creating net with name:  bottom_3_f2a_bit13 
Creating net with name:  bottom_3_f2a_bit14 
Creating net with name:  bottom_3_f2a_bit15 
Creating net with name:  bottom_3_f2a_bit16 
Creating net with name:  bottom_3_f2a_bit17 
Creating net with name:  bottom_3_f2a_bit18 
Creating net with name:  bottom_3_f2a_bit19 
Creating net with name:  bottom_3_f2a_bit20 
Creating net with name:  bottom_3_f2a_bit21 
Creating net with name:  bottom_3_f2a_bit22 
Creating net with name:  bottom_3_f2a_bit23 
Creating net with name:  bottom_3_f2a_bit24 
Creating net with name:  bottom_3_f2a_bit25 
Creating net with name:  bottom_3_f2a_bit26 
Creating net with name:  bottom_3_f2a_bit27 
Creating net with name:  bottom_3_f2a_bit28 
Creating net with name:  bottom_3_f2a_bit29 
Creating net with name:  bottom_3_f2a_bit30 
Creating net with name:  bottom_3_f2a_bit31 
Creating net with name:  bottom_3_f2a_bit32 
Creating net with name:  bottom_3_f2a_bit33 
Creating net with name:  bottom_3_f2a_bit34 
Creating net with name:  bottom_3_f2a_bit35 
Creating net with name:  bottom_3_f2a_bit36 
Creating net with name:  bottom_3_f2a_bit37 
Creating net with name:  bottom_3_f2a_bit38 
Creating net with name:  bottom_3_f2a_bit39 
Creating net with name:  bottom_3_f2a_bit40 
Creating net with name:  bottom_3_f2a_bit41 
Creating net with name:  bottom_3_f2a_bit42 
Creating net with name:  bottom_3_f2a_bit43 
Creating net with name:  bottom_3_f2a_bit44 
Creating net with name:  bottom_3_f2a_bit45 
Creating net with name:  bottom_3_f2a_bit46 
Creating net with name:  bottom_3_f2a_bit47 
Creating net with name:  bottom_3_f2a_bit48 
Creating net with name:  bottom_5_f2a_bit0 
Creating net with name:  bottom_5_f2a_bit1 
Creating net with name:  bottom_5_f2a_bit2 
Creating net with name:  bottom_5_f2a_bit3 
Creating net with name:  bottom_5_f2a_bit4 
Creating net with name:  bottom_5_f2a_bit5 
Creating net with name:  bottom_5_f2a_bit6 
Creating net with name:  bottom_5_f2a_bit7 
Creating net with name:  bottom_5_f2a_bit8 
Creating net with name:  bottom_5_f2a_bit9 
Creating net with name:  bottom_5_f2a_bit10 
Creating net with name:  bottom_5_f2a_bit11 
Creating net with name:  bottom_5_f2a_bit12 
Creating net with name:  bottom_5_f2a_bit13 
Creating net with name:  bottom_5_f2a_bit14 
Creating net with name:  bottom_5_f2a_bit15 
Creating net with name:  bottom_5_f2a_bit16 
Creating net with name:  bottom_5_f2a_bit17 
Creating net with name:  bottom_5_f2a_bit18 
Creating net with name:  bottom_5_f2a_bit19 
Creating net with name:  bottom_5_f2a_bit20 
Creating net with name:  bottom_5_f2a_bit21 
Creating net with name:  bottom_5_f2a_bit22 
Creating net with name:  bottom_5_f2a_bit23 
Creating net with name:  bottom_5_f2a_bit24 
Creating net with name:  bottom_5_f2a_bit25 
Creating net with name:  bottom_5_f2a_bit26 
Creating net with name:  bottom_5_f2a_bit27 
Creating net with name:  bottom_5_f2a_bit28 
Creating net with name:  bottom_5_f2a_bit29 
Creating net with name:  bottom_5_f2a_bit30 
Creating net with name:  bottom_5_f2a_bit31 
Creating net with name:  bottom_5_f2a_bit32 
Creating net with name:  bottom_5_f2a_bit33 
Creating net with name:  bottom_5_f2a_bit34 
Creating net with name:  bottom_5_f2a_bit35 
Creating net with name:  bottom_5_f2a_bit36 
Creating net with name:  bottom_5_f2a_bit37 
Creating net with name:  bottom_5_f2a_bit38 
Creating net with name:  bottom_5_f2a_bit39 
Creating net with name:  bottom_5_f2a_bit40 
Creating net with name:  bottom_5_f2a_bit41 
Creating net with name:  bottom_5_f2a_bit42 
Creating net with name:  bottom_5_f2a_bit43 
Creating net with name:  bottom_5_f2a_bit44 
Creating net with name:  bottom_5_f2a_bit45 
Creating net with name:  bottom_5_f2a_bit46 
Creating net with name:  bottom_5_f2a_bit47 
Creating net with name:  bottom_5_f2a_bit48 
Creating net with name:  bottom_6_f2a_bit0 
Creating net with name:  bottom_6_f2a_bit1 
Creating net with name:  bottom_6_f2a_bit2 
Creating net with name:  bottom_6_f2a_bit3 
Creating net with name:  bottom_6_f2a_bit4 
Creating net with name:  bottom_6_f2a_bit5 
Creating net with name:  bottom_6_f2a_bit6 
Creating net with name:  bottom_6_f2a_bit7 
Creating net with name:  bottom_6_f2a_bit8 
Creating net with name:  bottom_6_f2a_bit9 
Creating net with name:  bottom_6_f2a_bit10 
Creating net with name:  bottom_6_f2a_bit11 
Creating net with name:  bottom_6_f2a_bit12 
Creating net with name:  bottom_6_f2a_bit13 
Creating net with name:  bottom_6_f2a_bit14 
Creating net with name:  bottom_6_f2a_bit15 
Creating net with name:  bottom_6_f2a_bit16 
Creating net with name:  bottom_6_f2a_bit17 
Creating net with name:  bottom_6_f2a_bit18 
Creating net with name:  bottom_6_f2a_bit19 
Creating net with name:  bottom_6_f2a_bit20 
Creating net with name:  bottom_6_f2a_bit21 
Creating net with name:  bottom_6_f2a_bit22 
Creating net with name:  bottom_6_f2a_bit23 
Creating net with name:  bottom_6_f2a_bit24 
Creating net with name:  bottom_6_f2a_bit25 
Creating net with name:  bottom_6_f2a_bit26 
Creating net with name:  bottom_6_f2a_bit27 
Creating net with name:  bottom_6_f2a_bit28 
Creating net with name:  bottom_6_f2a_bit29 
Creating net with name:  bottom_6_f2a_bit30 
Creating net with name:  bottom_6_f2a_bit31 
Creating net with name:  bottom_6_f2a_bit32 
Creating net with name:  bottom_6_f2a_bit33 
Creating net with name:  bottom_6_f2a_bit34 
Creating net with name:  bottom_6_f2a_bit35 
Creating net with name:  bottom_6_f2a_bit36 
Creating net with name:  bottom_6_f2a_bit37 
Creating net with name:  bottom_6_f2a_bit38 
Creating net with name:  bottom_6_f2a_bit39 
Creating net with name:  bottom_6_f2a_bit40 
Creating net with name:  bottom_6_f2a_bit41 
Creating net with name:  bottom_6_f2a_bit42 
Creating net with name:  bottom_6_f2a_bit43 
Creating net with name:  bottom_6_f2a_bit44 
Creating net with name:  bottom_6_f2a_bit45 
Creating net with name:  bottom_6_f2a_bit46 
Creating net with name:  bottom_6_f2a_bit47 
Creating net with name:  bottom_6_f2a_bit48 
Creating net with name:  bottom_2_a2f_bit0 
Creating net with name:  bottom_2_a2f_bit1 
Creating net with name:  bottom_2_a2f_bit2 
Creating net with name:  bottom_2_a2f_bit3 
Creating net with name:  bottom_2_a2f_bit4 
Creating net with name:  bottom_2_a2f_bit5 
Creating net with name:  bottom_2_a2f_bit6 
Creating net with name:  bottom_2_a2f_bit7 
Creating net with name:  bottom_2_a2f_bit8 
Creating net with name:  bottom_2_a2f_bit9 
Creating net with name:  bottom_2_a2f_bit10 
Creating net with name:  bottom_2_a2f_bit11 
Creating net with name:  bottom_2_a2f_bit12 
Creating net with name:  bottom_2_a2f_bit13 
Creating net with name:  bottom_2_a2f_bit14 
Creating net with name:  bottom_2_a2f_bit15 
Creating net with name:  bottom_2_a2f_bit16 
Creating net with name:  bottom_2_a2f_bit17 
Creating net with name:  bottom_2_a2f_bit18 
Creating net with name:  bottom_2_a2f_bit19 
Creating net with name:  bottom_2_a2f_bit20 
Creating net with name:  bottom_2_a2f_bit21 
Creating net with name:  bottom_2_a2f_bit22 
Creating net with name:  bottom_2_a2f_bit23 
Creating net with name:  bottom_3_a2f_bit0 
Creating net with name:  bottom_3_a2f_bit1 
Creating net with name:  bottom_3_a2f_bit2 
Creating net with name:  bottom_3_a2f_bit3 
Creating net with name:  bottom_3_a2f_bit4 
Creating net with name:  bottom_3_a2f_bit5 
Creating net with name:  bottom_3_a2f_bit6 
Creating net with name:  bottom_3_a2f_bit7 
Creating net with name:  bottom_3_a2f_bit8 
Creating net with name:  bottom_3_a2f_bit9 
Creating net with name:  bottom_3_a2f_bit10 
Creating net with name:  bottom_3_a2f_bit11 
Creating net with name:  bottom_3_a2f_bit12 
Creating net with name:  bottom_3_a2f_bit13 
Creating net with name:  bottom_3_a2f_bit14 
Creating net with name:  bottom_3_a2f_bit15 
Creating net with name:  bottom_3_a2f_bit16 
Creating net with name:  bottom_3_a2f_bit17 
Creating net with name:  bottom_3_a2f_bit18 
Creating net with name:  bottom_3_a2f_bit19 
Creating net with name:  bottom_3_a2f_bit20 
Creating net with name:  bottom_3_a2f_bit21 
Creating net with name:  bottom_3_a2f_bit22 
Creating net with name:  bottom_3_a2f_bit23 
Creating net with name:  bottom_5_a2f_bit0 
Creating net with name:  bottom_5_a2f_bit1 
Creating net with name:  bottom_5_a2f_bit2 
Creating net with name:  bottom_5_a2f_bit3 
Creating net with name:  bottom_5_a2f_bit4 
Creating net with name:  bottom_5_a2f_bit5 
Creating net with name:  bottom_5_a2f_bit6 
Creating net with name:  bottom_5_a2f_bit7 
Creating net with name:  bottom_5_a2f_bit8 
Creating net with name:  bottom_5_a2f_bit9 
Creating net with name:  bottom_5_a2f_bit10 
Creating net with name:  bottom_5_a2f_bit11 
Creating net with name:  bottom_5_a2f_bit12 
Creating net with name:  bottom_5_a2f_bit13 
Creating net with name:  bottom_5_a2f_bit14 
Creating net with name:  bottom_5_a2f_bit15 
Creating net with name:  bottom_5_a2f_bit16 
Creating net with name:  bottom_5_a2f_bit17 
Creating net with name:  bottom_5_a2f_bit18 
Creating net with name:  bottom_5_a2f_bit19 
Creating net with name:  bottom_5_a2f_bit20 
Creating net with name:  bottom_5_a2f_bit21 
Creating net with name:  bottom_5_a2f_bit22 
Creating net with name:  bottom_5_a2f_bit23 
Creating net with name:  bottom_6_a2f_bit0 
Creating net with name:  bottom_6_a2f_bit1 
Creating net with name:  bottom_6_a2f_bit2 
Creating net with name:  bottom_6_a2f_bit3 
Creating net with name:  bottom_6_a2f_bit4 
Creating net with name:  bottom_6_a2f_bit5 
Creating net with name:  bottom_6_a2f_bit6 
Creating net with name:  bottom_6_a2f_bit7 
Creating net with name:  bottom_6_a2f_bit8 
Creating net with name:  bottom_6_a2f_bit9 
Creating net with name:  bottom_6_a2f_bit10 
Creating net with name:  bottom_6_a2f_bit11 
Creating net with name:  bottom_6_a2f_bit12 
Creating net with name:  bottom_6_a2f_bit13 
Creating net with name:  bottom_6_a2f_bit14 
Creating net with name:  bottom_6_a2f_bit15 
Creating net with name:  bottom_6_a2f_bit16 
Creating net with name:  bottom_6_a2f_bit17 
Creating net with name:  bottom_6_a2f_bit18 
Creating net with name:  bottom_6_a2f_bit19 
Creating net with name:  bottom_6_a2f_bit20 
Creating net with name:  bottom_6_a2f_bit21 
Creating net with name:  bottom_6_a2f_bit22 
Creating net with name:  bottom_6_a2f_bit23 
Creating net with name:  bottom_real_4_a2f_bit0 
Creating net with name:  bottom_real_4_a2f_bit1 
Creating net with name:  bottom_real_4_a2f_bit2 
Creating net with name:  bottom_real_4_a2f_bit3 
Creating net with name:  bottom_real_4_a2f_bit4 
Creating net with name:  bottom_real_4_a2f_bit5 
Creating net with name:  bottom_real_4_a2f_bit6 
Creating net with name:  bottom_real_4_a2f_bit7 
Creating net with name:  bottom_real_4_a2f_bit8 
Creating net with name:  bottom_real_4_a2f_bit9 
Creating net with name:  bottom_real_4_a2f_bit10 
Creating net with name:  bottom_real_4_a2f_bit11 
Creating net with name:  bottom_real_4_a2f_bit12 
Creating net with name:  bottom_real_4_a2f_bit13 
Creating net with name:  bottom_real_4_a2f_bit14 
Creating net with name:  bottom_real_4_a2f_bit15 
Creating net with name:  bottom_real_4_a2f_bit16 
Creating net with name:  bottom_real_4_a2f_bit17 
Creating net with name:  bottom_real_4_a2f_bit18 
Creating net with name:  bottom_real_4_a2f_bit19 
Creating net with name:  bottom_real_4_a2f_bit20 
Creating net with name:  bottom_real_4_a2f_bit21 
Creating net with name:  bottom_real_4_a2f_bit22 
Creating net with name:  bottom_real_4_a2f_bit23 
Creating net with name:  bottom_real_11_a2f_bit0 
Creating net with name:  bottom_real_11_a2f_bit1 
Creating net with name:  bottom_real_11_a2f_bit2 
Creating net with name:  bottom_real_11_a2f_bit3 
Creating net with name:  bottom_real_11_a2f_bit4 
Creating net with name:  bottom_real_11_a2f_bit5 
Creating net with name:  bottom_real_11_a2f_bit6 
Creating net with name:  bottom_real_11_a2f_bit7 
Creating net with name:  bottom_real_11_a2f_bit8 
Creating net with name:  bottom_real_11_a2f_bit9 
Creating net with name:  bottom_real_11_a2f_bit10 
Creating net with name:  bottom_real_11_a2f_bit11 
Creating net with name:  bottom_real_11_a2f_bit12 
Creating net with name:  bottom_real_11_a2f_bit13 
Creating net with name:  bottom_real_11_a2f_bit14 
Creating net with name:  bottom_real_11_a2f_bit15 
Creating net with name:  bottom_real_11_a2f_bit16 
Creating net with name:  bottom_real_11_a2f_bit17 
Creating net with name:  bottom_real_11_a2f_bit18 
Creating net with name:  bottom_real_11_a2f_bit19 
Creating net with name:  bottom_real_11_a2f_bit20 
Creating net with name:  bottom_real_11_a2f_bit21 
Creating net with name:  bottom_real_11_a2f_bit22 
Creating net with name:  bottom_real_11_a2f_bit23 
Creating net with name:  bottom_real_12_a2f_bit0 
Creating net with name:  bottom_real_12_a2f_bit1 
Creating net with name:  bottom_real_12_a2f_bit2 
Creating net with name:  bottom_real_12_a2f_bit3 
Creating net with name:  bottom_real_12_a2f_bit4 
Creating net with name:  bottom_real_12_a2f_bit5 
Creating net with name:  bottom_real_12_a2f_bit6 
Creating net with name:  bottom_real_12_a2f_bit7 
Creating net with name:  bottom_real_12_a2f_bit8 
Creating net with name:  bottom_real_12_a2f_bit9 
Creating net with name:  bottom_real_12_a2f_bit10 
Creating net with name:  bottom_real_12_a2f_bit11 
Creating net with name:  bottom_real_12_a2f_bit12 
Creating net with name:  bottom_real_12_a2f_bit13 
Creating net with name:  bottom_real_12_a2f_bit14 
Creating net with name:  bottom_real_12_a2f_bit15 
Creating net with name:  bottom_real_12_a2f_bit16 
Creating net with name:  bottom_real_12_a2f_bit17 
Creating net with name:  bottom_real_12_a2f_bit18 
Creating net with name:  bottom_real_12_a2f_bit19 
Creating net with name:  bottom_real_12_a2f_bit20 
Creating net with name:  bottom_real_12_a2f_bit21 
Creating net with name:  bottom_real_12_a2f_bit22 
Creating net with name:  bottom_real_12_a2f_bit23 
Creating net with name:  bottom_real_18_a2f_bit0 
Creating net with name:  bottom_real_18_a2f_bit1 
Creating net with name:  bottom_real_18_a2f_bit2 
Creating net with name:  bottom_real_18_a2f_bit3 
Creating net with name:  bottom_real_18_a2f_bit4 
Creating net with name:  bottom_real_18_a2f_bit5 
Creating net with name:  bottom_real_18_a2f_bit6 
Creating net with name:  bottom_real_18_a2f_bit7 
Creating net with name:  bottom_real_18_a2f_bit8 
Creating net with name:  bottom_real_18_a2f_bit9 
Creating net with name:  bottom_real_18_a2f_bit10 
Creating net with name:  bottom_real_18_a2f_bit11 
Creating net with name:  bottom_real_18_a2f_bit12 
Creating net with name:  bottom_real_18_a2f_bit13 
Creating net with name:  bottom_real_18_a2f_bit14 
Creating net with name:  bottom_real_18_a2f_bit15 
Creating net with name:  bottom_real_18_a2f_bit16 
Creating net with name:  bottom_real_18_a2f_bit17 
Creating net with name:  bottom_real_18_a2f_bit18 
Creating net with name:  bottom_real_18_a2f_bit19 
Creating net with name:  bottom_real_18_a2f_bit20 
Creating net with name:  bottom_real_18_a2f_bit21 
Creating net with name:  bottom_real_18_a2f_bit22 
Creating net with name:  bottom_real_18_a2f_bit23 
Creating net with name:  bottom_real_19_a2f_bit0 
Creating net with name:  bottom_real_19_a2f_bit1 
Creating net with name:  bottom_real_19_a2f_bit2 
Creating net with name:  bottom_real_19_a2f_bit3 
Creating net with name:  bottom_real_19_a2f_bit4 
Creating net with name:  bottom_real_19_a2f_bit5 
Creating net with name:  bottom_real_19_a2f_bit6 
Creating net with name:  bottom_real_19_a2f_bit7 
Creating net with name:  bottom_real_19_a2f_bit8 
Creating net with name:  bottom_real_19_a2f_bit9 
Creating net with name:  bottom_real_19_a2f_bit10 
Creating net with name:  bottom_real_19_a2f_bit11 
Creating net with name:  bottom_real_19_a2f_bit12 
Creating net with name:  bottom_real_19_a2f_bit13 
Creating net with name:  bottom_real_19_a2f_bit14 
Creating net with name:  bottom_real_19_a2f_bit15 
Creating net with name:  bottom_real_19_a2f_bit16 
Creating net with name:  bottom_real_19_a2f_bit17 
Creating net with name:  bottom_real_19_a2f_bit18 
Creating net with name:  bottom_real_19_a2f_bit19 
Creating net with name:  bottom_real_19_a2f_bit20 
Creating net with name:  bottom_real_19_a2f_bit21 
Creating net with name:  bottom_real_19_a2f_bit22 
Creating net with name:  bottom_real_19_a2f_bit23 
Creating net with name:  bottom_real_24_a2f_bit0 
Creating net with name:  bottom_real_24_a2f_bit1 
Creating net with name:  bottom_real_24_a2f_bit2 
Creating net with name:  bottom_real_24_a2f_bit3 
Creating net with name:  bottom_real_24_a2f_bit4 
Creating net with name:  bottom_real_24_a2f_bit5 
Creating net with name:  bottom_real_24_a2f_bit6 
Creating net with name:  bottom_real_24_a2f_bit7 
Creating net with name:  bottom_real_24_a2f_bit8 
Creating net with name:  bottom_real_24_a2f_bit9 
Creating net with name:  bottom_real_24_a2f_bit10 
Creating net with name:  bottom_real_24_a2f_bit11 
Creating net with name:  bottom_real_24_a2f_bit12 
Creating net with name:  bottom_real_24_a2f_bit13 
Creating net with name:  bottom_real_24_a2f_bit14 
Creating net with name:  bottom_real_24_a2f_bit15 
Creating net with name:  bottom_real_24_a2f_bit16 
Creating net with name:  bottom_real_24_a2f_bit17 
Creating net with name:  bottom_real_24_a2f_bit18 
Creating net with name:  bottom_real_24_a2f_bit19 
Creating net with name:  bottom_real_24_a2f_bit20 
Creating net with name:  bottom_real_24_a2f_bit21 
Creating net with name:  bottom_real_24_a2f_bit22 
Creating net with name:  bottom_real_24_a2f_bit23 
Creating net with name:  bottom_real_26_a2f_bit0 
Creating net with name:  bottom_real_26_a2f_bit1 
Creating net with name:  bottom_real_26_a2f_bit2 
Creating net with name:  bottom_real_26_a2f_bit3 
Creating net with name:  bottom_real_26_a2f_bit4 
Creating net with name:  bottom_real_26_a2f_bit5 
Creating net with name:  bottom_real_26_a2f_bit6 
Creating net with name:  bottom_real_26_a2f_bit7 
Creating net with name:  bottom_real_26_a2f_bit8 
Creating net with name:  bottom_real_26_a2f_bit9 
Creating net with name:  bottom_real_26_a2f_bit10 
Creating net with name:  bottom_real_26_a2f_bit11 
Creating net with name:  bottom_real_26_a2f_bit12 
Creating net with name:  bottom_real_26_a2f_bit13 
Creating net with name:  bottom_real_26_a2f_bit14 
Creating net with name:  bottom_real_26_a2f_bit15 
Creating net with name:  bottom_real_26_a2f_bit16 
Creating net with name:  bottom_real_26_a2f_bit17 
Creating net with name:  bottom_real_26_a2f_bit18 
Creating net with name:  bottom_real_26_a2f_bit19 
Creating net with name:  bottom_real_26_a2f_bit20 
Creating net with name:  bottom_real_26_a2f_bit21 
Creating net with name:  bottom_real_26_a2f_bit22 
Creating net with name:  bottom_real_26_a2f_bit23 
Creating net with name:  bottom_real_31_a2f_bit0 
Creating net with name:  bottom_real_31_a2f_bit1 
Creating net with name:  bottom_real_31_a2f_bit2 
Creating net with name:  bottom_real_31_a2f_bit3 
Creating net with name:  bottom_real_31_a2f_bit4 
Creating net with name:  bottom_real_31_a2f_bit5 
Creating net with name:  bottom_real_31_a2f_bit6 
Creating net with name:  bottom_real_31_a2f_bit7 
Creating net with name:  bottom_real_31_a2f_bit8 
Creating net with name:  bottom_real_31_a2f_bit9 
Creating net with name:  bottom_real_31_a2f_bit10 
Creating net with name:  bottom_real_31_a2f_bit11 
Creating net with name:  bottom_real_31_a2f_bit12 
Creating net with name:  bottom_real_31_a2f_bit13 
Creating net with name:  bottom_real_31_a2f_bit14 
Creating net with name:  bottom_real_31_a2f_bit15 
Creating net with name:  bottom_real_31_a2f_bit16 
Creating net with name:  bottom_real_31_a2f_bit17 
Creating net with name:  bottom_real_31_a2f_bit18 
Creating net with name:  bottom_real_31_a2f_bit19 
Creating net with name:  bottom_real_31_a2f_bit20 
Creating net with name:  bottom_real_31_a2f_bit21 
Creating net with name:  bottom_real_31_a2f_bit22 
Creating net with name:  bottom_real_31_a2f_bit23 
Creating net with name:  bottom_real_36_a2f_bit0 
Creating net with name:  bottom_real_36_a2f_bit1 
Creating net with name:  bottom_real_36_a2f_bit2 
Creating net with name:  bottom_real_36_a2f_bit3 
Creating net with name:  bottom_real_36_a2f_bit4 
Creating net with name:  bottom_real_36_a2f_bit5 
Creating net with name:  bottom_real_36_a2f_bit6 
Creating net with name:  bottom_real_36_a2f_bit7 
Creating net with name:  bottom_real_36_a2f_bit8 
Creating net with name:  bottom_real_36_a2f_bit9 
Creating net with name:  bottom_real_36_a2f_bit10 
Creating net with name:  bottom_real_36_a2f_bit11 
Creating net with name:  bottom_real_36_a2f_bit12 
Creating net with name:  bottom_real_36_a2f_bit13 
Creating net with name:  bottom_real_36_a2f_bit14 
Creating net with name:  bottom_real_36_a2f_bit15 
Creating net with name:  bottom_real_36_a2f_bit16 
Creating net with name:  bottom_real_36_a2f_bit17 
Creating net with name:  bottom_real_36_a2f_bit18 
Creating net with name:  bottom_real_36_a2f_bit19 
Creating net with name:  bottom_real_36_a2f_bit20 
Creating net with name:  bottom_real_36_a2f_bit21 
Creating net with name:  bottom_real_36_a2f_bit22 
Creating net with name:  bottom_real_36_a2f_bit23 
Creating net with name:  bottom_real_43_a2f_bit0 
Creating net with name:  bottom_real_43_a2f_bit1 
Creating net with name:  bottom_real_43_a2f_bit2 
Creating net with name:  bottom_real_43_a2f_bit3 
Creating net with name:  bottom_real_43_a2f_bit4 
Creating net with name:  bottom_real_43_a2f_bit5 
Creating net with name:  bottom_real_43_a2f_bit6 
Creating net with name:  bottom_real_43_a2f_bit7 
Creating net with name:  bottom_real_43_a2f_bit8 
Creating net with name:  bottom_real_43_a2f_bit9 
Creating net with name:  bottom_real_43_a2f_bit10 
Creating net with name:  bottom_real_43_a2f_bit11 
Creating net with name:  bottom_real_43_a2f_bit12 
Creating net with name:  bottom_real_43_a2f_bit13 
Creating net with name:  bottom_real_43_a2f_bit14 
Creating net with name:  bottom_real_43_a2f_bit15 
Creating net with name:  bottom_real_43_a2f_bit16 
Creating net with name:  bottom_real_43_a2f_bit17 
Creating net with name:  bottom_real_43_a2f_bit18 
Creating net with name:  bottom_real_43_a2f_bit19 
Creating net with name:  bottom_real_43_a2f_bit20 
Creating net with name:  bottom_real_43_a2f_bit21 
Creating net with name:  bottom_real_43_a2f_bit22 
Creating net with name:  bottom_real_43_a2f_bit23 
Creating net with name:  bottom_real_54_a2f_bit0 
Creating net with name:  bottom_real_54_a2f_bit1 
Creating net with name:  bottom_real_54_a2f_bit2 
Creating net with name:  bottom_real_54_a2f_bit3 
Creating net with name:  bottom_real_54_a2f_bit4 
Creating net with name:  bottom_real_54_a2f_bit5 
Creating net with name:  bottom_real_54_a2f_bit6 
Creating net with name:  bottom_real_54_a2f_bit7 
Creating net with name:  bottom_real_54_a2f_bit8 
Creating net with name:  bottom_real_54_a2f_bit9 
Creating net with name:  bottom_real_54_a2f_bit10 
Creating net with name:  bottom_real_54_a2f_bit11 
Creating net with name:  bottom_real_54_a2f_bit12 
Creating net with name:  bottom_real_54_a2f_bit13 
Creating net with name:  bottom_real_54_a2f_bit14 
Creating net with name:  bottom_real_54_a2f_bit15 
Creating net with name:  bottom_real_54_a2f_bit16 
Creating net with name:  bottom_real_54_a2f_bit17 
Creating net with name:  bottom_real_54_a2f_bit18 
Creating net with name:  bottom_real_54_a2f_bit19 
Creating net with name:  bottom_real_54_a2f_bit20 
Creating net with name:  bottom_real_54_a2f_bit21 
Creating net with name:  bottom_real_54_a2f_bit22 
Creating net with name:  bottom_real_54_a2f_bit23 
Creating net with name:  bottom_real_69_a2f_bit0 
Creating net with name:  bottom_real_69_a2f_bit1 
Creating net with name:  bottom_real_69_a2f_bit2 
Creating net with name:  bottom_real_69_a2f_bit3 
Creating net with name:  bottom_real_69_a2f_bit4 
Creating net with name:  bottom_real_69_a2f_bit5 
Creating net with name:  bottom_real_69_a2f_bit6 
Creating net with name:  bottom_real_69_a2f_bit7 
Creating net with name:  bottom_real_69_a2f_bit8 
Creating net with name:  bottom_real_69_a2f_bit9 
Creating net with name:  bottom_real_69_a2f_bit10 
Creating net with name:  bottom_real_69_a2f_bit11 
Creating net with name:  bottom_real_69_a2f_bit12 
Creating net with name:  bottom_real_69_a2f_bit13 
Creating net with name:  bottom_real_69_a2f_bit14 
Creating net with name:  bottom_real_69_a2f_bit15 
Creating net with name:  bottom_real_69_a2f_bit16 
Creating net with name:  bottom_real_69_a2f_bit17 
Creating net with name:  bottom_real_69_a2f_bit18 
Creating net with name:  bottom_real_69_a2f_bit19 
Creating net with name:  bottom_real_69_a2f_bit20 
Creating net with name:  bottom_real_69_a2f_bit21 
Creating net with name:  bottom_real_69_a2f_bit22 
Creating net with name:  bottom_real_69_a2f_bit23 
Creating net with name:  bottom_real_72_a2f_bit0 
Creating net with name:  bottom_real_72_a2f_bit1 
Creating net with name:  bottom_real_72_a2f_bit2 
Creating net with name:  bottom_real_72_a2f_bit3 
Creating net with name:  bottom_real_72_a2f_bit4 
Creating net with name:  bottom_real_72_a2f_bit5 
Creating net with name:  bottom_real_72_a2f_bit6 
Creating net with name:  bottom_real_72_a2f_bit7 
Creating net with name:  bottom_real_72_a2f_bit8 
Creating net with name:  bottom_real_72_a2f_bit9 
Creating net with name:  bottom_real_72_a2f_bit10 
Creating net with name:  bottom_real_72_a2f_bit11 
Creating net with name:  bottom_real_72_a2f_bit12 
Creating net with name:  bottom_real_72_a2f_bit13 
Creating net with name:  bottom_real_72_a2f_bit14 
Creating net with name:  bottom_real_72_a2f_bit15 
Creating net with name:  bottom_real_72_a2f_bit16 
Creating net with name:  bottom_real_72_a2f_bit17 
Creating net with name:  bottom_real_72_a2f_bit18 
Creating net with name:  bottom_real_72_a2f_bit19 
Creating net with name:  bottom_real_72_a2f_bit20 
Creating net with name:  bottom_real_72_a2f_bit21 
Creating net with name:  bottom_real_72_a2f_bit22 
Creating net with name:  bottom_real_72_a2f_bit23 
Creating net with name:  bottom_real_74_a2f_bit0 
Creating net with name:  bottom_real_74_a2f_bit1 
Creating net with name:  bottom_real_74_a2f_bit2 
Creating net with name:  bottom_real_74_a2f_bit3 
Creating net with name:  bottom_real_74_a2f_bit4 
Creating net with name:  bottom_real_74_a2f_bit5 
Creating net with name:  bottom_real_74_a2f_bit6 
Creating net with name:  bottom_real_74_a2f_bit7 
Creating net with name:  bottom_real_74_a2f_bit8 
Creating net with name:  bottom_real_74_a2f_bit9 
Creating net with name:  bottom_real_74_a2f_bit10 
Creating net with name:  bottom_real_74_a2f_bit11 
Creating net with name:  bottom_real_74_a2f_bit12 
Creating net with name:  bottom_real_74_a2f_bit13 
Creating net with name:  bottom_real_74_a2f_bit14 
Creating net with name:  bottom_real_74_a2f_bit15 
Creating net with name:  bottom_real_74_a2f_bit16 
Creating net with name:  bottom_real_74_a2f_bit17 
Creating net with name:  bottom_real_74_a2f_bit18 
Creating net with name:  bottom_real_74_a2f_bit19 
Creating net with name:  bottom_real_74_a2f_bit20 
Creating net with name:  bottom_real_74_a2f_bit21 
Creating net with name:  bottom_real_74_a2f_bit22 
Creating net with name:  bottom_real_74_a2f_bit23 
Creating net with name:  bottom_real_81_a2f_bit0 
Creating net with name:  bottom_real_81_a2f_bit1 
Creating net with name:  bottom_real_81_a2f_bit2 
Creating net with name:  bottom_real_81_a2f_bit3 
Creating net with name:  bottom_real_81_a2f_bit4 
Creating net with name:  bottom_real_81_a2f_bit5 
Creating net with name:  bottom_real_81_a2f_bit6 
Creating net with name:  bottom_real_81_a2f_bit7 
Creating net with name:  bottom_real_81_a2f_bit8 
Creating net with name:  bottom_real_81_a2f_bit9 
Creating net with name:  bottom_real_81_a2f_bit10 
Creating net with name:  bottom_real_81_a2f_bit11 
Creating net with name:  bottom_real_81_a2f_bit12 
Creating net with name:  bottom_real_81_a2f_bit13 
Creating net with name:  bottom_real_81_a2f_bit14 
Creating net with name:  bottom_real_81_a2f_bit15 
Creating net with name:  bottom_real_81_a2f_bit16 
Creating net with name:  bottom_real_81_a2f_bit17 
Creating net with name:  bottom_real_81_a2f_bit18 
Creating net with name:  bottom_real_81_a2f_bit19 
Creating net with name:  bottom_real_81_a2f_bit20 
Creating net with name:  bottom_real_81_a2f_bit21 
Creating net with name:  bottom_real_81_a2f_bit22 
Creating net with name:  bottom_real_81_a2f_bit23 
Creating net with name:  bottom_real_88_a2f_bit0 
Creating net with name:  bottom_real_88_a2f_bit1 
Creating net with name:  bottom_real_88_a2f_bit2 
Creating net with name:  bottom_real_88_a2f_bit3 
Creating net with name:  bottom_real_88_a2f_bit4 
Creating net with name:  bottom_real_88_a2f_bit5 
Creating net with name:  bottom_real_88_a2f_bit6 
Creating net with name:  bottom_real_88_a2f_bit7 
Creating net with name:  bottom_real_88_a2f_bit8 
Creating net with name:  bottom_real_88_a2f_bit9 
Creating net with name:  bottom_real_88_a2f_bit10 
Creating net with name:  bottom_real_88_a2f_bit11 
Creating net with name:  bottom_real_88_a2f_bit12 
Creating net with name:  bottom_real_88_a2f_bit13 
Creating net with name:  bottom_real_88_a2f_bit14 
Creating net with name:  bottom_real_88_a2f_bit15 
Creating net with name:  bottom_real_88_a2f_bit16 
Creating net with name:  bottom_real_88_a2f_bit17 
Creating net with name:  bottom_real_88_a2f_bit18 
Creating net with name:  bottom_real_88_a2f_bit19 
Creating net with name:  bottom_real_88_a2f_bit20 
Creating net with name:  bottom_real_88_a2f_bit21 
Creating net with name:  bottom_real_88_a2f_bit22 
Creating net with name:  bottom_real_88_a2f_bit23 
Creating net with name:  bottom_real_93_a2f_bit0 
Creating net with name:  bottom_real_93_a2f_bit1 
Creating net with name:  bottom_real_93_a2f_bit2 
Creating net with name:  bottom_real_93_a2f_bit3 
Creating net with name:  bottom_real_93_a2f_bit4 
Creating net with name:  bottom_real_93_a2f_bit5 
Creating net with name:  bottom_real_93_a2f_bit6 
Creating net with name:  bottom_real_93_a2f_bit7 
Creating net with name:  bottom_real_93_a2f_bit8 
Creating net with name:  bottom_real_93_a2f_bit9 
Creating net with name:  bottom_real_93_a2f_bit10 
Creating net with name:  bottom_real_93_a2f_bit11 
Creating net with name:  bottom_real_93_a2f_bit12 
Creating net with name:  bottom_real_93_a2f_bit13 
Creating net with name:  bottom_real_93_a2f_bit14 
Creating net with name:  bottom_real_93_a2f_bit15 
Creating net with name:  bottom_real_93_a2f_bit16 
Creating net with name:  bottom_real_93_a2f_bit17 
Creating net with name:  bottom_real_93_a2f_bit18 
Creating net with name:  bottom_real_93_a2f_bit19 
Creating net with name:  bottom_real_93_a2f_bit20 
Creating net with name:  bottom_real_93_a2f_bit21 
Creating net with name:  bottom_real_93_a2f_bit22 
Creating net with name:  bottom_real_93_a2f_bit23 
Creating net with name:  bottom_real_97_a2f_bit0 
Creating net with name:  bottom_real_97_a2f_bit1 
Creating net with name:  bottom_real_97_a2f_bit2 
Creating net with name:  bottom_real_97_a2f_bit3 
Creating net with name:  bottom_real_97_a2f_bit4 
Creating net with name:  bottom_real_97_a2f_bit5 
Creating net with name:  bottom_real_97_a2f_bit6 
Creating net with name:  bottom_real_97_a2f_bit7 
Creating net with name:  bottom_real_97_a2f_bit8 
Creating net with name:  bottom_real_97_a2f_bit9 
Creating net with name:  bottom_real_97_a2f_bit10 
Creating net with name:  bottom_real_97_a2f_bit11 
Creating net with name:  bottom_real_97_a2f_bit12 
Creating net with name:  bottom_real_97_a2f_bit13 
Creating net with name:  bottom_real_97_a2f_bit14 
Creating net with name:  bottom_real_97_a2f_bit15 
Creating net with name:  bottom_real_97_a2f_bit16 
Creating net with name:  bottom_real_97_a2f_bit17 
Creating net with name:  bottom_real_97_a2f_bit18 
Creating net with name:  bottom_real_97_a2f_bit19 
Creating net with name:  bottom_real_97_a2f_bit20 
Creating net with name:  bottom_real_97_a2f_bit21 
Creating net with name:  bottom_real_97_a2f_bit22 
Creating net with name:  bottom_real_97_a2f_bit23 
Creating net with name:  bottom_real_102_a2f_bit0 
Creating net with name:  bottom_real_102_a2f_bit1 
Creating net with name:  bottom_real_102_a2f_bit2 
Creating net with name:  bottom_real_102_a2f_bit3 
Creating net with name:  bottom_real_102_a2f_bit4 
Creating net with name:  bottom_real_102_a2f_bit5 
Creating net with name:  bottom_real_102_a2f_bit6 
Creating net with name:  bottom_real_102_a2f_bit7 
Creating net with name:  bottom_real_102_a2f_bit8 
Creating net with name:  bottom_real_102_a2f_bit9 
Creating net with name:  bottom_real_102_a2f_bit10 
Creating net with name:  bottom_real_102_a2f_bit11 
Creating net with name:  bottom_real_102_a2f_bit12 
Creating net with name:  bottom_real_102_a2f_bit13 
Creating net with name:  bottom_real_102_a2f_bit14 
Creating net with name:  bottom_real_102_a2f_bit15 
Creating net with name:  bottom_real_102_a2f_bit16 
Creating net with name:  bottom_real_102_a2f_bit17 
Creating net with name:  bottom_real_102_a2f_bit18 
Creating net with name:  bottom_real_102_a2f_bit19 
Creating net with name:  bottom_real_102_a2f_bit20 
Creating net with name:  bottom_real_102_a2f_bit21 
Creating net with name:  bottom_real_102_a2f_bit22 
Creating net with name:  bottom_real_102_a2f_bit23 
Creating net with name:  bottom_real_103_a2f_bit0 
Creating net with name:  bottom_real_103_a2f_bit1 
Creating net with name:  bottom_real_103_a2f_bit2 
Creating net with name:  bottom_real_103_a2f_bit3 
Creating net with name:  bottom_real_103_a2f_bit4 
Creating net with name:  bottom_real_103_a2f_bit5 
Creating net with name:  bottom_real_103_a2f_bit6 
Creating net with name:  bottom_real_103_a2f_bit7 
Creating net with name:  bottom_real_103_a2f_bit8 
Creating net with name:  bottom_real_103_a2f_bit9 
Creating net with name:  bottom_real_103_a2f_bit10 
Creating net with name:  bottom_real_103_a2f_bit11 
Creating net with name:  bottom_real_103_a2f_bit12 
Creating net with name:  bottom_real_103_a2f_bit13 
Creating net with name:  bottom_real_103_a2f_bit14 
Creating net with name:  bottom_real_103_a2f_bit15 
Creating net with name:  bottom_real_103_a2f_bit16 
Creating net with name:  bottom_real_103_a2f_bit17 
Creating net with name:  bottom_real_103_a2f_bit18 
Creating net with name:  bottom_real_103_a2f_bit19 
Creating net with name:  bottom_real_103_a2f_bit20 
Creating net with name:  bottom_real_103_a2f_bit21 
Creating net with name:  bottom_real_103_a2f_bit22 
Creating net with name:  bottom_real_103_a2f_bit23 
Creating net with name:  bottom_real_7_a2f_bit0 
Creating net with name:  bottom_real_7_a2f_bit1 
Creating net with name:  bottom_real_7_a2f_bit2 
Creating net with name:  bottom_real_7_a2f_bit3 
Creating net with name:  bottom_real_7_a2f_bit4 
Creating net with name:  bottom_real_7_a2f_bit5 
Creating net with name:  bottom_real_7_a2f_bit6 
Creating net with name:  bottom_real_7_a2f_bit7 
Creating net with name:  bottom_real_7_a2f_bit8 
Creating net with name:  bottom_real_7_a2f_bit9 
Creating net with name:  bottom_real_7_a2f_bit10 
Creating net with name:  bottom_real_7_a2f_bit11 
Creating net with name:  bottom_real_7_a2f_bit12 
Creating net with name:  bottom_real_7_a2f_bit13 
Creating net with name:  bottom_real_7_a2f_bit14 
Creating net with name:  bottom_real_7_a2f_bit15 
Creating net with name:  bottom_real_7_a2f_bit16 
Creating net with name:  bottom_real_7_a2f_bit17 
Creating net with name:  bottom_real_7_a2f_bit18 
Creating net with name:  bottom_real_7_a2f_bit19 
Creating net with name:  bottom_real_7_a2f_bit20 
Creating net with name:  bottom_real_7_a2f_bit21 
Creating net with name:  bottom_real_7_a2f_bit22 
Creating net with name:  bottom_real_7_a2f_bit23 
Creating net with name:  bottom_real_21_a2f_bit0 
Creating net with name:  bottom_real_21_a2f_bit1 
Creating net with name:  bottom_real_21_a2f_bit2 
Creating net with name:  bottom_real_21_a2f_bit3 
Creating net with name:  bottom_real_21_a2f_bit4 
Creating net with name:  bottom_real_21_a2f_bit5 
Creating net with name:  bottom_real_21_a2f_bit6 
Creating net with name:  bottom_real_21_a2f_bit7 
Creating net with name:  bottom_real_21_a2f_bit8 
Creating net with name:  bottom_real_21_a2f_bit9 
Creating net with name:  bottom_real_21_a2f_bit10 
Creating net with name:  bottom_real_21_a2f_bit11 
Creating net with name:  bottom_real_21_a2f_bit12 
Creating net with name:  bottom_real_21_a2f_bit13 
Creating net with name:  bottom_real_21_a2f_bit14 
Creating net with name:  bottom_real_21_a2f_bit15 
Creating net with name:  bottom_real_21_a2f_bit16 
Creating net with name:  bottom_real_21_a2f_bit17 
Creating net with name:  bottom_real_21_a2f_bit18 
Creating net with name:  bottom_real_21_a2f_bit19 
Creating net with name:  bottom_real_21_a2f_bit20 
Creating net with name:  bottom_real_21_a2f_bit21 
Creating net with name:  bottom_real_21_a2f_bit22 
Creating net with name:  bottom_real_21_a2f_bit23 
Creating net with name:  bottom_real_42_a2f_bit0 
Creating net with name:  bottom_real_42_a2f_bit1 
Creating net with name:  bottom_real_42_a2f_bit2 
Creating net with name:  bottom_real_42_a2f_bit3 
Creating net with name:  bottom_real_42_a2f_bit4 
Creating net with name:  bottom_real_42_a2f_bit5 
Creating net with name:  bottom_real_42_a2f_bit6 
Creating net with name:  bottom_real_42_a2f_bit7 
Creating net with name:  bottom_real_42_a2f_bit8 
Creating net with name:  bottom_real_42_a2f_bit9 
Creating net with name:  bottom_real_42_a2f_bit10 
Creating net with name:  bottom_real_42_a2f_bit11 
Creating net with name:  bottom_real_42_a2f_bit12 
Creating net with name:  bottom_real_42_a2f_bit13 
Creating net with name:  bottom_real_42_a2f_bit14 
Creating net with name:  bottom_real_42_a2f_bit15 
Creating net with name:  bottom_real_42_a2f_bit16 
Creating net with name:  bottom_real_42_a2f_bit17 
Creating net with name:  bottom_real_42_a2f_bit18 
Creating net with name:  bottom_real_42_a2f_bit19 
Creating net with name:  bottom_real_42_a2f_bit20 
Creating net with name:  bottom_real_42_a2f_bit21 
Creating net with name:  bottom_real_42_a2f_bit22 
Creating net with name:  bottom_real_42_a2f_bit23 
Creating net with name:  bottom_real_50_a2f_bit0 
Creating net with name:  bottom_real_50_a2f_bit1 
Creating net with name:  bottom_real_50_a2f_bit2 
Creating net with name:  bottom_real_50_a2f_bit3 
Creating net with name:  bottom_real_50_a2f_bit4 
Creating net with name:  bottom_real_50_a2f_bit5 
Creating net with name:  bottom_real_50_a2f_bit6 
Creating net with name:  bottom_real_50_a2f_bit7 
Creating net with name:  bottom_real_50_a2f_bit8 
Creating net with name:  bottom_real_50_a2f_bit9 
Creating net with name:  bottom_real_50_a2f_bit10 
Creating net with name:  bottom_real_50_a2f_bit11 
Creating net with name:  bottom_real_50_a2f_bit12 
Creating net with name:  bottom_real_50_a2f_bit13 
Creating net with name:  bottom_real_50_a2f_bit14 
Creating net with name:  bottom_real_50_a2f_bit15 
Creating net with name:  bottom_real_50_a2f_bit16 
Creating net with name:  bottom_real_50_a2f_bit17 
Creating net with name:  bottom_real_50_a2f_bit18 
Creating net with name:  bottom_real_50_a2f_bit19 
Creating net with name:  bottom_real_50_a2f_bit20 
Creating net with name:  bottom_real_50_a2f_bit21 
Creating net with name:  bottom_real_50_a2f_bit22 
Creating net with name:  bottom_real_50_a2f_bit23 
Creating net with name:  bottom_real_55_a2f_bit0 
Creating net with name:  bottom_real_55_a2f_bit1 
Creating net with name:  bottom_real_55_a2f_bit2 
Creating net with name:  bottom_real_55_a2f_bit3 
Creating net with name:  bottom_real_55_a2f_bit4 
Creating net with name:  bottom_real_55_a2f_bit5 
Creating net with name:  bottom_real_55_a2f_bit6 
Creating net with name:  bottom_real_55_a2f_bit7 
Creating net with name:  bottom_real_55_a2f_bit8 
Creating net with name:  bottom_real_55_a2f_bit9 
Creating net with name:  bottom_real_55_a2f_bit10 
Creating net with name:  bottom_real_55_a2f_bit11 
Creating net with name:  bottom_real_55_a2f_bit12 
Creating net with name:  bottom_real_55_a2f_bit13 
Creating net with name:  bottom_real_55_a2f_bit14 
Creating net with name:  bottom_real_55_a2f_bit15 
Creating net with name:  bottom_real_55_a2f_bit16 
Creating net with name:  bottom_real_55_a2f_bit17 
Creating net with name:  bottom_real_55_a2f_bit18 
Creating net with name:  bottom_real_55_a2f_bit19 
Creating net with name:  bottom_real_55_a2f_bit20 
Creating net with name:  bottom_real_55_a2f_bit21 
Creating net with name:  bottom_real_55_a2f_bit22 
Creating net with name:  bottom_real_55_a2f_bit23 
Creating net with name:  bottom_real_63_a2f_bit0 
Creating net with name:  bottom_real_63_a2f_bit1 
Creating net with name:  bottom_real_63_a2f_bit2 
Creating net with name:  bottom_real_63_a2f_bit3 
Creating net with name:  bottom_real_63_a2f_bit4 
Creating net with name:  bottom_real_63_a2f_bit5 
Creating net with name:  bottom_real_63_a2f_bit6 
Creating net with name:  bottom_real_63_a2f_bit7 
Creating net with name:  bottom_real_63_a2f_bit8 
Creating net with name:  bottom_real_63_a2f_bit9 
Creating net with name:  bottom_real_63_a2f_bit10 
Creating net with name:  bottom_real_63_a2f_bit11 
Creating net with name:  bottom_real_63_a2f_bit12 
Creating net with name:  bottom_real_63_a2f_bit13 
Creating net with name:  bottom_real_63_a2f_bit14 
Creating net with name:  bottom_real_63_a2f_bit15 
Creating net with name:  bottom_real_63_a2f_bit16 
Creating net with name:  bottom_real_63_a2f_bit17 
Creating net with name:  bottom_real_63_a2f_bit18 
Creating net with name:  bottom_real_63_a2f_bit19 
Creating net with name:  bottom_real_63_a2f_bit20 
Creating net with name:  bottom_real_63_a2f_bit21 
Creating net with name:  bottom_real_63_a2f_bit22 
Creating net with name:  bottom_real_63_a2f_bit23 
Creating net with name:  bottom_real_84_a2f_bit0 
Creating net with name:  bottom_real_84_a2f_bit1 
Creating net with name:  bottom_real_84_a2f_bit2 
Creating net with name:  bottom_real_84_a2f_bit3 
Creating net with name:  bottom_real_84_a2f_bit4 
Creating net with name:  bottom_real_84_a2f_bit5 
Creating net with name:  bottom_real_84_a2f_bit6 
Creating net with name:  bottom_real_84_a2f_bit7 
Creating net with name:  bottom_real_84_a2f_bit8 
Creating net with name:  bottom_real_84_a2f_bit9 
Creating net with name:  bottom_real_84_a2f_bit10 
Creating net with name:  bottom_real_84_a2f_bit11 
Creating net with name:  bottom_real_84_a2f_bit12 
Creating net with name:  bottom_real_84_a2f_bit13 
Creating net with name:  bottom_real_84_a2f_bit14 
Creating net with name:  bottom_real_84_a2f_bit15 
Creating net with name:  bottom_real_84_a2f_bit16 
Creating net with name:  bottom_real_84_a2f_bit17 
Creating net with name:  bottom_real_84_a2f_bit18 
Creating net with name:  bottom_real_84_a2f_bit19 
Creating net with name:  bottom_real_84_a2f_bit20 
Creating net with name:  bottom_real_84_a2f_bit21 
Creating net with name:  bottom_real_84_a2f_bit22 
Creating net with name:  bottom_real_84_a2f_bit23 
Creating net with name:  bottom_real_98_a2f_bit0 
Creating net with name:  bottom_real_98_a2f_bit1 
Creating net with name:  bottom_real_98_a2f_bit2 
Creating net with name:  bottom_real_98_a2f_bit3 
Creating net with name:  bottom_real_98_a2f_bit4 
Creating net with name:  bottom_real_98_a2f_bit5 
Creating net with name:  bottom_real_98_a2f_bit6 
Creating net with name:  bottom_real_98_a2f_bit7 
Creating net with name:  bottom_real_98_a2f_bit8 
Creating net with name:  bottom_real_98_a2f_bit9 
Creating net with name:  bottom_real_98_a2f_bit10 
Creating net with name:  bottom_real_98_a2f_bit11 
Creating net with name:  bottom_real_98_a2f_bit12 
Creating net with name:  bottom_real_98_a2f_bit13 
Creating net with name:  bottom_real_98_a2f_bit14 
Creating net with name:  bottom_real_98_a2f_bit15 
Creating net with name:  bottom_real_98_a2f_bit16 
Creating net with name:  bottom_real_98_a2f_bit17 
Creating net with name:  bottom_real_98_a2f_bit18 
Creating net with name:  bottom_real_98_a2f_bit19 
Creating net with name:  bottom_real_98_a2f_bit20 
Creating net with name:  bottom_real_98_a2f_bit21 
Creating net with name:  bottom_real_98_a2f_bit22 
Creating net with name:  bottom_real_98_a2f_bit23 
Creating net with name:  bottom_real_14_a2f_bit0 
Creating net with name:  bottom_real_14_a2f_bit1 
Creating net with name:  bottom_real_14_a2f_bit2 
Creating net with name:  bottom_real_14_a2f_bit3 
Creating net with name:  bottom_real_14_a2f_bit4 
Creating net with name:  bottom_real_14_a2f_bit5 
Creating net with name:  bottom_real_14_a2f_bit6 
Creating net with name:  bottom_real_14_a2f_bit7 
Creating net with name:  bottom_real_14_a2f_bit8 
Creating net with name:  bottom_real_14_a2f_bit9 
Creating net with name:  bottom_real_14_a2f_bit10 
Creating net with name:  bottom_real_14_a2f_bit11 
Creating net with name:  bottom_real_14_a2f_bit12 
Creating net with name:  bottom_real_14_a2f_bit13 
Creating net with name:  bottom_real_14_a2f_bit14 
Creating net with name:  bottom_real_14_a2f_bit15 
Creating net with name:  bottom_real_14_a2f_bit16 
Creating net with name:  bottom_real_14_a2f_bit17 
Creating net with name:  bottom_real_14_a2f_bit18 
Creating net with name:  bottom_real_14_a2f_bit19 
Creating net with name:  bottom_real_14_a2f_bit20 
Creating net with name:  bottom_real_14_a2f_bit21 
Creating net with name:  bottom_real_14_a2f_bit22 
Creating net with name:  bottom_real_14_a2f_bit23 
Creating net with name:  bottom_real_28_a2f_bit0 
Creating net with name:  bottom_real_28_a2f_bit1 
Creating net with name:  bottom_real_28_a2f_bit2 
Creating net with name:  bottom_real_28_a2f_bit3 
Creating net with name:  bottom_real_28_a2f_bit4 
Creating net with name:  bottom_real_28_a2f_bit5 
Creating net with name:  bottom_real_28_a2f_bit6 
Creating net with name:  bottom_real_28_a2f_bit7 
Creating net with name:  bottom_real_28_a2f_bit8 
Creating net with name:  bottom_real_28_a2f_bit9 
Creating net with name:  bottom_real_28_a2f_bit10 
Creating net with name:  bottom_real_28_a2f_bit11 
Creating net with name:  bottom_real_28_a2f_bit12 
Creating net with name:  bottom_real_28_a2f_bit13 
Creating net with name:  bottom_real_28_a2f_bit14 
Creating net with name:  bottom_real_28_a2f_bit15 
Creating net with name:  bottom_real_28_a2f_bit16 
Creating net with name:  bottom_real_28_a2f_bit17 
Creating net with name:  bottom_real_28_a2f_bit18 
Creating net with name:  bottom_real_28_a2f_bit19 
Creating net with name:  bottom_real_28_a2f_bit20 
Creating net with name:  bottom_real_28_a2f_bit21 
Creating net with name:  bottom_real_28_a2f_bit22 
Creating net with name:  bottom_real_28_a2f_bit23 
Creating net with name:  bottom_real_38_a2f_bit0 
Creating net with name:  bottom_real_38_a2f_bit1 
Creating net with name:  bottom_real_38_a2f_bit2 
Creating net with name:  bottom_real_38_a2f_bit3 
Creating net with name:  bottom_real_38_a2f_bit4 
Creating net with name:  bottom_real_38_a2f_bit5 
Creating net with name:  bottom_real_38_a2f_bit6 
Creating net with name:  bottom_real_38_a2f_bit7 
Creating net with name:  bottom_real_38_a2f_bit8 
Creating net with name:  bottom_real_38_a2f_bit9 
Creating net with name:  bottom_real_38_a2f_bit10 
Creating net with name:  bottom_real_38_a2f_bit11 
Creating net with name:  bottom_real_38_a2f_bit12 
Creating net with name:  bottom_real_38_a2f_bit13 
Creating net with name:  bottom_real_38_a2f_bit14 
Creating net with name:  bottom_real_38_a2f_bit15 
Creating net with name:  bottom_real_38_a2f_bit16 
Creating net with name:  bottom_real_38_a2f_bit17 
Creating net with name:  bottom_real_38_a2f_bit18 
Creating net with name:  bottom_real_38_a2f_bit19 
Creating net with name:  bottom_real_38_a2f_bit20 
Creating net with name:  bottom_real_38_a2f_bit21 
Creating net with name:  bottom_real_38_a2f_bit22 
Creating net with name:  bottom_real_38_a2f_bit23 
Creating net with name:  bottom_real_46_a2f_bit0 
Creating net with name:  bottom_real_46_a2f_bit1 
Creating net with name:  bottom_real_46_a2f_bit2 
Creating net with name:  bottom_real_46_a2f_bit3 
Creating net with name:  bottom_real_46_a2f_bit4 
Creating net with name:  bottom_real_46_a2f_bit5 
Creating net with name:  bottom_real_46_a2f_bit6 
Creating net with name:  bottom_real_46_a2f_bit7 
Creating net with name:  bottom_real_46_a2f_bit8 
Creating net with name:  bottom_real_46_a2f_bit9 
Creating net with name:  bottom_real_46_a2f_bit10 
Creating net with name:  bottom_real_46_a2f_bit11 
Creating net with name:  bottom_real_46_a2f_bit12 
Creating net with name:  bottom_real_46_a2f_bit13 
Creating net with name:  bottom_real_46_a2f_bit14 
Creating net with name:  bottom_real_46_a2f_bit15 
Creating net with name:  bottom_real_46_a2f_bit16 
Creating net with name:  bottom_real_46_a2f_bit17 
Creating net with name:  bottom_real_46_a2f_bit18 
Creating net with name:  bottom_real_46_a2f_bit19 
Creating net with name:  bottom_real_46_a2f_bit20 
Creating net with name:  bottom_real_46_a2f_bit21 
Creating net with name:  bottom_real_46_a2f_bit22 
Creating net with name:  bottom_real_46_a2f_bit23 
Creating net with name:  bottom_real_59_a2f_bit0 
Creating net with name:  bottom_real_59_a2f_bit1 
Creating net with name:  bottom_real_59_a2f_bit2 
Creating net with name:  bottom_real_59_a2f_bit3 
Creating net with name:  bottom_real_59_a2f_bit4 
Creating net with name:  bottom_real_59_a2f_bit5 
Creating net with name:  bottom_real_59_a2f_bit6 
Creating net with name:  bottom_real_59_a2f_bit7 
Creating net with name:  bottom_real_59_a2f_bit8 
Creating net with name:  bottom_real_59_a2f_bit9 
Creating net with name:  bottom_real_59_a2f_bit10 
Creating net with name:  bottom_real_59_a2f_bit11 
Creating net with name:  bottom_real_59_a2f_bit12 
Creating net with name:  bottom_real_59_a2f_bit13 
Creating net with name:  bottom_real_59_a2f_bit14 
Creating net with name:  bottom_real_59_a2f_bit15 
Creating net with name:  bottom_real_59_a2f_bit16 
Creating net with name:  bottom_real_59_a2f_bit17 
Creating net with name:  bottom_real_59_a2f_bit18 
Creating net with name:  bottom_real_59_a2f_bit19 
Creating net with name:  bottom_real_59_a2f_bit20 
Creating net with name:  bottom_real_59_a2f_bit21 
Creating net with name:  bottom_real_59_a2f_bit22 
Creating net with name:  bottom_real_59_a2f_bit23 
Creating net with name:  bottom_real_67_a2f_bit0 
Creating net with name:  bottom_real_67_a2f_bit1 
Creating net with name:  bottom_real_67_a2f_bit2 
Creating net with name:  bottom_real_67_a2f_bit3 
Creating net with name:  bottom_real_67_a2f_bit4 
Creating net with name:  bottom_real_67_a2f_bit5 
Creating net with name:  bottom_real_67_a2f_bit6 
Creating net with name:  bottom_real_67_a2f_bit7 
Creating net with name:  bottom_real_67_a2f_bit8 
Creating net with name:  bottom_real_67_a2f_bit9 
Creating net with name:  bottom_real_67_a2f_bit10 
Creating net with name:  bottom_real_67_a2f_bit11 
Creating net with name:  bottom_real_67_a2f_bit12 
Creating net with name:  bottom_real_67_a2f_bit13 
Creating net with name:  bottom_real_67_a2f_bit14 
Creating net with name:  bottom_real_67_a2f_bit15 
Creating net with name:  bottom_real_67_a2f_bit16 
Creating net with name:  bottom_real_67_a2f_bit17 
Creating net with name:  bottom_real_67_a2f_bit18 
Creating net with name:  bottom_real_67_a2f_bit19 
Creating net with name:  bottom_real_67_a2f_bit20 
Creating net with name:  bottom_real_67_a2f_bit21 
Creating net with name:  bottom_real_67_a2f_bit22 
Creating net with name:  bottom_real_67_a2f_bit23 
Creating net with name:  bottom_real_77_a2f_bit0 
Creating net with name:  bottom_real_77_a2f_bit1 
Creating net with name:  bottom_real_77_a2f_bit2 
Creating net with name:  bottom_real_77_a2f_bit3 
Creating net with name:  bottom_real_77_a2f_bit4 
Creating net with name:  bottom_real_77_a2f_bit5 
Creating net with name:  bottom_real_77_a2f_bit6 
Creating net with name:  bottom_real_77_a2f_bit7 
Creating net with name:  bottom_real_77_a2f_bit8 
Creating net with name:  bottom_real_77_a2f_bit9 
Creating net with name:  bottom_real_77_a2f_bit10 
Creating net with name:  bottom_real_77_a2f_bit11 
Creating net with name:  bottom_real_77_a2f_bit12 
Creating net with name:  bottom_real_77_a2f_bit13 
Creating net with name:  bottom_real_77_a2f_bit14 
Creating net with name:  bottom_real_77_a2f_bit15 
Creating net with name:  bottom_real_77_a2f_bit16 
Creating net with name:  bottom_real_77_a2f_bit17 
Creating net with name:  bottom_real_77_a2f_bit18 
Creating net with name:  bottom_real_77_a2f_bit19 
Creating net with name:  bottom_real_77_a2f_bit20 
Creating net with name:  bottom_real_77_a2f_bit21 
Creating net with name:  bottom_real_77_a2f_bit22 
Creating net with name:  bottom_real_77_a2f_bit23 
Creating net with name:  bottom_real_91_a2f_bit0 
Creating net with name:  bottom_real_91_a2f_bit1 
Creating net with name:  bottom_real_91_a2f_bit2 
Creating net with name:  bottom_real_91_a2f_bit3 
Creating net with name:  bottom_real_91_a2f_bit4 
Creating net with name:  bottom_real_91_a2f_bit5 
Creating net with name:  bottom_real_91_a2f_bit6 
Creating net with name:  bottom_real_91_a2f_bit7 
Creating net with name:  bottom_real_91_a2f_bit8 
Creating net with name:  bottom_real_91_a2f_bit9 
Creating net with name:  bottom_real_91_a2f_bit10 
Creating net with name:  bottom_real_91_a2f_bit11 
Creating net with name:  bottom_real_91_a2f_bit12 
Creating net with name:  bottom_real_91_a2f_bit13 
Creating net with name:  bottom_real_91_a2f_bit14 
Creating net with name:  bottom_real_91_a2f_bit15 
Creating net with name:  bottom_real_91_a2f_bit16 
Creating net with name:  bottom_real_91_a2f_bit17 
Creating net with name:  bottom_real_91_a2f_bit18 
Creating net with name:  bottom_real_91_a2f_bit19 
Creating net with name:  bottom_real_91_a2f_bit20 
Creating net with name:  bottom_real_91_a2f_bit21 
Creating net with name:  bottom_real_91_a2f_bit22 
Creating net with name:  bottom_real_91_a2f_bit23 
Creating net with name:  pll_LOCK_bit3 
Creating net with name:  pll_LOCK_bit2 
Creating net with name:  pll_LOCK_bit1 
Creating net with name:  pll_LOCK_bit0 
Creating net with name:  pll_FOUT_0_bit3 
Creating net with name:  pll_FOUT_0_bit2 
Creating net with name:  pll_FOUT_0_bit1 
Creating net with name:  pll_FOUT_0_bit0 
Creating net with name:  pll_FOUT_1_bit3 
Creating net with name:  pll_FOUT_1_bit2 
Creating net with name:  pll_FOUT_1_bit1 
Creating net with name:  pll_FOUT_1_bit0 
Creating net with name:  pll_FOUT_2_bit3 
Creating net with name:  pll_FOUT_2_bit2 
Creating net with name:  pll_FOUT_2_bit1 
Creating net with name:  pll_FOUT_2_bit0 
Creating net with name:  pll_FOUT_3_bit3 
Creating net with name:  pll_FOUT_3_bit2 
Creating net with name:  pll_FOUT_3_bit1 
Creating net with name:  pll_FOUT_3_bit0 
Creating net with name:  pll_FOUTVCO_bit3 
Creating net with name:  pll_FOUTVCO_bit2 
Creating net with name:  pll_FOUTVCO_bit1 
Creating net with name:  pll_FOUTVCO_bit0 
Creating net with name:  root_mux_left_clk_out_bit7 
Creating net with name:  root_mux_left_clk_out_bit6 
Creating net with name:  root_mux_left_clk_out_bit5 
Creating net with name:  root_mux_left_clk_out_bit4 
Creating net with name:  root_mux_left_clk_out_bit3 
Creating net with name:  root_mux_left_clk_out_bit2 
Creating net with name:  root_mux_left_clk_out_bit1 
Creating net with name:  root_mux_left_clk_out_bit0 
Creating net with name:  root_mux_right_clk_out_bit7 
Creating net with name:  root_mux_right_clk_out_bit6 
Creating net with name:  root_mux_right_clk_out_bit5 
Creating net with name:  root_mux_right_clk_out_bit4 
Creating net with name:  root_mux_right_clk_out_bit3 
Creating net with name:  root_mux_right_clk_out_bit2 
Creating net with name:  root_mux_right_clk_out_bit1 
Creating net with name:  root_mux_right_clk_out_bit0 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_0_root_core_clk_bit1 
Creating net with name:  hv_0_root_core_clk_bit0 
Creating net with name:  hv_1_root_core_clk_bit1 
Creating net with name:  hv_1_root_core_clk_bit0 
Creating net with name:  hv_0_root_cdr_clk_bit1 
Creating net with name:  hv_0_root_cdr_clk_bit0 
Creating net with name:  hv_1_root_cdr_clk_bit1 
Creating net with name:  hv_1_root_cdr_clk_bit0 
Creating net with name:  hv_rx_io_clk0_bit1 
Creating net with name:  hv_rx_io_clk0_bit0 
Creating net with name:  hv_rx_io_clk1_bit1 
Creating net with name:  hv_rx_io_clk1_bit0 
Creating net with name:  left_2_f2a_bit0 
Creating net with name:  left_2_f2a_bit1 
Creating net with name:  left_2_f2a_bit2 
Creating net with name:  left_2_f2a_bit3 
Creating net with name:  left_2_f2a_bit4 
Creating net with name:  left_2_f2a_bit5 
Creating net with name:  left_2_f2a_bit6 
Creating net with name:  left_2_f2a_bit7 
Creating net with name:  left_2_f2a_bit8 
Creating net with name:  left_2_f2a_bit9 
Creating net with name:  left_2_f2a_bit10 
Creating net with name:  left_2_f2a_bit11 
Creating net with name:  left_2_f2a_bit12 
Creating net with name:  left_2_f2a_bit13 
Creating net with name:  left_2_f2a_bit14 
Creating net with name:  left_2_f2a_bit15 
Creating net with name:  left_2_f2a_bit16 
Creating net with name:  left_2_f2a_bit17 
Creating net with name:  left_2_f2a_bit18 
Creating net with name:  left_2_f2a_bit19 
Creating net with name:  left_2_f2a_bit20 
Creating net with name:  left_2_f2a_bit21 
Creating net with name:  left_2_f2a_bit22 
Creating net with name:  left_2_f2a_bit23 
Creating net with name:  left_2_f2a_bit24 
Creating net with name:  left_2_f2a_bit25 
Creating net with name:  left_2_f2a_bit26 
Creating net with name:  left_2_f2a_bit27 
Creating net with name:  left_2_f2a_bit28 
Creating net with name:  left_2_f2a_bit29 
Creating net with name:  left_2_f2a_bit30 
Creating net with name:  left_2_f2a_bit31 
Creating net with name:  left_2_f2a_bit32 
Creating net with name:  left_2_f2a_bit33 
Creating net with name:  left_2_f2a_bit34 
Creating net with name:  left_2_f2a_bit35 
Creating net with name:  left_2_f2a_bit36 
Creating net with name:  left_2_f2a_bit37 
Creating net with name:  left_2_f2a_bit38 
Creating net with name:  left_2_f2a_bit39 
Creating net with name:  left_2_f2a_bit40 
Creating net with name:  left_2_f2a_bit41 
Creating net with name:  left_2_f2a_bit42 
Creating net with name:  left_2_f2a_bit43 
Creating net with name:  left_2_f2a_bit44 
Creating net with name:  left_2_f2a_bit45 
Creating net with name:  left_2_f2a_bit46 
Creating net with name:  left_2_f2a_bit47 
Creating net with name:  left_2_f2a_bit48 
Creating net with name:  left_3_f2a_bit0 
Creating net with name:  left_3_f2a_bit1 
Creating net with name:  left_3_f2a_bit2 
Creating net with name:  left_3_f2a_bit3 
Creating net with name:  left_3_f2a_bit4 
Creating net with name:  left_3_f2a_bit5 
Creating net with name:  left_3_f2a_bit6 
Creating net with name:  left_3_f2a_bit7 
Creating net with name:  left_3_f2a_bit8 
Creating net with name:  left_3_f2a_bit9 
Creating net with name:  left_3_f2a_bit10 
Creating net with name:  left_3_f2a_bit11 
Creating net with name:  left_3_f2a_bit12 
Creating net with name:  left_3_f2a_bit13 
Creating net with name:  left_3_f2a_bit14 
Creating net with name:  left_3_f2a_bit15 
Creating net with name:  left_3_f2a_bit16 
Creating net with name:  left_3_f2a_bit17 
Creating net with name:  left_3_f2a_bit18 
Creating net with name:  left_3_f2a_bit19 
Creating net with name:  left_3_f2a_bit20 
Creating net with name:  left_3_f2a_bit21 
Creating net with name:  left_3_f2a_bit22 
Creating net with name:  left_3_f2a_bit23 
Creating net with name:  left_3_f2a_bit24 
Creating net with name:  left_3_f2a_bit25 
Creating net with name:  left_3_f2a_bit26 
Creating net with name:  left_3_f2a_bit27 
Creating net with name:  left_3_f2a_bit28 
Creating net with name:  left_3_f2a_bit29 
Creating net with name:  left_3_f2a_bit30 
Creating net with name:  left_3_f2a_bit31 
Creating net with name:  left_3_f2a_bit32 
Creating net with name:  left_3_f2a_bit33 
Creating net with name:  left_3_f2a_bit34 
Creating net with name:  left_3_f2a_bit35 
Creating net with name:  left_3_f2a_bit36 
Creating net with name:  left_3_f2a_bit37 
Creating net with name:  left_3_f2a_bit38 
Creating net with name:  left_3_f2a_bit39 
Creating net with name:  left_3_f2a_bit40 
Creating net with name:  left_3_f2a_bit41 
Creating net with name:  left_3_f2a_bit42 
Creating net with name:  left_3_f2a_bit43 
Creating net with name:  left_3_f2a_bit44 
Creating net with name:  left_3_f2a_bit45 
Creating net with name:  left_3_f2a_bit46 
Creating net with name:  left_3_f2a_bit47 
Creating net with name:  left_3_f2a_bit48 
Creating net with name:  left_4_f2a_bit0 
Creating net with name:  left_4_f2a_bit1 
Creating net with name:  left_4_f2a_bit2 
Creating net with name:  left_4_f2a_bit3 
Creating net with name:  left_4_f2a_bit4 
Creating net with name:  left_4_f2a_bit5 
Creating net with name:  left_4_f2a_bit6 
Creating net with name:  left_4_f2a_bit7 
Creating net with name:  left_4_f2a_bit8 
Creating net with name:  left_4_f2a_bit9 
Creating net with name:  left_4_f2a_bit10 
Creating net with name:  left_4_f2a_bit11 
Creating net with name:  left_4_f2a_bit12 
Creating net with name:  left_4_f2a_bit13 
Creating net with name:  left_4_f2a_bit14 
Creating net with name:  left_4_f2a_bit15 
Creating net with name:  left_4_f2a_bit16 
Creating net with name:  left_4_f2a_bit17 
Creating net with name:  left_4_f2a_bit18 
Creating net with name:  left_4_f2a_bit19 
Creating net with name:  left_4_f2a_bit20 
Creating net with name:  left_4_f2a_bit21 
Creating net with name:  left_4_f2a_bit22 
Creating net with name:  left_4_f2a_bit23 
Creating net with name:  left_4_f2a_bit24 
Creating net with name:  left_4_f2a_bit25 
Creating net with name:  left_4_f2a_bit26 
Creating net with name:  left_4_f2a_bit27 
Creating net with name:  left_4_f2a_bit28 
Creating net with name:  left_4_f2a_bit29 
Creating net with name:  left_4_f2a_bit30 
Creating net with name:  left_4_f2a_bit31 
Creating net with name:  left_4_f2a_bit32 
Creating net with name:  left_4_f2a_bit33 
Creating net with name:  left_4_f2a_bit34 
Creating net with name:  left_4_f2a_bit35 
Creating net with name:  left_4_f2a_bit36 
Creating net with name:  left_4_f2a_bit37 
Creating net with name:  left_4_f2a_bit38 
Creating net with name:  left_4_f2a_bit39 
Creating net with name:  left_4_f2a_bit40 
Creating net with name:  left_4_f2a_bit41 
Creating net with name:  left_4_f2a_bit42 
Creating net with name:  left_4_f2a_bit43 
Creating net with name:  left_4_f2a_bit44 
Creating net with name:  left_4_f2a_bit45 
Creating net with name:  left_4_f2a_bit46 
Creating net with name:  left_4_f2a_bit47 
Creating net with name:  left_4_f2a_bit48 
Creating net with name:  left_5_f2a_bit0 
Creating net with name:  left_5_f2a_bit1 
Creating net with name:  left_5_f2a_bit2 
Creating net with name:  left_5_f2a_bit3 
Creating net with name:  left_5_f2a_bit4 
Creating net with name:  left_5_f2a_bit5 
Creating net with name:  left_5_f2a_bit6 
Creating net with name:  left_5_f2a_bit7 
Creating net with name:  left_5_f2a_bit8 
Creating net with name:  left_5_f2a_bit9 
Creating net with name:  left_5_f2a_bit10 
Creating net with name:  left_5_f2a_bit11 
Creating net with name:  left_5_f2a_bit12 
Creating net with name:  left_5_f2a_bit13 
Creating net with name:  left_5_f2a_bit14 
Creating net with name:  left_5_f2a_bit15 
Creating net with name:  left_5_f2a_bit16 
Creating net with name:  left_5_f2a_bit17 
Creating net with name:  left_5_f2a_bit18 
Creating net with name:  left_5_f2a_bit19 
Creating net with name:  left_5_f2a_bit20 
Creating net with name:  left_5_f2a_bit21 
Creating net with name:  left_5_f2a_bit22 
Creating net with name:  left_5_f2a_bit23 
Creating net with name:  left_5_f2a_bit24 
Creating net with name:  left_5_f2a_bit25 
Creating net with name:  left_5_f2a_bit26 
Creating net with name:  left_5_f2a_bit27 
Creating net with name:  left_5_f2a_bit28 
Creating net with name:  left_5_f2a_bit29 
Creating net with name:  left_5_f2a_bit30 
Creating net with name:  left_5_f2a_bit31 
Creating net with name:  left_5_f2a_bit32 
Creating net with name:  left_5_f2a_bit33 
Creating net with name:  left_5_f2a_bit34 
Creating net with name:  left_5_f2a_bit35 
Creating net with name:  left_5_f2a_bit36 
Creating net with name:  left_5_f2a_bit37 
Creating net with name:  left_5_f2a_bit38 
Creating net with name:  left_5_f2a_bit39 
Creating net with name:  left_5_f2a_bit40 
Creating net with name:  left_5_f2a_bit41 
Creating net with name:  left_5_f2a_bit42 
Creating net with name:  left_5_f2a_bit43 
Creating net with name:  left_5_f2a_bit44 
Creating net with name:  left_5_f2a_bit45 
Creating net with name:  left_5_f2a_bit46 
Creating net with name:  left_5_f2a_bit47 
Creating net with name:  left_5_f2a_bit48 
Creating net with name:  left_6_f2a_bit0 
Creating net with name:  left_6_f2a_bit1 
Creating net with name:  left_6_f2a_bit2 
Creating net with name:  left_6_f2a_bit3 
Creating net with name:  left_6_f2a_bit4 
Creating net with name:  left_6_f2a_bit5 
Creating net with name:  left_6_f2a_bit6 
Creating net with name:  left_6_f2a_bit7 
Creating net with name:  left_6_f2a_bit8 
Creating net with name:  left_6_f2a_bit9 
Creating net with name:  left_6_f2a_bit10 
Creating net with name:  left_6_f2a_bit11 
Creating net with name:  left_6_f2a_bit12 
Creating net with name:  left_6_f2a_bit13 
Creating net with name:  left_6_f2a_bit14 
Creating net with name:  left_6_f2a_bit15 
Creating net with name:  left_6_f2a_bit16 
Creating net with name:  left_6_f2a_bit17 
Creating net with name:  left_6_f2a_bit18 
Creating net with name:  left_6_f2a_bit19 
Creating net with name:  left_6_f2a_bit20 
Creating net with name:  left_6_f2a_bit21 
Creating net with name:  left_6_f2a_bit22 
Creating net with name:  left_6_f2a_bit23 
Creating net with name:  left_6_f2a_bit24 
Creating net with name:  left_6_f2a_bit25 
Creating net with name:  left_6_f2a_bit26 
Creating net with name:  left_6_f2a_bit27 
Creating net with name:  left_6_f2a_bit28 
Creating net with name:  left_6_f2a_bit29 
Creating net with name:  left_6_f2a_bit30 
Creating net with name:  left_6_f2a_bit31 
Creating net with name:  left_6_f2a_bit32 
Creating net with name:  left_6_f2a_bit33 
Creating net with name:  left_6_f2a_bit34 
Creating net with name:  left_6_f2a_bit35 
Creating net with name:  left_6_f2a_bit36 
Creating net with name:  left_6_f2a_bit37 
Creating net with name:  left_6_f2a_bit38 
Creating net with name:  left_6_f2a_bit39 
Creating net with name:  left_6_f2a_bit40 
Creating net with name:  left_6_f2a_bit41 
Creating net with name:  left_6_f2a_bit42 
Creating net with name:  left_6_f2a_bit43 
Creating net with name:  left_6_f2a_bit44 
Creating net with name:  left_6_f2a_bit45 
Creating net with name:  left_6_f2a_bit46 
Creating net with name:  left_6_f2a_bit47 
Creating net with name:  left_6_f2a_bit48 
Creating net with name:  left_7_f2a_bit0 
Creating net with name:  left_7_f2a_bit1 
Creating net with name:  left_7_f2a_bit2 
Creating net with name:  left_7_f2a_bit3 
Creating net with name:  left_7_f2a_bit4 
Creating net with name:  left_7_f2a_bit5 
Creating net with name:  left_7_f2a_bit6 
Creating net with name:  left_7_f2a_bit7 
Creating net with name:  left_7_f2a_bit8 
Creating net with name:  left_7_f2a_bit9 
Creating net with name:  left_7_f2a_bit10 
Creating net with name:  left_7_f2a_bit11 
Creating net with name:  left_7_f2a_bit12 
Creating net with name:  left_7_f2a_bit13 
Creating net with name:  left_7_f2a_bit14 
Creating net with name:  left_7_f2a_bit15 
Creating net with name:  left_7_f2a_bit16 
Creating net with name:  left_7_f2a_bit17 
Creating net with name:  left_7_f2a_bit18 
Creating net with name:  left_7_f2a_bit19 
Creating net with name:  left_7_f2a_bit20 
Creating net with name:  left_7_f2a_bit21 
Creating net with name:  left_7_f2a_bit22 
Creating net with name:  left_7_f2a_bit23 
Creating net with name:  left_7_f2a_bit24 
Creating net with name:  left_7_f2a_bit25 
Creating net with name:  left_7_f2a_bit26 
Creating net with name:  left_7_f2a_bit27 
Creating net with name:  left_7_f2a_bit28 
Creating net with name:  left_7_f2a_bit29 
Creating net with name:  left_7_f2a_bit30 
Creating net with name:  left_7_f2a_bit31 
Creating net with name:  left_7_f2a_bit32 
Creating net with name:  left_7_f2a_bit33 
Creating net with name:  left_7_f2a_bit34 
Creating net with name:  left_7_f2a_bit35 
Creating net with name:  left_7_f2a_bit36 
Creating net with name:  left_7_f2a_bit37 
Creating net with name:  left_7_f2a_bit38 
Creating net with name:  left_7_f2a_bit39 
Creating net with name:  left_7_f2a_bit40 
Creating net with name:  left_7_f2a_bit41 
Creating net with name:  left_7_f2a_bit42 
Creating net with name:  left_7_f2a_bit43 
Creating net with name:  left_7_f2a_bit44 
Creating net with name:  left_7_f2a_bit45 
Creating net with name:  left_7_f2a_bit46 
Creating net with name:  left_7_f2a_bit47 
Creating net with name:  left_7_f2a_bit48 
Creating net with name:  left_8_f2a_bit0 
Creating net with name:  left_8_f2a_bit1 
Creating net with name:  left_8_f2a_bit2 
Creating net with name:  left_8_f2a_bit3 
Creating net with name:  left_8_f2a_bit4 
Creating net with name:  left_8_f2a_bit5 
Creating net with name:  left_8_f2a_bit6 
Creating net with name:  left_8_f2a_bit7 
Creating net with name:  left_8_f2a_bit8 
Creating net with name:  left_8_f2a_bit9 
Creating net with name:  left_8_f2a_bit10 
Creating net with name:  left_8_f2a_bit11 
Creating net with name:  left_8_f2a_bit12 
Creating net with name:  left_8_f2a_bit13 
Creating net with name:  left_8_f2a_bit14 
Creating net with name:  left_8_f2a_bit15 
Creating net with name:  left_8_f2a_bit16 
Creating net with name:  left_8_f2a_bit17 
Creating net with name:  left_8_f2a_bit18 
Creating net with name:  left_8_f2a_bit19 
Creating net with name:  left_8_f2a_bit20 
Creating net with name:  left_8_f2a_bit21 
Creating net with name:  left_8_f2a_bit22 
Creating net with name:  left_8_f2a_bit23 
Creating net with name:  left_8_f2a_bit24 
Creating net with name:  left_8_f2a_bit25 
Creating net with name:  left_8_f2a_bit26 
Creating net with name:  left_8_f2a_bit27 
Creating net with name:  left_8_f2a_bit28 
Creating net with name:  left_8_f2a_bit29 
Creating net with name:  left_8_f2a_bit30 
Creating net with name:  left_8_f2a_bit31 
Creating net with name:  left_8_f2a_bit32 
Creating net with name:  left_8_f2a_bit33 
Creating net with name:  left_8_f2a_bit34 
Creating net with name:  left_8_f2a_bit35 
Creating net with name:  left_8_f2a_bit36 
Creating net with name:  left_8_f2a_bit37 
Creating net with name:  left_8_f2a_bit38 
Creating net with name:  left_8_f2a_bit39 
Creating net with name:  left_8_f2a_bit40 
Creating net with name:  left_8_f2a_bit41 
Creating net with name:  left_8_f2a_bit42 
Creating net with name:  left_8_f2a_bit43 
Creating net with name:  left_8_f2a_bit44 
Creating net with name:  left_8_f2a_bit45 
Creating net with name:  left_8_f2a_bit46 
Creating net with name:  left_8_f2a_bit47 
Creating net with name:  left_8_f2a_bit48 
Creating net with name:  left_2_a2f_bit0 
Creating net with name:  left_2_a2f_bit1 
Creating net with name:  left_2_a2f_bit2 
Creating net with name:  left_2_a2f_bit3 
Creating net with name:  left_2_a2f_bit4 
Creating net with name:  left_2_a2f_bit5 
Creating net with name:  left_2_a2f_bit6 
Creating net with name:  left_2_a2f_bit7 
Creating net with name:  left_2_a2f_bit8 
Creating net with name:  left_2_a2f_bit9 
Creating net with name:  left_2_a2f_bit10 
Creating net with name:  left_2_a2f_bit11 
Creating net with name:  left_2_a2f_bit12 
Creating net with name:  left_2_a2f_bit13 
Creating net with name:  left_2_a2f_bit14 
Creating net with name:  left_2_a2f_bit15 
Creating net with name:  left_2_a2f_bit16 
Creating net with name:  left_2_a2f_bit17 
Creating net with name:  left_2_a2f_bit18 
Creating net with name:  left_2_a2f_bit19 
Creating net with name:  left_2_a2f_bit20 
Creating net with name:  left_2_a2f_bit21 
Creating net with name:  left_2_a2f_bit22 
Creating net with name:  left_2_a2f_bit23 
Creating net with name:  left_3_a2f_bit0 
Creating net with name:  left_3_a2f_bit1 
Creating net with name:  left_3_a2f_bit2 
Creating net with name:  left_3_a2f_bit3 
Creating net with name:  left_3_a2f_bit4 
Creating net with name:  left_3_a2f_bit5 
Creating net with name:  left_3_a2f_bit6 
Creating net with name:  left_3_a2f_bit7 
Creating net with name:  left_3_a2f_bit8 
Creating net with name:  left_3_a2f_bit9 
Creating net with name:  left_3_a2f_bit10 
Creating net with name:  left_3_a2f_bit11 
Creating net with name:  left_3_a2f_bit12 
Creating net with name:  left_3_a2f_bit13 
Creating net with name:  left_3_a2f_bit14 
Creating net with name:  left_3_a2f_bit15 
Creating net with name:  left_3_a2f_bit16 
Creating net with name:  left_3_a2f_bit17 
Creating net with name:  left_3_a2f_bit18 
Creating net with name:  left_3_a2f_bit19 
Creating net with name:  left_3_a2f_bit20 
Creating net with name:  left_3_a2f_bit21 
Creating net with name:  left_3_a2f_bit22 
Creating net with name:  left_3_a2f_bit23 
Creating net with name:  left_4_a2f_bit0 
Creating net with name:  left_4_a2f_bit1 
Creating net with name:  left_4_a2f_bit2 
Creating net with name:  left_4_a2f_bit3 
Creating net with name:  left_4_a2f_bit4 
Creating net with name:  left_4_a2f_bit5 
Creating net with name:  left_4_a2f_bit6 
Creating net with name:  left_4_a2f_bit7 
Creating net with name:  left_4_a2f_bit8 
Creating net with name:  left_4_a2f_bit9 
Creating net with name:  left_4_a2f_bit10 
Creating net with name:  left_4_a2f_bit11 
Creating net with name:  left_4_a2f_bit12 
Creating net with name:  left_4_a2f_bit13 
Creating net with name:  left_4_a2f_bit14 
Creating net with name:  left_4_a2f_bit15 
Creating net with name:  left_4_a2f_bit16 
Creating net with name:  left_4_a2f_bit17 
Creating net with name:  left_4_a2f_bit18 
Creating net with name:  left_4_a2f_bit19 
Creating net with name:  left_4_a2f_bit20 
Creating net with name:  left_4_a2f_bit21 
Creating net with name:  left_4_a2f_bit22 
Creating net with name:  left_4_a2f_bit23 
Creating net with name:  left_5_a2f_bit0 
Creating net with name:  left_5_a2f_bit1 
Creating net with name:  left_5_a2f_bit2 
Creating net with name:  left_5_a2f_bit3 
Creating net with name:  left_5_a2f_bit4 
Creating net with name:  left_5_a2f_bit5 
Creating net with name:  left_5_a2f_bit6 
Creating net with name:  left_5_a2f_bit7 
Creating net with name:  left_5_a2f_bit8 
Creating net with name:  left_5_a2f_bit9 
Creating net with name:  left_5_a2f_bit10 
Creating net with name:  left_5_a2f_bit11 
Creating net with name:  left_5_a2f_bit12 
Creating net with name:  left_5_a2f_bit13 
Creating net with name:  left_5_a2f_bit14 
Creating net with name:  left_5_a2f_bit15 
Creating net with name:  left_5_a2f_bit16 
Creating net with name:  left_5_a2f_bit17 
Creating net with name:  left_5_a2f_bit18 
Creating net with name:  left_5_a2f_bit19 
Creating net with name:  left_5_a2f_bit20 
Creating net with name:  left_5_a2f_bit21 
Creating net with name:  left_5_a2f_bit22 
Creating net with name:  left_5_a2f_bit23 
Creating net with name:  left_6_a2f_bit0 
Creating net with name:  left_6_a2f_bit1 
Creating net with name:  left_6_a2f_bit2 
Creating net with name:  left_6_a2f_bit3 
Creating net with name:  left_6_a2f_bit4 
Creating net with name:  left_6_a2f_bit5 
Creating net with name:  left_6_a2f_bit6 
Creating net with name:  left_6_a2f_bit7 
Creating net with name:  left_6_a2f_bit8 
Creating net with name:  left_6_a2f_bit9 
Creating net with name:  left_6_a2f_bit10 
Creating net with name:  left_6_a2f_bit11 
Creating net with name:  left_6_a2f_bit12 
Creating net with name:  left_6_a2f_bit13 
Creating net with name:  left_6_a2f_bit14 
Creating net with name:  left_6_a2f_bit15 
Creating net with name:  left_6_a2f_bit16 
Creating net with name:  left_6_a2f_bit17 
Creating net with name:  left_6_a2f_bit18 
Creating net with name:  left_6_a2f_bit19 
Creating net with name:  left_6_a2f_bit20 
Creating net with name:  left_6_a2f_bit21 
Creating net with name:  left_6_a2f_bit22 
Creating net with name:  left_6_a2f_bit23 
Creating net with name:  left_7_a2f_bit0 
Creating net with name:  left_7_a2f_bit1 
Creating net with name:  left_7_a2f_bit2 
Creating net with name:  left_7_a2f_bit3 
Creating net with name:  left_7_a2f_bit4 
Creating net with name:  left_7_a2f_bit5 
Creating net with name:  left_7_a2f_bit6 
Creating net with name:  left_7_a2f_bit7 
Creating net with name:  left_7_a2f_bit8 
Creating net with name:  left_7_a2f_bit9 
Creating net with name:  left_7_a2f_bit10 
Creating net with name:  left_7_a2f_bit11 
Creating net with name:  left_7_a2f_bit12 
Creating net with name:  left_7_a2f_bit13 
Creating net with name:  left_7_a2f_bit14 
Creating net with name:  left_7_a2f_bit15 
Creating net with name:  left_7_a2f_bit16 
Creating net with name:  left_7_a2f_bit17 
Creating net with name:  left_7_a2f_bit18 
Creating net with name:  left_7_a2f_bit19 
Creating net with name:  left_7_a2f_bit20 
Creating net with name:  left_7_a2f_bit21 
Creating net with name:  left_7_a2f_bit22 
Creating net with name:  left_7_a2f_bit23 
Creating net with name:  left_8_a2f_bit0 
Creating net with name:  left_8_a2f_bit1 
Creating net with name:  left_8_a2f_bit2 
Creating net with name:  left_8_a2f_bit3 
Creating net with name:  left_8_a2f_bit4 
Creating net with name:  left_8_a2f_bit5 
Creating net with name:  left_8_a2f_bit6 
Creating net with name:  left_8_a2f_bit7 
Creating net with name:  left_8_a2f_bit8 
Creating net with name:  left_8_a2f_bit9 
Creating net with name:  left_8_a2f_bit10 
Creating net with name:  left_8_a2f_bit11 
Creating net with name:  left_8_a2f_bit12 
Creating net with name:  left_8_a2f_bit13 
Creating net with name:  left_8_a2f_bit14 
Creating net with name:  left_8_a2f_bit15 
Creating net with name:  left_8_a2f_bit16 
Creating net with name:  left_8_a2f_bit17 
Creating net with name:  left_8_a2f_bit18 
Creating net with name:  left_8_a2f_bit19 
Creating net with name:  left_8_a2f_bit20 
Creating net with name:  left_8_a2f_bit21 
Creating net with name:  left_8_a2f_bit22 
Creating net with name:  left_8_a2f_bit23 
Creating net with name:  system_reset_n 
Creating net with name:  cfg_done 
Creating net with name:  hv_0_root_core_clk_bit1 
Creating net with name:  hv_0_root_core_clk_bit0 
Creating net with name:  hv_1_root_core_clk_bit1 
Creating net with name:  hv_1_root_core_clk_bit0 
Creating net with name:  hv_0_root_cdr_clk_bit1 
Creating net with name:  hv_0_root_cdr_clk_bit0 
Creating net with name:  hv_1_root_cdr_clk_bit1 
Creating net with name:  hv_1_root_cdr_clk_bit0 
Creating net with name:  hv_rx_io_clk0_bit1 
Creating net with name:  hv_rx_io_clk0_bit0 
Creating net with name:  hv_rx_io_clk1_bit1 
Creating net with name:  hv_rx_io_clk1_bit0 
Creating net with name:  left_2_f2a_bit0 
Creating net with name:  left_2_f2a_bit1 
Creating net with name:  left_2_f2a_bit2 
Creating net with name:  left_2_f2a_bit3 
Creating net with name:  left_2_f2a_bit4 
Creating net with name:  left_2_f2a_bit5 
Creating net with name:  left_2_f2a_bit6 
Creating net with name:  left_2_f2a_bit7 
Creating net with name:  left_2_f2a_bit8 
Creating net with name:  left_2_f2a_bit9 
Creating net with name:  left_2_f2a_bit10 
Creating net with name:  left_2_f2a_bit11 
Creating net with name:  left_2_f2a_bit12 
Creating net with name:  left_2_f2a_bit13 
Creating net with name:  left_2_f2a_bit14 
Creating net with name:  left_2_f2a_bit15 
Creating net with name:  left_2_f2a_bit16 
Creating net with name:  left_2_f2a_bit17 
Creating net with name:  left_2_f2a_bit18 
Creating net with name:  left_2_f2a_bit19 
Creating net with name:  left_2_f2a_bit20 
Creating net with name:  left_2_f2a_bit21 
Creating net with name:  left_2_f2a_bit22 
Creating net with name:  left_2_f2a_bit23 
Creating net with name:  left_2_f2a_bit24 
Creating net with name:  left_2_f2a_bit25 
Creating net with name:  left_2_f2a_bit26 
Creating net with name:  left_2_f2a_bit27 
Creating net with name:  left_2_f2a_bit28 
Creating net with name:  left_2_f2a_bit29 
Creating net with name:  left_2_f2a_bit30 
Creating net with name:  left_2_f2a_bit31 
Creating net with name:  left_2_f2a_bit32 
Creating net with name:  left_2_f2a_bit33 
Creating net with name:  left_2_f2a_bit34 
Creating net with name:  left_2_f2a_bit35 
Creating net with name:  left_2_f2a_bit36 
Creating net with name:  left_2_f2a_bit37 
Creating net with name:  left_2_f2a_bit38 
Creating net with name:  left_2_f2a_bit39 
Creating net with name:  left_2_f2a_bit40 
Creating net with name:  left_2_f2a_bit41 
Creating net with name:  left_2_f2a_bit42 
Creating net with name:  left_2_f2a_bit43 
Creating net with name:  left_2_f2a_bit44 
Creating net with name:  left_2_f2a_bit45 
Creating net with name:  left_2_f2a_bit46 
Creating net with name:  left_2_f2a_bit47 
Creating net with name:  left_2_f2a_bit48 
Creating net with name:  left_3_f2a_bit0 
Creating net with name:  left_3_f2a_bit1 
Creating net with name:  left_3_f2a_bit2 
Creating net with name:  left_3_f2a_bit3 
Creating net with name:  left_3_f2a_bit4 
Creating net with name:  left_3_f2a_bit5 
Creating net with name:  left_3_f2a_bit6 
Creating net with name:  left_3_f2a_bit7 
Creating net with name:  left_3_f2a_bit8 
Creating net with name:  left_3_f2a_bit9 
Creating net with name:  left_3_f2a_bit10 
Creating net with name:  left_3_f2a_bit11 
Creating net with name:  left_3_f2a_bit12 
Creating net with name:  left_3_f2a_bit13 
Creating net with name:  left_3_f2a_bit14 
Creating net with name:  left_3_f2a_bit15 
Creating net with name:  left_3_f2a_bit16 
Creating net with name:  left_3_f2a_bit17 
Creating net with name:  left_3_f2a_bit18 
Creating net with name:  left_3_f2a_bit19 
Creating net with name:  left_3_f2a_bit20 
Creating net with name:  left_3_f2a_bit21 
Creating net with name:  left_3_f2a_bit22 
Creating net with name:  left_3_f2a_bit23 
Creating net with name:  left_3_f2a_bit24 
Creating net with name:  left_3_f2a_bit25 
Creating net with name:  left_3_f2a_bit26 
Creating net with name:  left_3_f2a_bit27 
Creating net with name:  left_3_f2a_bit28 
Creating net with name:  left_3_f2a_bit29 
Creating net with name:  left_3_f2a_bit30 
Creating net with name:  left_3_f2a_bit31 
Creating net with name:  left_3_f2a_bit32 
Creating net with name:  left_3_f2a_bit33 
Creating net with name:  left_3_f2a_bit34 
Creating net with name:  left_3_f2a_bit35 
Creating net with name:  left_3_f2a_bit36 
Creating net with name:  left_3_f2a_bit37 
Creating net with name:  left_3_f2a_bit38 
Creating net with name:  left_3_f2a_bit39 
Creating net with name:  left_3_f2a_bit40 
Creating net with name:  left_3_f2a_bit41 
Creating net with name:  left_3_f2a_bit42 
Creating net with name:  left_3_f2a_bit43 
Creating net with name:  left_3_f2a_bit44 
Creating net with name:  left_3_f2a_bit45 
Creating net with name:  left_3_f2a_bit46 
Creating net with name:  left_3_f2a_bit47 
Creating net with name:  left_3_f2a_bit48 
Creating net with name:  left_4_f2a_bit0 
Creating net with name:  left_4_f2a_bit1 
Creating net with name:  left_4_f2a_bit2 
Creating net with name:  left_4_f2a_bit3 
Creating net with name:  left_4_f2a_bit4 
Creating net with name:  left_4_f2a_bit5 
Creating net with name:  left_4_f2a_bit6 
Creating net with name:  left_4_f2a_bit7 
Creating net with name:  left_4_f2a_bit8 
Creating net with name:  left_4_f2a_bit9 
Creating net with name:  left_4_f2a_bit10 
Creating net with name:  left_4_f2a_bit11 
Creating net with name:  left_4_f2a_bit12 
Creating net with name:  left_4_f2a_bit13 
Creating net with name:  left_4_f2a_bit14 
Creating net with name:  left_4_f2a_bit15 
Creating net with name:  left_4_f2a_bit16 
Creating net with name:  left_4_f2a_bit17 
Creating net with name:  left_4_f2a_bit18 
Creating net with name:  left_4_f2a_bit19 
Creating net with name:  left_4_f2a_bit20 
Creating net with name:  left_4_f2a_bit21 
Creating net with name:  left_4_f2a_bit22 
Creating net with name:  left_4_f2a_bit23 
Creating net with name:  left_4_f2a_bit24 
Creating net with name:  left_4_f2a_bit25 
Creating net with name:  left_4_f2a_bit26 
Creating net with name:  left_4_f2a_bit27 
Creating net with name:  left_4_f2a_bit28 
Creating net with name:  left_4_f2a_bit29 
Creating net with name:  left_4_f2a_bit30 
Creating net with name:  left_4_f2a_bit31 
Creating net with name:  left_4_f2a_bit32 
Creating net with name:  left_4_f2a_bit33 
Creating net with name:  left_4_f2a_bit34 
Creating net with name:  left_4_f2a_bit35 
Creating net with name:  left_4_f2a_bit36 
Creating net with name:  left_4_f2a_bit37 
Creating net with name:  left_4_f2a_bit38 
Creating net with name:  left_4_f2a_bit39 
Creating net with name:  left_4_f2a_bit40 
Creating net with name:  left_4_f2a_bit41 
Creating net with name:  left_4_f2a_bit42 
Creating net with name:  left_4_f2a_bit43 
Creating net with name:  left_4_f2a_bit44 
Creating net with name:  left_4_f2a_bit45 
Creating net with name:  left_4_f2a_bit46 
Creating net with name:  left_4_f2a_bit47 
Creating net with name:  left_4_f2a_bit48 
Creating net with name:  left_5_f2a_bit0 
Creating net with name:  left_5_f2a_bit1 
Creating net with name:  left_5_f2a_bit2 
Creating net with name:  left_5_f2a_bit3 
Creating net with name:  left_5_f2a_bit4 
Creating net with name:  left_5_f2a_bit5 
Creating net with name:  left_5_f2a_bit6 
Creating net with name:  left_5_f2a_bit7 
Creating net with name:  left_5_f2a_bit8 
Creating net with name:  left_5_f2a_bit9 
Creating net with name:  left_5_f2a_bit10 
Creating net with name:  left_5_f2a_bit11 
Creating net with name:  left_5_f2a_bit12 
Creating net with name:  left_5_f2a_bit13 
Creating net with name:  left_5_f2a_bit14 
Creating net with name:  left_5_f2a_bit15 
Creating net with name:  left_5_f2a_bit16 
Creating net with name:  left_5_f2a_bit17 
Creating net with name:  left_5_f2a_bit18 
Creating net with name:  left_5_f2a_bit19 
Creating net with name:  left_5_f2a_bit20 
Creating net with name:  left_5_f2a_bit21 
Creating net with name:  left_5_f2a_bit22 
Creating net with name:  left_5_f2a_bit23 
Creating net with name:  left_5_f2a_bit24 
Creating net with name:  left_5_f2a_bit25 
Creating net with name:  left_5_f2a_bit26 
Creating net with name:  left_5_f2a_bit27 
Creating net with name:  left_5_f2a_bit28 
Creating net with name:  left_5_f2a_bit29 
Creating net with name:  left_5_f2a_bit30 
Creating net with name:  left_5_f2a_bit31 
Creating net with name:  left_5_f2a_bit32 
Creating net with name:  left_5_f2a_bit33 
Creating net with name:  left_5_f2a_bit34 
Creating net with name:  left_5_f2a_bit35 
Creating net with name:  left_5_f2a_bit36 
Creating net with name:  left_5_f2a_bit37 
Creating net with name:  left_5_f2a_bit38 
Creating net with name:  left_5_f2a_bit39 
Creating net with name:  left_5_f2a_bit40 
Creating net with name:  left_5_f2a_bit41 
Creating net with name:  left_5_f2a_bit42 
Creating net with name:  left_5_f2a_bit43 
Creating net with name:  left_5_f2a_bit44 
Creating net with name:  left_5_f2a_bit45 
Creating net with name:  left_5_f2a_bit46 
Creating net with name:  left_5_f2a_bit47 
Creating net with name:  left_5_f2a_bit48 
Creating net with name:  left_6_f2a_bit0 
Creating net with name:  left_6_f2a_bit1 
Creating net with name:  left_6_f2a_bit2 
Creating net with name:  left_6_f2a_bit3 
Creating net with name:  left_6_f2a_bit4 
Creating net with name:  left_6_f2a_bit5 
Creating net with name:  left_6_f2a_bit6 
Creating net with name:  left_6_f2a_bit7 
Creating net with name:  left_6_f2a_bit8 
Creating net with name:  left_6_f2a_bit9 
Creating net with name:  left_6_f2a_bit10 
Creating net with name:  left_6_f2a_bit11 
Creating net with name:  left_6_f2a_bit12 
Creating net with name:  left_6_f2a_bit13 
Creating net with name:  left_6_f2a_bit14 
Creating net with name:  left_6_f2a_bit15 
Creating net with name:  left_6_f2a_bit16 
Creating net with name:  left_6_f2a_bit17 
Creating net with name:  left_6_f2a_bit18 
Creating net with name:  left_6_f2a_bit19 
Creating net with name:  left_6_f2a_bit20 
Creating net with name:  left_6_f2a_bit21 
Creating net with name:  left_6_f2a_bit22 
Creating net with name:  left_6_f2a_bit23 
Creating net with name:  left_6_f2a_bit24 
Creating net with name:  left_6_f2a_bit25 
Creating net with name:  left_6_f2a_bit26 
Creating net with name:  left_6_f2a_bit27 
Creating net with name:  left_6_f2a_bit28 
Creating net with name:  left_6_f2a_bit29 
Creating net with name:  left_6_f2a_bit30 
Creating net with name:  left_6_f2a_bit31 
Creating net with name:  left_6_f2a_bit32 
Creating net with name:  left_6_f2a_bit33 
Creating net with name:  left_6_f2a_bit34 
Creating net with name:  left_6_f2a_bit35 
Creating net with name:  left_6_f2a_bit36 
Creating net with name:  left_6_f2a_bit37 
Creating net with name:  left_6_f2a_bit38 
Creating net with name:  left_6_f2a_bit39 
Creating net with name:  left_6_f2a_bit40 
Creating net with name:  left_6_f2a_bit41 
Creating net with name:  left_6_f2a_bit42 
Creating net with name:  left_6_f2a_bit43 
Creating net with name:  left_6_f2a_bit44 
Creating net with name:  left_6_f2a_bit45 
Creating net with name:  left_6_f2a_bit46 
Creating net with name:  left_6_f2a_bit47 
Creating net with name:  left_6_f2a_bit48 
Creating net with name:  left_7_f2a_bit0 
Creating net with name:  left_7_f2a_bit1 
Creating net with name:  left_7_f2a_bit2 
Creating net with name:  left_7_f2a_bit3 
Creating net with name:  left_7_f2a_bit4 
Creating net with name:  left_7_f2a_bit5 
Creating net with name:  left_7_f2a_bit6 
Creating net with name:  left_7_f2a_bit7 
Creating net with name:  left_7_f2a_bit8 
Creating net with name:  left_7_f2a_bit9 
Creating net with name:  left_7_f2a_bit10 
Creating net with name:  left_7_f2a_bit11 
Creating net with name:  left_7_f2a_bit12 
Creating net with name:  left_7_f2a_bit13 
Creating net with name:  left_7_f2a_bit14 
Creating net with name:  left_7_f2a_bit15 
Creating net with name:  left_7_f2a_bit16 
Creating net with name:  left_7_f2a_bit17 
Creating net with name:  left_7_f2a_bit18 
Creating net with name:  left_7_f2a_bit19 
Creating net with name:  left_7_f2a_bit20 
Creating net with name:  left_7_f2a_bit21 
Creating net with name:  left_7_f2a_bit22 
Creating net with name:  left_7_f2a_bit23 
Creating net with name:  left_7_f2a_bit24 
Creating net with name:  left_7_f2a_bit25 
Creating net with name:  left_7_f2a_bit26 
Creating net with name:  left_7_f2a_bit27 
Creating net with name:  left_7_f2a_bit28 
Creating net with name:  left_7_f2a_bit29 
Creating net with name:  left_7_f2a_bit30 
Creating net with name:  left_7_f2a_bit31 
Creating net with name:  left_7_f2a_bit32 
Creating net with name:  left_7_f2a_bit33 
Creating net with name:  left_7_f2a_bit34 
Creating net with name:  left_7_f2a_bit35 
Creating net with name:  left_7_f2a_bit36 
Creating net with name:  left_7_f2a_bit37 
Creating net with name:  left_7_f2a_bit38 
Creating net with name:  left_7_f2a_bit39 
Creating net with name:  left_7_f2a_bit40 
Creating net with name:  left_7_f2a_bit41 
Creating net with name:  left_7_f2a_bit42 
Creating net with name:  left_7_f2a_bit43 
Creating net with name:  left_7_f2a_bit44 
Creating net with name:  left_7_f2a_bit45 
Creating net with name:  left_7_f2a_bit46 
Creating net with name:  left_7_f2a_bit47 
Creating net with name:  left_7_f2a_bit48 
Creating net with name:  left_8_f2a_bit0 
Creating net with name:  left_8_f2a_bit1 
Creating net with name:  left_8_f2a_bit2 
Creating net with name:  left_8_f2a_bit3 
Creating net with name:  left_8_f2a_bit4 
Creating net with name:  left_8_f2a_bit5 
Creating net with name:  left_8_f2a_bit6 
Creating net with name:  left_8_f2a_bit7 
Creating net with name:  left_8_f2a_bit8 
Creating net with name:  left_8_f2a_bit9 
Creating net with name:  left_8_f2a_bit10 
Creating net with name:  left_8_f2a_bit11 
Creating net with name:  left_8_f2a_bit12 
Creating net with name:  left_8_f2a_bit13 
Creating net with name:  left_8_f2a_bit14 
Creating net with name:  left_8_f2a_bit15 
Creating net with name:  left_8_f2a_bit16 
Creating net with name:  left_8_f2a_bit17 
Creating net with name:  left_8_f2a_bit18 
Creating net with name:  left_8_f2a_bit19 
Creating net with name:  left_8_f2a_bit20 
Creating net with name:  left_8_f2a_bit21 
Creating net with name:  left_8_f2a_bit22 
Creating net with name:  left_8_f2a_bit23 
Creating net with name:  left_8_f2a_bit24 
Creating net with name:  left_8_f2a_bit25 
Creating net with name:  left_8_f2a_bit26 
Creating net with name:  left_8_f2a_bit27 
Creating net with name:  left_8_f2a_bit28 
Creating net with name:  left_8_f2a_bit29 
Creating net with name:  left_8_f2a_bit30 
Creating net with name:  left_8_f2a_bit31 
Creating net with name:  left_8_f2a_bit32 
Creating net with name:  left_8_f2a_bit33 
Creating net with name:  left_8_f2a_bit34 
Creating net with name:  left_8_f2a_bit35 
Creating net with name:  left_8_f2a_bit36 
Creating net with name:  left_8_f2a_bit37 
Creating net with name:  left_8_f2a_bit38 
Creating net with name:  left_8_f2a_bit39 
Creating net with name:  left_8_f2a_bit40 
Creating net with name:  left_8_f2a_bit41 
Creating net with name:  left_8_f2a_bit42 
Creating net with name:  left_8_f2a_bit43 
Creating net with name:  left_8_f2a_bit44 
Creating net with name:  left_8_f2a_bit45 
Creating net with name:  left_8_f2a_bit46 
Creating net with name:  left_8_f2a_bit47 
Creating net with name:  left_8_f2a_bit48 
Creating net with name:  left_2_a2f_bit0 
Creating net with name:  left_2_a2f_bit1 
Creating net with name:  left_2_a2f_bit2 
Creating net with name:  left_2_a2f_bit3 
Creating net with name:  left_2_a2f_bit4 
Creating net with name:  left_2_a2f_bit5 
Creating net with name:  left_2_a2f_bit6 
Creating net with name:  left_2_a2f_bit7 
Creating net with name:  left_2_a2f_bit8 
Creating net with name:  left_2_a2f_bit9 
Creating net with name:  left_2_a2f_bit10 
Creating net with name:  left_2_a2f_bit11 
Creating net with name:  left_2_a2f_bit12 
Creating net with name:  left_2_a2f_bit13 
Creating net with name:  left_2_a2f_bit14 
Creating net with name:  left_2_a2f_bit15 
Creating net with name:  left_2_a2f_bit16 
Creating net with name:  left_2_a2f_bit17 
Creating net with name:  left_2_a2f_bit18 
Creating net with name:  left_2_a2f_bit19 
Creating net with name:  left_2_a2f_bit20 
Creating net with name:  left_2_a2f_bit21 
Creating net with name:  left_2_a2f_bit22 
Creating net with name:  left_2_a2f_bit23 
Creating net with name:  left_3_a2f_bit0 
Creating net with name:  left_3_a2f_bit1 
Creating net with name:  left_3_a2f_bit2 
Creating net with name:  left_3_a2f_bit3 
Creating net with name:  left_3_a2f_bit4 
Creating net with name:  left_3_a2f_bit5 
Creating net with name:  left_3_a2f_bit6 
Creating net with name:  left_3_a2f_bit7 
Creating net with name:  left_3_a2f_bit8 
Creating net with name:  left_3_a2f_bit9 
Creating net with name:  left_3_a2f_bit10 
Creating net with name:  left_3_a2f_bit11 
Creating net with name:  left_3_a2f_bit12 
Creating net with name:  left_3_a2f_bit13 
Creating net with name:  left_3_a2f_bit14 
Creating net with name:  left_3_a2f_bit15 
Creating net with name:  left_3_a2f_bit16 
Creating net with name:  left_3_a2f_bit17 
Creating net with name:  left_3_a2f_bit18 
Creating net with name:  left_3_a2f_bit19 
Creating net with name:  left_3_a2f_bit20 
Creating net with name:  left_3_a2f_bit21 
Creating net with name:  left_3_a2f_bit22 
Creating net with name:  left_3_a2f_bit23 
Creating net with name:  left_4_a2f_bit0 
Creating net with name:  left_4_a2f_bit1 
Creating net with name:  left_4_a2f_bit2 
Creating net with name:  left_4_a2f_bit3 
Creating net with name:  left_4_a2f_bit4 
Creating net with name:  left_4_a2f_bit5 
Creating net with name:  left_4_a2f_bit6 
Creating net with name:  left_4_a2f_bit7 
Creating net with name:  left_4_a2f_bit8 
Creating net with name:  left_4_a2f_bit9 
Creating net with name:  left_4_a2f_bit10 
Creating net with name:  left_4_a2f_bit11 
Creating net with name:  left_4_a2f_bit12 
Creating net with name:  left_4_a2f_bit13 
Creating net with name:  left_4_a2f_bit14 
Creating net with name:  left_4_a2f_bit15 
Creating net with name:  left_4_a2f_bit16 
Creating net with name:  left_4_a2f_bit17 
Creating net with name:  left_4_a2f_bit18 
Creating net with name:  left_4_a2f_bit19 
Creating net with name:  left_4_a2f_bit20 
Creating net with name:  left_4_a2f_bit21 
Creating net with name:  left_4_a2f_bit22 
Creating net with name:  left_4_a2f_bit23 
Creating net with name:  left_5_a2f_bit0 
Creating net with name:  left_5_a2f_bit1 
Creating net with name:  left_5_a2f_bit2 
Creating net with name:  left_5_a2f_bit3 
Creating net with name:  left_5_a2f_bit4 
Creating net with name:  left_5_a2f_bit5 
Creating net with name:  left_5_a2f_bit6 
Creating net with name:  left_5_a2f_bit7 
Creating net with name:  left_5_a2f_bit8 
Creating net with name:  left_5_a2f_bit9 
Creating net with name:  left_5_a2f_bit10 
Creating net with name:  left_5_a2f_bit11 
Creating net with name:  left_5_a2f_bit12 
Creating net with name:  left_5_a2f_bit13 
Creating net with name:  left_5_a2f_bit14 
Creating net with name:  left_5_a2f_bit15 
Creating net with name:  left_5_a2f_bit16 
Creating net with name:  left_5_a2f_bit17 
Creating net with name:  left_5_a2f_bit18 
Creating net with name:  left_5_a2f_bit19 
Creating net with name:  left_5_a2f_bit20 
Creating net with name:  left_5_a2f_bit21 
Creating net with name:  left_5_a2f_bit22 
Creating net with name:  left_5_a2f_bit23 
Creating net with name:  left_6_a2f_bit0 
Creating net with name:  left_6_a2f_bit1 
Creating net with name:  left_6_a2f_bit2 
Creating net with name:  left_6_a2f_bit3 
Creating net with name:  left_6_a2f_bit4 
Creating net with name:  left_6_a2f_bit5 
Creating net with name:  left_6_a2f_bit6 
Creating net with name:  left_6_a2f_bit7 
Creating net with name:  left_6_a2f_bit8 
Creating net with name:  left_6_a2f_bit9 
Creating net with name:  left_6_a2f_bit10 
Creating net with name:  left_6_a2f_bit11 
Creating net with name:  left_6_a2f_bit12 
Creating net with name:  left_6_a2f_bit13 
Creating net with name:  left_6_a2f_bit14 
Creating net with name:  left_6_a2f_bit15 
Creating net with name:  left_6_a2f_bit16 
Creating net with name:  left_6_a2f_bit17 
Creating net with name:  left_6_a2f_bit18 
Creating net with name:  left_6_a2f_bit19 
Creating net with name:  left_6_a2f_bit20 
Creating net with name:  left_6_a2f_bit21 
Creating net with name:  left_6_a2f_bit22 
Creating net with name:  left_6_a2f_bit23 
Creating net with name:  left_7_a2f_bit0 
Creating net with name:  left_7_a2f_bit1 
Creating net with name:  left_7_a2f_bit2 
Creating net with name:  left_7_a2f_bit3 
Creating net with name:  left_7_a2f_bit4 
Creating net with name:  left_7_a2f_bit5 
Creating net with name:  left_7_a2f_bit6 
Creating net with name:  left_7_a2f_bit7 
Creating net with name:  left_7_a2f_bit8 
Creating net with name:  left_7_a2f_bit9 
Creating net with name:  left_7_a2f_bit10 
Creating net with name:  left_7_a2f_bit11 
Creating net with name:  left_7_a2f_bit12 
Creating net with name:  left_7_a2f_bit13 
Creating net with name:  left_7_a2f_bit14 
Creating net with name:  left_7_a2f_bit15 
Creating net with name:  left_7_a2f_bit16 
Creating net with name:  left_7_a2f_bit17 
Creating net with name:  left_7_a2f_bit18 
Creating net with name:  left_7_a2f_bit19 
Creating net with name:  left_7_a2f_bit20 
Creating net with name:  left_7_a2f_bit21 
Creating net with name:  left_7_a2f_bit22 
Creating net with name:  left_7_a2f_bit23 
Creating net with name:  left_8_a2f_bit0 
Creating net with name:  left_8_a2f_bit1 
Creating net with name:  left_8_a2f_bit2 
Creating net with name:  left_8_a2f_bit3 
Creating net with name:  left_8_a2f_bit4 
Creating net with name:  left_8_a2f_bit5 
Creating net with name:  left_8_a2f_bit6 
Creating net with name:  left_8_a2f_bit7 
Creating net with name:  left_8_a2f_bit8 
Creating net with name:  left_8_a2f_bit9 
Creating net with name:  left_8_a2f_bit10 
Creating net with name:  left_8_a2f_bit11 
Creating net with name:  left_8_a2f_bit12 
Creating net with name:  left_8_a2f_bit13 
Creating net with name:  left_8_a2f_bit14 
Creating net with name:  left_8_a2f_bit15 
Creating net with name:  left_8_a2f_bit16 
Creating net with name:  left_8_a2f_bit17 
Creating net with name:  left_8_a2f_bit18 
Creating net with name:  left_8_a2f_bit19 
Creating net with name:  left_8_a2f_bit20 
Creating net with name:  left_8_a2f_bit21 
Creating net with name:  left_8_a2f_bit22 
Creating net with name:  left_8_a2f_bit23 
INFO: BIT: Netlist PPDB: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
INFO: BIT: Config Mapping: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/configuration/Virgo/config_attributes.mapping.json
INFO: BIT: Property JSON: model_config.property.json
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.A location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.A_1 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$iopadmap$accumulator.P location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:O_BUF name:$iopadmap$accumulator.P_1 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.clk location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:CLK_BUF name:$auto$clkbufmap.cc:265:execute$678 location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.reset location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip module:I_BUF name:$iopadmap$accumulator.subtract_i location(s):"" because it failed in __pin_is_valid__ validation
INFO: BIT: Skip $iopadmap$accumulator.A [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.A_1 [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.P [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.P_1 [O_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.clk [I_BUF] because the location is not set
INFO: BIT: Skip $auto$clkbufmap.cc:265:execute$678 [CLK_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.reset [I_BUF] because the location is not set
INFO: BIT: Skip $iopadmap$accumulator.subtract_i [I_BUF] because the location is not set
INFO: BIT: Design accumulator bitstream is generated


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.38
Hash     : ed7a115
Date     : Apr 19 2024
Type     : Engineering
Log Time   : Fri Apr 19 11:29:42 2024 GMT

[ 16:29:43 ] Analysis has started
[ 16:29:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/analysis/accumulator_analyzer.cmd
[ 16:29:43 ] Duration: 67 ms. Max utilization: 43 MB
[ 16:29:43 ] Synthesize has started
[ 16:29:43 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s accumulator.ys -l accumulator_synth.log
[ 16:29:55 ] Duration: 12833 ms. Max utilization: 55 MB
[ 16:29:56 ] Gate Simulation has started
[ 16:29:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_carry_inference -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
[ 16:29:56 ] Duration: 97 ms. Max utilization: 4 MB
[ 16:29:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 16:29:56 ] Duration: 75 ms. Max utilization: 163 MB
[ 16:29:56 ] Packing has started
[ 16:29:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --pack
[ 16:29:56 ] Duration: 703 ms. Max utilization: 911 MB
[ 16:29:56 ] Placement has started
[ 16:29:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/accumulator_post_synth.eblif --output accumulator_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/config.json
[ 16:29:56 ] Duration: 44 ms. Max utilization: 52 MB
[ 16:29:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --place --fix_clusters accumulator_pin_loc.place
[ 16:29:58 ] Duration: 1688 ms. Max utilization: 699 MB
[ 16:29:58 ] Route has started
[ 16:29:58 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --route
[ 16:30:00 ] Duration: 1271 ms. Max utilization: 619 MB
[ 16:30:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synthesis.v_
[ 16:30:00 ] Duration: 24 ms. Max utilization: 732 kiB
[ 16:30:00 ] Post-PnR Simulation has started
[ 16:30:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_carry_inference -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/.././sim/co_sim_tb/co_sim_carry_inference.v  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/post_pnr_wrapper_accumulator_post_synth.v /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 16:30:00 ] Duration: 118 ms. Max utilization: 4 MB
[ 16:30:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 16:30:00 ] Duration: 75 ms. Max utilization: 163 MB
[ 16:30:00 ] TimingAnalysis has started
[ 16:30:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/synthesis/fabric_accumulator_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accumulator --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/packing/fabric_accumulator_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/placement/fabric_accumulator_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os-fpga/Validation/RTL_testcases/RS_Primitive_example_designs/carry_inference/results_dir/accumulator/run_1/synth_1_1/impl_1_1_1/routing/fabric_accumulator_post_synth.route --analysis
[ 16:30:01 ] Duration: 734 ms. Max utilization: 911 MB
[ 16:30:01 ] PowerAnalysis has started
[ 16:30:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/yosys -s pw_extract.ys -l accumulator_power.log
[ 16:30:01 ] Duration: 150 ms. Max utilization: 45 MB
[ 16:30:01 ] GenerateBitstream has started
[ 16:30:01 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/04_19_2024_09_15_02/bin/openfpga -batch -f accumulator.openfpga
[ 16:30:06 ] Duration: 5337 ms. Max utilization: 897 MB
#############################################


Total RunTime to run raptor_run.sh: 25
Peak Memory Usage: 117360
ExecEndTime: 1713526206
Rapid Silicon Raptor Design Suite
Version  : 2024.04
Build    : 1.0.38
Hash     : ed7a115
Date     : Apr 19 2024
Type     : Engineering
