============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:21:42 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (F) S[29]

                   Capture    Launch  
      Path Delay:+    1400         -  
      Drv Adjust:+       0         0  
         Arrival:=    1400            
                                      
   Required Time:=    1400            
       Data Path:-    1400            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1400            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[0]                          -       -      F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g75/X                         -       A->X   F     sky130_fd_sc_hd__buf_1         3 12.9    96   363     363    (-,-) 
  g107/Y                        -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  5.9    75   104     466    (-,-) 
  g103/Y                        -       B->Y   F     sky130_fd_sc_hd__nand3_2       2  9.1    76    95     561    (-,-) 
  g98/Y                         -       A->Y   R     sky130_fd_sc_hd__nand2_2       1 10.6    74    89     650    (-,-) 
  g97/Y                         -       B->Y   F     sky130_fd_sc_hd__nand2_4       3 12.7    41    61     711    (-,-) 
  g2556/Y                       -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     768    (-,-) 
  addinc_add_7_30_g1923__9315/Y -       A->Y   F     sky130_fd_sc_hd__nand2_2       1  9.9    52    60     828    (-,-) 
  addinc_add_7_30_g1917/Y       -       A->Y   R     sky130_fd_sc_hd__inv_4         2 19.5    61    74     901    (-,-) 
  addinc_add_7_30_g2405__2454/Y -       A->Y   F     sky130_fd_sc_hd__nand2_4       9 32.3    79    84     985    (-,-) 
  addinc_add_7_30_g1856__6161/Y -       A1->Y  R     sky130_fd_sc_hd__a21oi_2       2  5.7   112   143    1128    (-,-) 
  addinc_add_7_30_g2289__7098/Y -       A_N->Y R     sky130_fd_sc_hd__nand2b_2      1 10.1    77   154    1282    (-,-) 
  addinc_add_7_30_g1797__5107/Y -       A->Y   F     sky130_fd_sc_hd__nand2_4       1 51.3   117   118    1400    (-,-) 
  S[29]                         <<<     -      F     (port)                         -    -     -     0    1400    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

