--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Imag_Proc_top.twx Imag_Proc_top.ncd -o Imag_Proc_top.twr
Imag_Proc_top.pcf -ucf Imag_proc.ucf

Design file:              Imag_Proc_top.ncd
Physical constraint file: Imag_Proc_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4974 paths analyzed, 2899 endpoints analyzed, 31 failing endpoints
 31 timing errors detected. (31 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.450ns.
--------------------------------------------------------------------------------

Paths for end point STATEG_FSM_FFd1 (SLICE_X76Y76.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          STATEG_FSM_FFd1 (FF)
  Requirement:          0.371ns
  Data Path Delay:      1.028ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.043ns (1.197 - 1.240)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to STATEG_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.AQ      Tcko                  0.393   LED_0_OBUF
                                                       Inst_DataFlow_Display/fifo_orig/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X76Y76.A5      net (fanout=2)        0.631   LED_0_OBUF
    SLICE_X76Y76.CLK     Tas                   0.004   STATEG_FSM_FFd2
                                                       STATEG_FSM_FFd1-In1
                                                       STATEG_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.397ns logic, 0.631ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X75Y161.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.371ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.117ns (1.304 - 1.421)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y158.DMUX   Tshcko                0.465   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X75Y161.CX     net (fanout=1)        0.428   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
    SLICE_X75Y161.CLK    Tdick                 0.034   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.499ns logic, 0.428ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_14 (SLICE_X72Y157.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_14 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_14 (FF)
  Requirement:          0.371ns
  Data Path Delay:      0.872ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.115ns (1.307 - 1.422)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 129.629ns
  Destination Clock:    clk_int_BUFG rising at 130.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_14 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y156.BMUX   Tshcko                0.427   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<14>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_14
    SLICE_X72Y157.A5     net (fanout=1)        0.404   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<14>
    SLICE_X72Y157.CLK    Tas                   0.041   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<11>
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<14>_rt
                                                       Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.468ns logic, 0.404ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X0Y21.RSTRAMB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.237ns (0.826 - 0.589)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X11Y46.CQ        Tcko                  0.141   smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                         smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB18_X0Y21.RSTRAMB   net (fanout=3)        0.308   smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB18_X0Y21.CLKBWRCLK Trckc_RSTRAM(-Th)     0.189   smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         smooth/fifo_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.260ns (-0.048ns logic, 0.308ns route)
                                                         (-18.5% logic, 118.5% route)

--------------------------------------------------------------------------------

Paths for end point smooth/input_8_6 (SLICE_X12Y101.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smooth/d_ff_8/temp_6 (FF)
  Destination:          smooth/input_8_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.840 - 0.574)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smooth/d_ff_8/temp_6 to smooth/input_8_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.CQ      Tcko                  0.141   smooth/d_ff_8/temp<7>
                                                       smooth/d_ff_8/temp_6
    SLICE_X12Y101.CX     net (fanout=2)        0.216   smooth/d_ff_8/temp<6>
    SLICE_X12Y101.CLK    Tckdi       (-Th)     0.063   smooth/input_8<7>
                                                       smooth/input_8_6
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point smooth/input_8_7 (SLICE_X12Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               smooth/d_ff_8/temp_7 (FF)
  Destination:          smooth/input_8_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.266ns (0.840 - 0.574)
  Source Clock:         clk_int_BUFG rising at 10.000ns
  Destination Clock:    clk_int_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: smooth/d_ff_8/temp_7 to smooth/input_8_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y96.DQ      Tcko                  0.141   smooth/d_ff_8/temp<7>
                                                       smooth/d_ff_8/temp_7
    SLICE_X12Y101.DX     net (fanout=2)        0.216   smooth/d_ff_8/temp<7>
    SLICE_X12Y101.CLK    Tckdi       (-Th)     0.063   smooth/input_8<7>
                                                       smooth/input_8_7
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_PxlClkGen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: smooth/fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: smooth/fifo_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y27.CLKARDCLK
  Clock network: clk_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = 
PERIOD TIMEGRP         "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" 
TS_sys_clk_pin         * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21084 paths analyzed, 2908 endpoints analyzed, 131 failing endpoints
 131 timing errors detected. (131 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 106.303ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y29.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.085ns (1.164 - 1.249)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y92.DMUX       Tshcko                0.429   wr_en_fifo_orig
                                                          LED_5
    SLICE_X64Y105.B6        net (fanout=4)        0.631   LED_5
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.993ns (1.376ns logic, 2.617ns route)
                                                          (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.315ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.052 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y109.BQ        Tcko                  0.341   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X57Y107.A2        net (fanout=11)       0.978   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X57Y107.A         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/N24
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X56Y107.C2        net (fanout=1)        0.583   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.315ns (1.579ns logic, 4.736ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.165ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.052 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y109.CMUX      Tshcko                0.428   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y108.D1        net (fanout=8)        0.859   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y108.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y107.C3        net (fanout=2)        0.465   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENL   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.165ns (1.666ns logic, 4.499ns route)
                                                          (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y29.ENBWRENU), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.085ns (1.164 - 1.249)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y92.DMUX       Tshcko                0.429   wr_en_fifo_orig
                                                          LED_5
    SLICE_X64Y105.B6        net (fanout=4)        0.631   LED_5
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENU   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKU Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.993ns (1.376ns logic, 2.617ns route)
                                                          (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.315ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.052 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y109.BQ        Tcko                  0.341   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X57Y107.A2        net (fanout=11)       0.978   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X57Y107.A         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/N24
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X56Y107.C2        net (fanout=1)        0.583   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENU   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKU Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.315ns (1.579ns logic, 4.736ns route)
                                                          (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.165ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (1.052 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y109.CMUX      Tshcko                0.428   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y108.D1        net (fanout=8)        0.859   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y108.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y107.C3        net (fanout=2)        0.465   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X65Y146.B5        net (fanout=5)        0.584   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X65Y146.BMUX      Tilo                  0.255   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<3>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<2>11
    RAMB36_X1Y29.ENBWRENU   net (fanout=2)        0.353   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<2>
    RAMB36_X1Y29.CLKBWRCLKU Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.165ns (1.666ns logic, 4.499ns route)
                                                          (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y29.ENBWRENL), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LED_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.370ns
  Data Path Delay:      4.037ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.021ns (1.228 - 1.249)
  Source Clock:         clk_int_BUFG rising at 120.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 120.370ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.097ns

  Maximum Data Path at Slow Process Corner: LED_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y92.DMUX       Tshcko                0.429   wr_en_fifo_orig
                                                          LED_5
    SLICE_X64Y105.B6        net (fanout=4)        0.631   LED_5
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y143.D5        net (fanout=5)        0.668   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y143.D         Tilo                  0.097   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<5>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.471   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.037ns (1.218ns logic, 2.819ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.359ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y109.BQ        Tcko                  0.341   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_5
    SLICE_X57Y107.A2        net (fanout=11)       0.978   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<5>
    SLICE_X57Y107.A         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/N24
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1_SW0
    SLICE_X56Y107.C2        net (fanout=1)        0.583   Inst_DataFlow_Display/Inst_VGA/N6
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y143.D5        net (fanout=5)        0.668   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y143.D         Tilo                  0.097   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<5>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.471   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.359ns (1.421ns logic, 4.938ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 (FF)
  Destination:          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          9.259ns
  Data Path Delay:      6.209ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 0.000ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10 to Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X45Y109.CMUX      Tshcko                0.428   Inst_DataFlow_Display/Inst_VGA/v_cntr_reg_dly<7>
                                                          Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly_10
    SLICE_X57Y108.D1        net (fanout=8)        0.859   Inst_DataFlow_Display/Inst_VGA/h_cntr_reg_dly<10>
    SLICE_X57Y108.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o121
    SLICE_X56Y107.C3        net (fanout=2)        0.465   Inst_DataFlow_Display/Inst_VGA/GND_6_o_BG_O_dly_AND_42_o12
    SLICE_X56Y107.C         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o1
    SLICE_X56Y107.D4        net (fanout=10)       0.356   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_54_o
    SLICE_X56Y107.D         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
                                                          Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o11
    SLICE_X64Y105.B4        net (fanout=2)        0.833   Inst_DataFlow_Display/Inst_VGA/GND_6_o_h_cntr_reg_dly[11]_LessThan_32_o
    SLICE_X64Y105.B         Tilo                  0.097   Inst_DataFlow_Display/Inst_VGA/GND_6_o_GND_6_o_AND_40_o3
                                                          Inst_DataFlow_Display/Inst_VGA/rd_en_fifo_proc1
    SLICE_X65Y137.A5        net (fanout=2)        1.049   Inst_DataFlow_Display/rd_en_fifo_proc
    SLICE_X65Y137.AMUX      Tilo                  0.247   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<7>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X73Y143.D5        net (fanout=5)        0.668   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X73Y143.D         Tilo                  0.097   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/Mmux_ENOUT<5>11
    RAMB36_X2Y29.ENBWRENL   net (fanout=2)        0.471   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<5>
    RAMB36_X2Y29.CLKBWRCLKL Trcck_WREN            0.348   Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          Inst_DataFlow_Display/fifo_proc/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.209ns (1.508ns logic, 4.701ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAMB36_X1Y19.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_9 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.873 - 0.562)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_9 to Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X66Y109.BQ           Tcko                  0.164   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<11>
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_9
    RAMB36_X1Y19.ADDRARDADDRU9 net (fanout=82)       0.356   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<9>
    RAMB36_X1Y19.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    -------------------------------------------------------  ---------------------------
    Total                                            0.337ns (-0.019ns logic, 0.356ns route)
                                                             (-5.6% logic, 105.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAMB36_X1Y19.ADDRARDADDRU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.873 - 0.562)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5 to Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X66Y108.BQ           Tcko                  0.164   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<7>
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5
    RAMB36_X1Y19.ADDRARDADDRU5 net (fanout=82)       0.370   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<5>
    RAMB36_X1Y19.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    -------------------------------------------------------  ---------------------------
    Total                                            0.351ns (-0.019ns logic, 0.370ns route)
                                                             (-5.4% logic, 105.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAMB36_X1Y19.ADDRARDADDRL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5 (FF)
  Destination:          Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (0.873 - 0.562)
  Source Clock:         Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Destination Clock:    Inst_DataFlow_Display/pxl_clk_O rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5 to Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X66Y108.BQ           Tcko                  0.164   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<7>
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr_5
    RAMB36_X1Y19.ADDRARDADDRL5 net (fanout=82)       0.371   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/addressCtr<5>
    RAMB36_X1Y19.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
                                                             Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary15
    -------------------------------------------------------  ---------------------------
    Total                                            0.352ns (-0.019ns logic, 0.371ns route)
                                                             (-5.4% logic, 105.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0 = PERIOD TIMEGRP
        "Inst_DataFlow_Display_Inst_VGA_Inst_PxlClkGen_clkout0" TS_sys_clk_pin
        * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.118ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKL
  Location pin: RAMB36_X2Y25.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 7.118ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary1/CLKARDCLKU
  Location pin: RAMB36_X2Y25.CLKARDCLKU
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------
Slack: 7.118ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Logical resource: Inst_DataFlow_Display/Inst_VGA/Inst_BackgroundVGA/Mram_BackgroundImageBinary2/CLKARDCLKL
  Location pin: RAMB36_X3Y28.CLKARDCLKL
  Clock network: Inst_DataFlow_Display/pxl_clk_O
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     33.450ns|    114.807ns|           31|          131|         4974|        21084|
| TS_Inst_DataFlow_Display_Inst_|      9.259ns|    106.303ns|          N/A|          131|            0|        21084|            0|
| VGA_Inst_PxlClkGen_clkout0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    9.631|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 162  Score: 312522  (Setup/Max: 312522, Hold: 0)

Constraints cover 26058 paths, 0 nets, and 6698 connections

Design statistics:
   Minimum period: 106.303ns{1}   (Maximum frequency:   9.407MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 30 14:03:32 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 692 MB



