
Elec Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080f8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080082d0  080082d0  000092d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008310  08008310  0000a010  2**0
                  CONTENTS
  4 .ARM          00000008  08008310  08008310  00009310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008318  08008318  0000a010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008318  08008318  00009318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800831c  0800831c  0000931c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008320  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000010  08008330  0000a010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08008330  0000a374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018975  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cba  00000000  00000000  000229b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001520  00000000  00000000  00025670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001084  00000000  00000000  00026b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028fae  00000000  00000000  00027c14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018acf  00000000  00000000  00050bc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011479f  00000000  00000000  00069691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017de30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba4  00000000  00000000  0017de74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00183a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080082b8 	.word	0x080082b8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080082b8 	.word	0x080082b8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050e:	f001 fa0e 	bl	800192e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000512:	f000 f9c1 	bl	8000898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000516:	f000 fd3d 	bl	8000f94 <MX_GPIO_Init>
  MX_DMA_Init();
 800051a:	f000 fd11 	bl	8000f40 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800051e:	f000 fa91 	bl	8000a44 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8000522:	f000 fa05 	bl	8000930 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000526:	f000 fbe1 	bl	8000cec <MX_TIM3_Init>
  MX_TIM4_Init();
 800052a:	f000 fc2d 	bl	8000d88 <MX_TIM4_Init>
  MX_TIM5_Init();
 800052e:	f000 fcb1 	bl	8000e94 <MX_TIM5_Init>
  MX_TIM2_Init();
 8000532:	f000 fb8d 	bl	8000c50 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000536:	f000 facf 	bl	8000ad8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, ADC_RawRead, 2);
 800053a:	2202      	movs	r2, #2
 800053c:	49b1      	ldr	r1, [pc, #708]	@ (8000804 <main+0x2fc>)
 800053e:	48b2      	ldr	r0, [pc, #712]	@ (8000808 <main+0x300>)
 8000540:	f001 fe62 	bl	8002208 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3);
 8000544:	48b1      	ldr	r0, [pc, #708]	@ (800080c <main+0x304>)
 8000546:	f004 ff01 	bl	800534c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 800054a:	48b1      	ldr	r0, [pc, #708]	@ (8000810 <main+0x308>)
 800054c:	f004 fefe 	bl	800534c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8000550:	48b0      	ldr	r0, [pc, #704]	@ (8000814 <main+0x30c>)
 8000552:	f004 ff6b 	bl	800542c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000556:	2100      	movs	r1, #0
 8000558:	48af      	ldr	r0, [pc, #700]	@ (8000818 <main+0x310>)
 800055a:	f005 f841 	bl	80055e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800055e:	2100      	movs	r1, #0
 8000560:	48ab      	ldr	r0, [pc, #684]	@ (8000810 <main+0x308>)
 8000562:	f005 f83d 	bl	80055e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000566:	2104      	movs	r1, #4
 8000568:	48ab      	ldr	r0, [pc, #684]	@ (8000818 <main+0x310>)
 800056a:	f005 f839 	bl	80055e0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800056e:	2104      	movs	r1, #4
 8000570:	48a7      	ldr	r0, [pc, #668]	@ (8000810 <main+0x308>)
 8000572:	f005 f835 	bl	80055e0 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim5,TIM_CHANNEL_ALL);
 8000576:	213c      	movs	r1, #60	@ 0x3c
 8000578:	48a8      	ldr	r0, [pc, #672]	@ (800081c <main+0x314>)
 800057a:	f005 f9e9 	bl	8005950 <HAL_TIM_Encoder_Start>



  PID.Kp =2;
 800057e:	4ba8      	ldr	r3, [pc, #672]	@ (8000820 <main+0x318>)
 8000580:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000584:	619a      	str	r2, [r3, #24]
  PID.Ki =0;
 8000586:	4ba6      	ldr	r3, [pc, #664]	@ (8000820 <main+0x318>)
 8000588:	f04f 0200 	mov.w	r2, #0
 800058c:	61da      	str	r2, [r3, #28]
  PID.Kd = 0;
 800058e:	4ba4      	ldr	r3, [pc, #656]	@ (8000820 <main+0x318>)
 8000590:	f04f 0200 	mov.w	r2, #0
 8000594:	621a      	str	r2, [r3, #32]
  set_pos = 0;
 8000596:	4ba3      	ldr	r3, [pc, #652]	@ (8000824 <main+0x31c>)
 8000598:	f04f 0200 	mov.w	r2, #0
 800059c:	601a      	str	r2, [r3, #0]
  z = 0;
 800059e:	4ba2      	ldr	r3, [pc, #648]	@ (8000828 <main+0x320>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	801a      	strh	r2, [r3, #0]
  arm_pid_init_f32(&PID, 0);
 80005a4:	2100      	movs	r1, #0
 80005a6:	489e      	ldr	r0, [pc, #632]	@ (8000820 <main+0x318>)
 80005a8:	f007 fe24 	bl	80081f4 <arm_pid_init_f32>
//		  x += ADC_RawRead[(i*2)];
//		  y += ADC_RawRead[(i*2)+1];
//	  }
//
//
	  setADC = ADC_RawRead[1];
 80005ac:	4b95      	ldr	r3, [pc, #596]	@ (8000804 <main+0x2fc>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	4a9e      	ldr	r2, [pc, #632]	@ (800082c <main+0x324>)
 80005b2:	6013      	str	r3, [r2, #0]
//	  }

	 // prev_pos = posADC;


	  if(mode == 0){
 80005b4:	4b9e      	ldr	r3, [pc, #632]	@ (8000830 <main+0x328>)
 80005b6:	881b      	ldrh	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d165      	bne.n	8000688 <main+0x180>
		  pos = posADC*360/4096;
 80005bc:	4b9d      	ldr	r3, [pc, #628]	@ (8000834 <main+0x32c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80005c4:	fb02 f303 	mul.w	r3, r2, r3
 80005c8:	0b1b      	lsrs	r3, r3, #12
 80005ca:	ee07 3a90 	vmov	s15, r3
 80005ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005d2:	4b99      	ldr	r3, [pc, #612]	@ (8000838 <main+0x330>)
 80005d4:	edc3 7a00 	vstr	s15, [r3]
		  set_pos = setADC*360/4096;
 80005d8:	4b94      	ldr	r3, [pc, #592]	@ (800082c <main+0x324>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80005e0:	fb02 f303 	mul.w	r3, r2, r3
 80005e4:	0b1b      	lsrs	r3, r3, #12
 80005e6:	ee07 3a90 	vmov	s15, r3
 80005ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80005ee:	4b8d      	ldr	r3, [pc, #564]	@ (8000824 <main+0x31c>)
 80005f0:	edc3 7a00 	vstr	s15, [r3]
		  PID.Kp = 2;
 80005f4:	4b8a      	ldr	r3, [pc, #552]	@ (8000820 <main+0x318>)
 80005f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005fa:	619a      	str	r2, [r3, #24]
		  Vfeedback = (arm_pid_f32(&PID, set_pos - pos))*32676/360;
 80005fc:	4b89      	ldr	r3, [pc, #548]	@ (8000824 <main+0x31c>)
 80005fe:	ed93 7a00 	vldr	s14, [r3]
 8000602:	4b8d      	ldr	r3, [pc, #564]	@ (8000838 <main+0x330>)
 8000604:	edd3 7a00 	vldr	s15, [r3]
 8000608:	ee77 7a67 	vsub.f32	s15, s14, s15
 800060c:	4b84      	ldr	r3, [pc, #528]	@ (8000820 <main+0x318>)
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	edc7 7a04 	vstr	s15, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000614:	697b      	ldr	r3, [r7, #20]
 8000616:	ed93 7a00 	vldr	s14, [r3]
 800061a:	edd7 7a04 	vldr	s15, [r7, #16]
 800061e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	edd3 6a01 	vldr	s13, [r3, #4]
 8000628:	697b      	ldr	r3, [r7, #20]
 800062a:	edd3 7a03 	vldr	s15, [r3, #12]
 800062e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8000632:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	edd3 6a02 	vldr	s13, [r3, #8]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000642:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000646:	ee37 7a27 	vadd.f32	s14, s14, s15
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8000650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000654:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	68da      	ldr	r2, [r3, #12]
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	68fa      	ldr	r2, [r7, #12]
 800066a:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800066c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000670:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800083c <main+0x334>
 8000674:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000678:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8000840 <main+0x338>
 800067c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000680:	4b70      	ldr	r3, [pc, #448]	@ (8000844 <main+0x33c>)
 8000682:	edc3 7a00 	vstr	s15, [r3]
 8000686:	e07c      	b.n	8000782 <main+0x27a>
	  }
	  else if(mode == 1){
 8000688:	4b69      	ldr	r3, [pc, #420]	@ (8000830 <main+0x328>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d16a      	bne.n	8000766 <main+0x25e>
		  pos = posQEI*360/3072;
 8000690:	4b6d      	ldr	r3, [pc, #436]	@ (8000848 <main+0x340>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8000698:	fb02 f303 	mul.w	r3, r2, r3
 800069c:	4a6b      	ldr	r2, [pc, #428]	@ (800084c <main+0x344>)
 800069e:	fb82 1203 	smull	r1, r2, r2, r3
 80006a2:	1252      	asrs	r2, r2, #9
 80006a4:	17db      	asrs	r3, r3, #31
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	ee07 3a90 	vmov	s15, r3
 80006ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006b0:	4b61      	ldr	r3, [pc, #388]	@ (8000838 <main+0x330>)
 80006b2:	edc3 7a00 	vstr	s15, [r3]
		  set_pos = setADC*360/4096;
 80006b6:	4b5d      	ldr	r3, [pc, #372]	@ (800082c <main+0x324>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80006be:	fb02 f303 	mul.w	r3, r2, r3
 80006c2:	0b1b      	lsrs	r3, r3, #12
 80006c4:	ee07 3a90 	vmov	s15, r3
 80006c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006cc:	4b55      	ldr	r3, [pc, #340]	@ (8000824 <main+0x31c>)
 80006ce:	edc3 7a00 	vstr	s15, [r3]
		  PID.Kp = 2;
 80006d2:	4b53      	ldr	r3, [pc, #332]	@ (8000820 <main+0x318>)
 80006d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006d8:	619a      	str	r2, [r3, #24]
		  Vfeedback = (arm_pid_f32(&PID, set_pos - pos))*32676/360;
 80006da:	4b52      	ldr	r3, [pc, #328]	@ (8000824 <main+0x31c>)
 80006dc:	ed93 7a00 	vldr	s14, [r3]
 80006e0:	4b55      	ldr	r3, [pc, #340]	@ (8000838 <main+0x330>)
 80006e2:	edd3 7a00 	vldr	s15, [r3]
 80006e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006ea:	4b4d      	ldr	r3, [pc, #308]	@ (8000820 <main+0x318>)
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	edc7 7a01 	vstr	s15, [r7, #4]
    out = (S->A0 * in) +
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	ed93 7a00 	vldr	s14, [r3]
 80006f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80006fc:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	edd3 6a01 	vldr	s13, [r3, #4]
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	edd3 7a03 	vldr	s15, [r3, #12]
 800070c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8000710:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	edd3 6a02 	vldr	s13, [r3, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
 800071c:	edd3 7a04 	vldr	s15, [r3, #16]
 8000720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000724:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000728:	68bb      	ldr	r3, [r7, #8]
 800072a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800072e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000732:	edc7 7a00 	vstr	s15, [r7]
    S->state[1] = S->state[0];
 8000736:	68bb      	ldr	r3, [r7, #8]
 8000738:	68da      	ldr	r2, [r3, #12]
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800073e:	68bb      	ldr	r3, [r7, #8]
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	683a      	ldr	r2, [r7, #0]
 8000748:	615a      	str	r2, [r3, #20]
    return (out);
 800074a:	edd7 7a00 	vldr	s15, [r7]
 800074e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800083c <main+0x334>
 8000752:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000756:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8000840 <main+0x338>
 800075a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800075e:	4b39      	ldr	r3, [pc, #228]	@ (8000844 <main+0x33c>)
 8000760:	edc3 7a00 	vstr	s15, [r3]
 8000764:	e00d      	b.n	8000782 <main+0x27a>
	  }
	  else if(mode == 2){
 8000766:	4b32      	ldr	r3, [pc, #200]	@ (8000830 <main+0x328>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	2b02      	cmp	r3, #2
 800076c:	d109      	bne.n	8000782 <main+0x27a>
		  Vfeedback = rxBuffer[2];
 800076e:	4b38      	ldr	r3, [pc, #224]	@ (8000850 <main+0x348>)
 8000770:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000774:	ee07 3a90 	vmov	s15, r3
 8000778:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800077c:	4b31      	ldr	r3, [pc, #196]	@ (8000844 <main+0x33c>)
 800077e:	edc3 7a00 	vstr	s15, [r3]
	  }

////////////// SPEED LIMIT //////////////////////////////////////////////////
	  //ensure smooth speed , maximum speed
	  if(Vfeedback > 32676){
 8000782:	4b30      	ldr	r3, [pc, #192]	@ (8000844 <main+0x33c>)
 8000784:	edd3 7a00 	vldr	s15, [r3]
 8000788:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800083c <main+0x334>
 800078c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000794:	dd03      	ble.n	800079e <main+0x296>
		  Vfeedback = 32676;
 8000796:	4b2b      	ldr	r3, [pc, #172]	@ (8000844 <main+0x33c>)
 8000798:	4a2e      	ldr	r2, [pc, #184]	@ (8000854 <main+0x34c>)
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	e00c      	b.n	80007b8 <main+0x2b0>
	  }
	  else if(Vfeedback < -32676){
 800079e:	4b29      	ldr	r3, [pc, #164]	@ (8000844 <main+0x33c>)
 80007a0:	edd3 7a00 	vldr	s15, [r3]
 80007a4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000858 <main+0x350>
 80007a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80007ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007b0:	d502      	bpl.n	80007b8 <main+0x2b0>
		  Vfeedback = -32676;
 80007b2:	4b24      	ldr	r3, [pc, #144]	@ (8000844 <main+0x33c>)
 80007b4:	4a29      	ldr	r2, [pc, #164]	@ (800085c <main+0x354>)
 80007b6:	601a      	str	r2, [r3, #0]
	  }
////////////// PWM //////////////////////////////////////////////////////////
	  if(Vfeedback > 0){
 80007b8:	4b22      	ldr	r3, [pc, #136]	@ (8000844 <main+0x33c>)
 80007ba:	edd3 7a00 	vldr	s15, [r3]
 80007be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007c6:	dd08      	ble.n	80007da <main+0x2d2>
		  PWM1 = Vfeedback;
 80007c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000844 <main+0x33c>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a24      	ldr	r2, [pc, #144]	@ (8000860 <main+0x358>)
 80007ce:	6013      	str	r3, [r2, #0]
		  PWM2 = 0;
 80007d0:	4b24      	ldr	r3, [pc, #144]	@ (8000864 <main+0x35c>)
 80007d2:	f04f 0200 	mov.w	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	e04e      	b.n	8000878 <main+0x370>
	  }
	  else if(Vfeedback < 0){
 80007da:	4b1a      	ldr	r3, [pc, #104]	@ (8000844 <main+0x33c>)
 80007dc:	edd3 7a00 	vldr	s15, [r3]
 80007e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007e8:	d53e      	bpl.n	8000868 <main+0x360>
		  PWM1 = 0;
 80007ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000860 <main+0x358>)
 80007ec:	f04f 0200 	mov.w	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
		  PWM2 = Vfeedback * -1;
 80007f2:	4b14      	ldr	r3, [pc, #80]	@ (8000844 <main+0x33c>)
 80007f4:	edd3 7a00 	vldr	s15, [r3]
 80007f8:	eef1 7a67 	vneg.f32	s15, s15
 80007fc:	4b19      	ldr	r3, [pc, #100]	@ (8000864 <main+0x35c>)
 80007fe:	edc3 7a00 	vstr	s15, [r3]
 8000802:	e039      	b.n	8000878 <main+0x370>
 8000804:	2000032c 	.word	0x2000032c
 8000808:	2000002c 	.word	0x2000002c
 800080c:	20000224 	.word	0x20000224
 8000810:	20000270 	.word	0x20000270
 8000814:	200001d8 	.word	0x200001d8
 8000818:	2000018c 	.word	0x2000018c
 800081c:	200002bc 	.word	0x200002bc
 8000820:	20000334 	.word	0x20000334
 8000824:	20000318 	.word	0x20000318
 8000828:	20000310 	.word	0x20000310
 800082c:	2000035c 	.word	0x2000035c
 8000830:	20000000 	.word	0x20000000
 8000834:	20000358 	.word	0x20000358
 8000838:	20000314 	.word	0x20000314
 800083c:	46ff4800 	.word	0x46ff4800
 8000840:	43b40000 	.word	0x43b40000
 8000844:	20000364 	.word	0x20000364
 8000848:	2000031c 	.word	0x2000031c
 800084c:	2aaaaaab 	.word	0x2aaaaaab
 8000850:	20000368 	.word	0x20000368
 8000854:	46ff4800 	.word	0x46ff4800
 8000858:	c6ff4800 	.word	0xc6ff4800
 800085c:	c6ff4800 	.word	0xc6ff4800
 8000860:	20000320 	.word	0x20000320
 8000864:	20000324 	.word	0x20000324
	  }
	  else{
		  PWM1 = 0;
 8000868:	4b08      	ldr	r3, [pc, #32]	@ (800088c <main+0x384>)
 800086a:	f04f 0200 	mov.w	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
		  PWM2 = 0;
 8000870:	4b07      	ldr	r3, [pc, #28]	@ (8000890 <main+0x388>)
 8000872:	f04f 0200 	mov.w	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
	  }
////////////// MOTOR1 or MOTOR2 /////////////////////////////////////////////
	  if(mode == 1){
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <main+0x38c>)
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d102      	bne.n	8000886 <main+0x37e>
		  DriveF();
 8000880:	f000 fd00 	bl	8001284 <DriveF>
 8000884:	e692      	b.n	80005ac <main+0xa4>
	  }
	  else{
		  DriveC();
 8000886:	f000 fd29 	bl	80012dc <DriveC>
	  setADC = ADC_RawRead[1];
 800088a:	e68f      	b.n	80005ac <main+0xa4>
 800088c:	20000320 	.word	0x20000320
 8000890:	20000324 	.word	0x20000324
 8000894:	20000000 	.word	0x20000000

08000898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b094      	sub	sp, #80	@ 0x50
 800089c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800089e:	f107 0318 	add.w	r3, r7, #24
 80008a2:	2238      	movs	r2, #56	@ 0x38
 80008a4:	2100      	movs	r1, #0
 80008a6:	4618      	mov	r0, r3
 80008a8:	f007 fcda 	bl	8008260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008ba:	2000      	movs	r0, #0
 80008bc:	f003 fcbe 	bl	800423c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c0:	2302      	movs	r3, #2
 80008c2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ca:	2340      	movs	r3, #64	@ 0x40
 80008cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ce:	2302      	movs	r3, #2
 80008d0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d2:	2302      	movs	r3, #2
 80008d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80008d6:	2304      	movs	r3, #4
 80008d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80008da:	2355      	movs	r3, #85	@ 0x55
 80008dc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008de:	2302      	movs	r3, #2
 80008e0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ea:	f107 0318 	add.w	r3, r7, #24
 80008ee:	4618      	mov	r0, r3
 80008f0:	f003 fd58 	bl	80043a4 <HAL_RCC_OscConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008fa:	f000 fd1b 	bl	8001334 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fe:	230f      	movs	r3, #15
 8000900:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000902:	2303      	movs	r3, #3
 8000904:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2104      	movs	r1, #4
 8000916:	4618      	mov	r0, r3
 8000918:	f004 f856 	bl	80049c8 <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000922:	f000 fd07 	bl	8001334 <Error_Handler>
  }
}
 8000926:	bf00      	nop
 8000928:	3750      	adds	r7, #80	@ 0x50
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b08c      	sub	sp, #48	@ 0x30
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]
 8000940:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2220      	movs	r2, #32
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f007 fc89 	bl	8008260 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800094e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000950:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000954:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000956:	4b38      	ldr	r3, [pc, #224]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000958:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800095c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800095e:	4b36      	ldr	r3, [pc, #216]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000964:	4b34      	ldr	r3, [pc, #208]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800096a:	4b33      	ldr	r3, [pc, #204]	@ (8000a38 <MX_ADC1_Init+0x108>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000970:	4b31      	ldr	r3, [pc, #196]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000972:	2201      	movs	r2, #1
 8000974:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000976:	4b30      	ldr	r3, [pc, #192]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000978:	2204      	movs	r2, #4
 800097a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800097c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a38 <MX_ADC1_Init+0x108>)
 800097e:	2200      	movs	r2, #0
 8000980:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000982:	4b2d      	ldr	r3, [pc, #180]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000984:	2200      	movs	r2, #0
 8000986:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000988:	4b2b      	ldr	r3, [pc, #172]	@ (8000a38 <MX_ADC1_Init+0x108>)
 800098a:	2202      	movs	r2, #2
 800098c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800098e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000990:	2200      	movs	r2, #0
 8000992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000996:	4b28      	ldr	r3, [pc, #160]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000998:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 800099c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800099e:	4b26      	ldr	r3, [pc, #152]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80009a6:	4b24      	ldr	r3, [pc, #144]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009ae:	4b22      	ldr	r3, [pc, #136]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80009b4:	4b20      	ldr	r3, [pc, #128]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009bc:	481e      	ldr	r0, [pc, #120]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009be:	f001 fa67 	bl	8001e90 <HAL_ADC_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80009c8:	f000 fcb4 	bl	8001334 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009cc:	2300      	movs	r3, #0
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009d4:	4619      	mov	r1, r3
 80009d6:	4818      	ldr	r0, [pc, #96]	@ (8000a38 <MX_ADC1_Init+0x108>)
 80009d8:	f002 fd34 	bl	8003444 <HAL_ADCEx_MultiModeConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80009e2:	f000 fca7 	bl	8001334 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80009e6:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <MX_ADC1_Init+0x10c>)
 80009e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009ea:	2306      	movs	r3, #6
 80009ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80009ee:	2307      	movs	r3, #7
 80009f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80009f2:	237f      	movs	r3, #127	@ 0x7f
 80009f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80009f6:	2304      	movs	r3, #4
 80009f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	4619      	mov	r1, r3
 8000a02:	480d      	ldr	r0, [pc, #52]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000a04:	f001 ff5c 	bl	80028c0 <HAL_ADC_ConfigChannel>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000a0e:	f000 fc91 	bl	8001334 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <MX_ADC1_Init+0x110>)
 8000a14:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a16:	230c      	movs	r3, #12
 8000a18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_ADC1_Init+0x108>)
 8000a20:	f001 ff4e 	bl	80028c0 <HAL_ADC_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000a2a:	f000 fc83 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	3730      	adds	r7, #48	@ 0x30
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	2000002c 	.word	0x2000002c
 8000a3c:	04300002 	.word	0x04300002
 8000a40:	14f00020 	.word	0x14f00020

08000a44 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000a48:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a4a:	4a22      	ldr	r2, [pc, #136]	@ (8000ad4 <MX_LPUART1_UART_Init+0x90>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000a4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a54:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a56:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000a62:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000a68:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6e:	4b18      	ldr	r3, [pc, #96]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a74:	4b16      	ldr	r3, [pc, #88]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a7a:	4b15      	ldr	r3, [pc, #84]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a80:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000a86:	4812      	ldr	r0, [pc, #72]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a88:	f006 f9a2 	bl	8006dd0 <HAL_UART_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a92:	f000 fc4f 	bl	8001334 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a96:	2100      	movs	r1, #0
 8000a98:	480d      	ldr	r0, [pc, #52]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000a9a:	f007 fae0 	bl	800805e <HAL_UARTEx_SetTxFifoThreshold>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000aa4:	f000 fc46 	bl	8001334 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4809      	ldr	r0, [pc, #36]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000aac:	f007 fb15 	bl	80080da <HAL_UARTEx_SetRxFifoThreshold>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000ab6:	f000 fc3d 	bl	8001334 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000aba:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <MX_LPUART1_UART_Init+0x8c>)
 8000abc:	f007 fa96 	bl	8007fec <HAL_UARTEx_DisableFifoMode>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000ac6:	f000 fc35 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200000f8 	.word	0x200000f8
 8000ad4:	40008000 	.word	0x40008000

08000ad8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09c      	sub	sp, #112	@ 0x70
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ade:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	605a      	str	r2, [r3, #4]
 8000ae8:	609a      	str	r2, [r3, #8]
 8000aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000af8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
 8000b08:	615a      	str	r2, [r3, #20]
 8000b0a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b0c:	1d3b      	adds	r3, r7, #4
 8000b0e:	2234      	movs	r2, #52	@ 0x34
 8000b10:	2100      	movs	r1, #0
 8000b12:	4618      	mov	r0, r3
 8000b14:	f007 fba4 	bl	8008260 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b18:	4b4b      	ldr	r3, [pc, #300]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b1a:	4a4c      	ldr	r2, [pc, #304]	@ (8000c4c <MX_TIM1_Init+0x174>)
 8000b1c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8000b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b20:	22a9      	movs	r2, #169	@ 0xa9
 8000b22:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b24:	4b48      	ldr	r3, [pc, #288]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 32675;
 8000b2a:	4b47      	ldr	r3, [pc, #284]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b2c:	f647 72a3 	movw	r2, #32675	@ 0x7fa3
 8000b30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b32:	4b45      	ldr	r3, [pc, #276]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b38:	4b43      	ldr	r3, [pc, #268]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3e:	4b42      	ldr	r3, [pc, #264]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b44:	4840      	ldr	r0, [pc, #256]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b46:	f004 fba9 	bl	800529c <HAL_TIM_Base_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000b50:	f000 fbf0 	bl	8001334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b58:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b5a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4839      	ldr	r0, [pc, #228]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b62:	f005 f9e7 	bl	8005f34 <HAL_TIM_ConfigClockSource>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000b6c:	f000 fbe2 	bl	8001334 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b70:	4835      	ldr	r0, [pc, #212]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b72:	f004 fcd3 	bl	800551c <HAL_TIM_PWM_Init>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000b7c:	f000 fbda 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b80:	2300      	movs	r3, #0
 8000b82:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b84:	2300      	movs	r3, #0
 8000b86:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b90:	4619      	mov	r1, r3
 8000b92:	482d      	ldr	r0, [pc, #180]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000b94:	f005 ffac 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000b9e:	f000 fbc9 	bl	8001334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ba2:	2360      	movs	r3, #96	@ 0x60
 8000ba4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000baa:	2300      	movs	r3, #0
 8000bac:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bbe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	4820      	ldr	r0, [pc, #128]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000bc8:	f005 f8a0 	bl	8005d0c <HAL_TIM_PWM_ConfigChannel>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000bd2:	f000 fbaf 	bl	8001334 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000bd6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bda:	2204      	movs	r2, #4
 8000bdc:	4619      	mov	r1, r3
 8000bde:	481a      	ldr	r0, [pc, #104]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000be0:	f005 f894 	bl	8005d0c <HAL_TIM_PWM_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000bea:	f000 fba3 	bl	8001334 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c22:	2300      	movs	r3, #0
 8000c24:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4807      	ldr	r0, [pc, #28]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000c2c:	f005 fff6 	bl	8006c1c <HAL_TIMEx_ConfigBreakDeadTime>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM1_Init+0x162>
  {
    Error_Handler();
 8000c36:	f000 fb7d 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c3a:	4803      	ldr	r0, [pc, #12]	@ (8000c48 <MX_TIM1_Init+0x170>)
 8000c3c:	f000 fd74 	bl	8001728 <HAL_TIM_MspPostInit>

}
 8000c40:	bf00      	nop
 8000c42:	3770      	adds	r7, #112	@ 0x70
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	2000018c 	.word	0x2000018c
 8000c4c:	40012c00 	.word	0x40012c00

08000c50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c56:	f107 0310 	add.w	r3, r7, #16
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c70:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8000c76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c78:	22a9      	movs	r2, #169	@ 0xa9
 8000c7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000c82:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c90:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c96:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000c98:	f004 fb00 	bl	800529c <HAL_TIM_Base_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ca2:	f000 fb47 	bl	8001334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ca6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000caa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cac:	f107 0310 	add.w	r3, r7, #16
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480d      	ldr	r0, [pc, #52]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000cb4:	f005 f93e 	bl	8005f34 <HAL_TIM_ConfigClockSource>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000cbe:	f000 fb39 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000cc2:	2320      	movs	r3, #32
 8000cc4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cca:	1d3b      	adds	r3, r7, #4
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4806      	ldr	r0, [pc, #24]	@ (8000ce8 <MX_TIM2_Init+0x98>)
 8000cd0:	f005 ff0e 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000cda:	f000 fb2b 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cde:	bf00      	nop
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200001d8 	.word	0x200001d8

08000cec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b088      	sub	sp, #32
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8000d84 <MX_TIM3_Init+0x98>)
 8000d0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8000d10:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d12:	22a9      	movs	r2, #169	@ 0xa9
 8000d14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d16:	4b1a      	ldr	r3, [pc, #104]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000d1c:	4b18      	ldr	r3, [pc, #96]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2a:	4b15      	ldr	r3, [pc, #84]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d30:	4813      	ldr	r0, [pc, #76]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d32:	f004 fab3 	bl	800529c <HAL_TIM_Base_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000d3c:	f000 fafa 	bl	8001334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d46:	f107 0310 	add.w	r3, r7, #16
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	480c      	ldr	r0, [pc, #48]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d4e:	f005 f8f1 	bl	8005f34 <HAL_TIM_ConfigClockSource>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000d58:	f000 faec 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d5c:	2320      	movs	r3, #32
 8000d5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	4619      	mov	r1, r3
 8000d68:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <MX_TIM3_Init+0x94>)
 8000d6a:	f005 fec1 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000d74:	f000 fade 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	3720      	adds	r7, #32
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000224 	.word	0x20000224
 8000d84:	40000400 	.word	0x40000400

08000d88 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b08e      	sub	sp, #56	@ 0x38
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	609a      	str	r2, [r3, #8]
 8000d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d9c:	f107 031c 	add.w	r3, r7, #28
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000da8:	463b      	mov	r3, r7
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
 8000db4:	611a      	str	r2, [r3, #16]
 8000db6:	615a      	str	r2, [r3, #20]
 8000db8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dba:	4b34      	ldr	r3, [pc, #208]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dbc:	4a34      	ldr	r2, [pc, #208]	@ (8000e90 <MX_TIM4_Init+0x108>)
 8000dbe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 169;
 8000dc0:	4b32      	ldr	r3, [pc, #200]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dc2:	22a9      	movs	r2, #169	@ 0xa9
 8000dc4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc6:	4b31      	ldr	r3, [pc, #196]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 32675;
 8000dcc:	4b2f      	ldr	r3, [pc, #188]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dce:	f647 72a3 	movw	r2, #32675	@ 0x7fa3
 8000dd2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dda:	4b2c      	ldr	r3, [pc, #176]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000de0:	482a      	ldr	r0, [pc, #168]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000de2:	f004 fa5b 	bl	800529c <HAL_TIM_Base_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000dec:	f000 faa2 	bl	8001334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000df0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000df6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4823      	ldr	r0, [pc, #140]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000dfe:	f005 f899 	bl	8005f34 <HAL_TIM_ConfigClockSource>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000e08:	f000 fa94 	bl	8001334 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e0c:	481f      	ldr	r0, [pc, #124]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000e0e:	f004 fb85 	bl	800551c <HAL_TIM_PWM_Init>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000e18:	f000 fa8c 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e24:	f107 031c 	add.w	r3, r7, #28
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4818      	ldr	r0, [pc, #96]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000e2c:	f005 fe60 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000e36:	f000 fa7d 	bl	8001334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e3a:	2360      	movs	r3, #96	@ 0x60
 8000e3c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2000;
 8000e3e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e42:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e44:	2300      	movs	r3, #0
 8000e46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e4c:	463b      	mov	r3, r7
 8000e4e:	2200      	movs	r2, #0
 8000e50:	4619      	mov	r1, r3
 8000e52:	480e      	ldr	r0, [pc, #56]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000e54:	f004 ff5a 	bl	8005d0c <HAL_TIM_PWM_ConfigChannel>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000e5e:	f000 fa69 	bl	8001334 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e66:	463b      	mov	r3, r7
 8000e68:	2204      	movs	r2, #4
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4807      	ldr	r0, [pc, #28]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000e6e:	f004 ff4d 	bl	8005d0c <HAL_TIM_PWM_ConfigChannel>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 8000e78:	f000 fa5c 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e7c:	4803      	ldr	r0, [pc, #12]	@ (8000e8c <MX_TIM4_Init+0x104>)
 8000e7e:	f000 fc53 	bl	8001728 <HAL_TIM_MspPostInit>

}
 8000e82:	bf00      	nop
 8000e84:	3738      	adds	r7, #56	@ 0x38
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000270 	.word	0x20000270
 8000e90:	40000800 	.word	0x40000800

08000e94 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08c      	sub	sp, #48	@ 0x30
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000e9a:	f107 030c 	add.w	r3, r7, #12
 8000e9e:	2224      	movs	r2, #36	@ 0x24
 8000ea0:	2100      	movs	r1, #0
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f007 f9dc 	bl	8008260 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ea8:	463b      	mov	r3, r7
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000eb2:	4b21      	ldr	r3, [pc, #132]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000eb4:	4a21      	ldr	r2, [pc, #132]	@ (8000f3c <MX_TIM5_Init+0xa8>)
 8000eb6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8000ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000ec6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000eca:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ed2:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000eec:	2300      	movs	r3, #0
 8000eee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8000efc:	f107 030c 	add.w	r3, r7, #12
 8000f00:	4619      	mov	r1, r3
 8000f02:	480d      	ldr	r0, [pc, #52]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000f04:	f004 fc7e 	bl	8005804 <HAL_TIM_Encoder_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8000f0e:	f000 fa11 	bl	8001334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f12:	2300      	movs	r3, #0
 8000f14:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4806      	ldr	r0, [pc, #24]	@ (8000f38 <MX_TIM5_Init+0xa4>)
 8000f20:	f005 fde6 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8000f2a:	f000 fa03 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	3730      	adds	r7, #48	@ 0x30
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200002bc 	.word	0x200002bc
 8000f3c:	40000c00 	.word	0x40000c00

08000f40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f4a:	4a11      	ldr	r2, [pc, #68]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f4c:	f043 0304 	orr.w	r3, r3, #4
 8000f50:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f56:	f003 0304 	and.w	r3, r3, #4
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f62:	4a0b      	ldr	r2, [pc, #44]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f6a:	4b09      	ldr	r3, [pc, #36]	@ (8000f90 <MX_DMA_Init+0x50>)
 8000f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	200b      	movs	r0, #11
 8000f7c:	f002 fc45 	bl	800380a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f80:	200b      	movs	r0, #11
 8000f82:	f002 fc5c 	bl	800383e <HAL_NVIC_EnableIRQ>

}
 8000f86:	bf00      	nop
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	@ 0x28
 8000f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	4b39      	ldr	r3, [pc, #228]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	4a38      	ldr	r2, [pc, #224]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb6:	4b36      	ldr	r3, [pc, #216]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fc2:	4b33      	ldr	r3, [pc, #204]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	4a32      	ldr	r2, [pc, #200]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fc8:	f043 0320 	orr.w	r3, r3, #32
 8000fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fce:	4b30      	ldr	r3, [pc, #192]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	f003 0320 	and.w	r3, r3, #32
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	4b2d      	ldr	r3, [pc, #180]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fde:	4a2c      	ldr	r2, [pc, #176]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff2:	4b27      	ldr	r3, [pc, #156]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff6:	4a26      	ldr	r2, [pc, #152]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ffe:	4b24      	ldr	r3, [pc, #144]	@ (8001090 <MX_GPIO_Init+0xfc>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2130      	movs	r1, #48	@ 0x30
 800100e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001012:	f003 f8e3 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	2101      	movs	r1, #1
 800101a:	481e      	ldr	r0, [pc, #120]	@ (8001094 <MX_GPIO_Init+0x100>)
 800101c:	f003 f8de 	bl	80041dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001020:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001026:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800102a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	4619      	mov	r1, r3
 8001036:	4818      	ldr	r0, [pc, #96]	@ (8001098 <MX_GPIO_Init+0x104>)
 8001038:	f002 ff4e 	bl	8003ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 800103c:	2330      	movs	r3, #48	@ 0x30
 800103e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	4619      	mov	r1, r3
 8001052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001056:	f002 ff3f 	bl	8003ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800105a:	2301      	movs	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2300      	movs	r3, #0
 8001068:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	4808      	ldr	r0, [pc, #32]	@ (8001094 <MX_GPIO_Init+0x100>)
 8001072:	f002 ff31 	bl	8003ed8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2100      	movs	r1, #0
 800107a:	2028      	movs	r0, #40	@ 0x28
 800107c:	f002 fbc5 	bl	800380a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001080:	2028      	movs	r0, #40	@ 0x28
 8001082:	f002 fbdc 	bl	800383e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001086:	bf00      	nop
 8001088:	3728      	adds	r7, #40	@ 0x28
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40021000 	.word	0x40021000
 8001094:	48000400 	.word	0x48000400
 8001098:	48000800 	.word	0x48000800

0800109c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ //B1 button
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 80010a6:	88fb      	ldrh	r3, [r7, #6]
 80010a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010ac:	d112      	bne.n	80010d4 <HAL_GPIO_EXTI_Callback+0x38>
        // Blue button interrupt occurred
        // Your code here
    	mode = mode + 1;
 80010ae:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <HAL_GPIO_EXTI_Callback+0x44>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <HAL_GPIO_EXTI_Callback+0x44>)
 80010b8:	801a      	strh	r2, [r3, #0]
    	mode = mode % 3;
 80010ba:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <HAL_GPIO_EXTI_Callback+0x44>)
 80010bc:	881a      	ldrh	r2, [r3, #0]
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <HAL_GPIO_EXTI_Callback+0x48>)
 80010c0:	fba3 1302 	umull	r1, r3, r3, r2
 80010c4:	0859      	lsrs	r1, r3, #1
 80010c6:	460b      	mov	r3, r1
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	440b      	add	r3, r1
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <HAL_GPIO_EXTI_Callback+0x44>)
 80010d2:	801a      	strh	r2, [r3, #0]
    }
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000000 	.word	0x20000000
 80010e4:	aaaaaaab 	.word	0xaaaaaaab

080010e8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // Input reading
{
 80010e8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80010ec:	b089      	sub	sp, #36	@ 0x24
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	61f8      	str	r0, [r7, #28]
  if (htim == &htim2 )
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	4a57      	ldr	r2, [pc, #348]	@ (8001254 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d144      	bne.n	8001184 <HAL_TIM_PeriodElapsedCallback+0x9c>
  {
	  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim5);
 80010fa:	4b57      	ldr	r3, [pc, #348]	@ (8001258 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001108:	4b54      	ldr	r3, [pc, #336]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x174>)
 800110a:	edc3 7a00 	vstr	s15, [r3]
	  //spd =  QEIReadRaw * 1000 / 250 * 8;
	  if(QEIReadRaw > 32678)
 800110e:	4b53      	ldr	r3, [pc, #332]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001260 <HAL_TIM_PeriodElapsedCallback+0x178>
 8001118:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001120:	dd18      	ble.n	8001154 <HAL_TIM_PeriodElapsedCallback+0x6c>
	  {
		  posQEI -= (65536-QEIReadRaw);
 8001122:	4b50      	ldr	r3, [pc, #320]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	ee07 3a90 	vmov	s15, r3
 800112a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800112e:	4b4b      	ldr	r3, [pc, #300]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001268 <HAL_TIM_PeriodElapsedCallback+0x180>
 8001138:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800113c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001140:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001144:	ee17 2a90 	vmov	r2, s15
 8001148:	4b46      	ldr	r3, [pc, #280]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800114a:	601a      	str	r2, [r3, #0]
		  z = 1;
 800114c:	4a47      	ldr	r2, [pc, #284]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x184>)
 800114e:	2301      	movs	r3, #1
 8001150:	8013      	strh	r3, [r2, #0]
 8001152:	e013      	b.n	800117c <HAL_TIM_PeriodElapsedCallback+0x94>
	  }
	  else
	  {
		  posQEI += QEIReadRaw;
 8001154:	4b43      	ldr	r3, [pc, #268]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001160:	4b3e      	ldr	r3, [pc, #248]	@ (800125c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001162:	edd3 7a00 	vldr	s15, [r3]
 8001166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800116a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800116e:	ee17 2a90 	vmov	r2, s15
 8001172:	4b3c      	ldr	r3, [pc, #240]	@ (8001264 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001174:	601a      	str	r2, [r3, #0]
		  z = 2;
 8001176:	4a3d      	ldr	r2, [pc, #244]	@ (800126c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001178:	2302      	movs	r3, #2
 800117a:	8013      	strh	r3, [r2, #0]
	  }
	  __HAL_TIM_SET_COUNTER(&htim5, 0);
 800117c:	4b36      	ldr	r3, [pc, #216]	@ (8001258 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2200      	movs	r2, #0
 8001182:	625a      	str	r2, [r3, #36]	@ 0x24
  }
//////////////////////////////UART//////////////////////////
  if(htim == &htim3)
 8001184:	69fb      	ldr	r3, [r7, #28]
 8001186:	4a3a      	ldr	r2, [pc, #232]	@ (8001270 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d15d      	bne.n	8001248 <HAL_TIM_PeriodElapsedCallback+0x160>
  {
	  posADC = ADC_RawRead;
 800118c:	4a39      	ldr	r2, [pc, #228]	@ (8001274 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800118e:	4b3a      	ldr	r3, [pc, #232]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001190:	601a      	str	r2, [r3, #0]
	  if(posADC-prev_pos < -2048){ //forward callback
 8001192:	4b39      	ldr	r3, [pc, #228]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80011a0:	d218      	bcs.n	80011d4 <HAL_TIM_PeriodElapsedCallback+0xec>
		  x += (4096+(posADC-prev_pos));
 80011a2:	4b35      	ldr	r3, [pc, #212]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b35      	ldr	r3, [pc, #212]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80011b0:	2200      	movs	r2, #0
 80011b2:	469a      	mov	sl, r3
 80011b4:	4693      	mov	fp, r2
 80011b6:	4b32      	ldr	r3, [pc, #200]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80011b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011bc:	eb1a 0102 	adds.w	r1, sl, r2
 80011c0:	6139      	str	r1, [r7, #16]
 80011c2:	eb4b 0303 	adc.w	r3, fp, r3
 80011c6:	617b      	str	r3, [r7, #20]
 80011c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80011ca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80011ce:	e9c3 1200 	strd	r1, r2, [r3]
 80011d2:	e035      	b.n	8001240 <HAL_TIM_PeriodElapsedCallback+0x158>
	  }
	  else if(posADC-prev_pos > 2048){ //reverse callback
 80011d4:	4b28      	ldr	r3, [pc, #160]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b28      	ldr	r3, [pc, #160]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80011e2:	d918      	bls.n	8001216 <HAL_TIM_PeriodElapsedCallback+0x12e>
		  x -= (4096-(posADC-prev_pos));
 80011e4:	4b26      	ldr	r3, [pc, #152]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	4924      	ldr	r1, [pc, #144]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80011ec:	6808      	ldr	r0, [r1, #0]
 80011ee:	4922      	ldr	r1, [pc, #136]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80011f0:	6809      	ldr	r1, [r1, #0]
 80011f2:	1a41      	subs	r1, r0, r1
 80011f4:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80011f8:	2000      	movs	r0, #0
 80011fa:	4688      	mov	r8, r1
 80011fc:	4681      	mov	r9, r0
 80011fe:	ebb2 0108 	subs.w	r1, r2, r8
 8001202:	60b9      	str	r1, [r7, #8]
 8001204:	eb63 0309 	sbc.w	r3, r3, r9
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800120c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001210:	e9c3 1200 	strd	r1, r2, [r3]
 8001214:	e014      	b.n	8001240 <HAL_TIM_PeriodElapsedCallback+0x158>
	  }
	  else{
		  x += posADC-prev_pos;
 8001216:	4b18      	ldr	r3, [pc, #96]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4b18      	ldr	r3, [pc, #96]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2200      	movs	r2, #0
 8001222:	461c      	mov	r4, r3
 8001224:	4615      	mov	r5, r2
 8001226:	4b16      	ldr	r3, [pc, #88]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800122c:	18a1      	adds	r1, r4, r2
 800122e:	6039      	str	r1, [r7, #0]
 8001230:	eb45 0303 	adc.w	r3, r5, r3
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b12      	ldr	r3, [pc, #72]	@ (8001280 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001238:	e9d7 1200 	ldrd	r1, r2, [r7]
 800123c:	e9c3 1200 	strd	r1, r2, [r3]
	  }
	  prev_pos = posADC;
 8001240:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a0d      	ldr	r2, [pc, #52]	@ (800127c <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001246:	6013      	str	r3, [r2, #0]
//	  {
//	  	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
//	  }

  }
}
 8001248:	bf00      	nop
 800124a:	3724      	adds	r7, #36	@ 0x24
 800124c:	46bd      	mov	sp, r7
 800124e:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001252:	4770      	bx	lr
 8001254:	200001d8 	.word	0x200001d8
 8001258:	200002bc 	.word	0x200002bc
 800125c:	20000328 	.word	0x20000328
 8001260:	46ff4c00 	.word	0x46ff4c00
 8001264:	2000031c 	.word	0x2000031c
 8001268:	47800000 	.word	0x47800000
 800126c:	20000310 	.word	0x20000310
 8001270:	20000224 	.word	0x20000224
 8001274:	2000032c 	.word	0x2000032c
 8001278:	20000358 	.word	0x20000358
 800127c:	20000360 	.word	0x20000360
 8001280:	20000308 	.word	0x20000308

08001284 <DriveF>:

void DriveF(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8001288:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <DriveF+0x48>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2200      	movs	r2, #0
 800128e:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001290:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <DriveF+0x4c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2200      	movs	r2, #0
 8001296:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, PWM1);
 8001298:	4b0e      	ldr	r3, [pc, #56]	@ (80012d4 <DriveF+0x50>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <DriveF+0x48>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012a6:	ee17 2a90 	vmov	r2, s15
 80012aa:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM2);
 80012ac:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <DriveF+0x54>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <DriveF+0x4c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012ba:	ee17 2a90 	vmov	r2, s15
 80012be:	635a      	str	r2, [r3, #52]	@ 0x34

}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	20000270 	.word	0x20000270
 80012d0:	2000018c 	.word	0x2000018c
 80012d4:	20000320 	.word	0x20000320
 80012d8:	20000324 	.word	0x20000324

080012dc <DriveC>:
void DriveC(void){
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80012e0:	4b10      	ldr	r3, [pc, #64]	@ (8001324 <DriveC+0x48>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2200      	movs	r2, #0
 80012e6:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <DriveC+0x4c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2200      	movs	r2, #0
 80012ee:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, PWM1);
 80012f0:	4b0e      	ldr	r3, [pc, #56]	@ (800132c <DriveC+0x50>)
 80012f2:	edd3 7a00 	vldr	s15, [r3]
 80012f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001324 <DriveC+0x48>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fe:	ee17 2a90 	vmov	r2, s15
 8001302:	639a      	str	r2, [r3, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM2);
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <DriveC+0x54>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <DriveC+0x4c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001312:	ee17 2a90 	vmov	r2, s15
 8001316:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000270 	.word	0x20000270
 8001328:	2000018c 	.word	0x2000018c
 800132c:	20000320 	.word	0x20000320
 8001330:	20000324 	.word	0x20000324

08001334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001338:	b672      	cpsid	i
}
 800133a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <Error_Handler+0x8>

08001340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	4b0f      	ldr	r3, [pc, #60]	@ (8001384 <HAL_MspInit+0x44>)
 8001348:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800134a:	4a0e      	ldr	r2, [pc, #56]	@ (8001384 <HAL_MspInit+0x44>)
 800134c:	f043 0301 	orr.w	r3, r3, #1
 8001350:	6613      	str	r3, [r2, #96]	@ 0x60
 8001352:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <HAL_MspInit+0x44>)
 8001354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001356:	f003 0301 	and.w	r3, r3, #1
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800135e:	4b09      	ldr	r3, [pc, #36]	@ (8001384 <HAL_MspInit+0x44>)
 8001360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001362:	4a08      	ldr	r2, [pc, #32]	@ (8001384 <HAL_MspInit+0x44>)
 8001364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001368:	6593      	str	r3, [r2, #88]	@ 0x58
 800136a:	4b06      	ldr	r3, [pc, #24]	@ (8001384 <HAL_MspInit+0x44>)
 800136c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800136e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001372:	603b      	str	r3, [r7, #0]
 8001374:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001376:	f003 f805 	bl	8004384 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000

08001388 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b0a0      	sub	sp, #128	@ 0x80
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a0:	f107 0318 	add.w	r3, r7, #24
 80013a4:	2254      	movs	r2, #84	@ 0x54
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f006 ff59 	bl	8008260 <memset>
  if(hadc->Instance==ADC1)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013b6:	f040 8081 	bne.w	80014bc <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80013ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013be:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80013c0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80013c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c6:	f107 0318 	add.w	r3, r7, #24
 80013ca:	4618      	mov	r0, r3
 80013cc:	f003 fd18 	bl	8004e00 <HAL_RCCEx_PeriphCLKConfig>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80013d6:	f7ff ffad 	bl	8001334 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80013da:	4b3a      	ldr	r3, [pc, #232]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	4a39      	ldr	r2, [pc, #228]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 80013e0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e6:	4b37      	ldr	r3, [pc, #220]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 80013e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	4b34      	ldr	r3, [pc, #208]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 80013f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f6:	4a33      	ldr	r2, [pc, #204]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 80013f8:	f043 0301 	orr.w	r3, r3, #1
 80013fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013fe:	4b31      	ldr	r3, [pc, #196]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 8001400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001402:	f003 0301 	and.w	r3, r3, #1
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	4b2e      	ldr	r3, [pc, #184]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a2d      	ldr	r2, [pc, #180]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b2b      	ldr	r3, [pc, #172]	@ (80014c4 <HAL_ADC_MspInit+0x13c>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001422:	2301      	movs	r3, #1
 8001424:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001426:	2303      	movs	r3, #3
 8001428:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001432:	4619      	mov	r1, r3
 8001434:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001438:	f002 fd4e 	bl	8003ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800143c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001440:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001442:	2303      	movs	r3, #3
 8001444:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001446:	2300      	movs	r3, #0
 8001448:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800144a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800144e:	4619      	mov	r1, r3
 8001450:	481d      	ldr	r0, [pc, #116]	@ (80014c8 <HAL_ADC_MspInit+0x140>)
 8001452:	f002 fd41 	bl	8003ed8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001456:	4b1d      	ldr	r3, [pc, #116]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001458:	4a1d      	ldr	r2, [pc, #116]	@ (80014d0 <HAL_ADC_MspInit+0x148>)
 800145a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800145c:	4b1b      	ldr	r3, [pc, #108]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 800145e:	2205      	movs	r2, #5
 8001460:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001462:	4b1a      	ldr	r3, [pc, #104]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001464:	2200      	movs	r2, #0
 8001466:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001468:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 800146a:	2200      	movs	r2, #0
 800146c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800146e:	4b17      	ldr	r3, [pc, #92]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001470:	2280      	movs	r2, #128	@ 0x80
 8001472:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001476:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800147a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 800147e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001482:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001484:	4b11      	ldr	r3, [pc, #68]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001486:	2220      	movs	r2, #32
 8001488:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800148a:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001490:	480e      	ldr	r0, [pc, #56]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 8001492:	f002 f9ef 	bl	8003874 <HAL_DMA_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HAL_ADC_MspInit+0x118>
    {
      Error_Handler();
 800149c:	f7ff ff4a 	bl	8001334 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a0a      	ldr	r2, [pc, #40]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 80014a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80014a6:	4a09      	ldr	r2, [pc, #36]	@ (80014cc <HAL_ADC_MspInit+0x144>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2100      	movs	r1, #0
 80014b0:	2012      	movs	r0, #18
 80014b2:	f002 f9aa 	bl	800380a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80014b6:	2012      	movs	r0, #18
 80014b8:	f002 f9c1 	bl	800383e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014bc:	bf00      	nop
 80014be:	3780      	adds	r7, #128	@ 0x80
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40021000 	.word	0x40021000
 80014c8:	48000400 	.word	0x48000400
 80014cc:	20000098 	.word	0x20000098
 80014d0:	40020008 	.word	0x40020008

080014d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b09e      	sub	sp, #120	@ 0x78
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014ec:	f107 0310 	add.w	r3, r7, #16
 80014f0:	2254      	movs	r2, #84	@ 0x54
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f006 feb3 	bl	8008260 <memset>
  if(huart->Instance==LPUART1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a23      	ldr	r2, [pc, #140]	@ (800158c <HAL_UART_MspInit+0xb8>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d13e      	bne.n	8001582 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001504:	2320      	movs	r3, #32
 8001506:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001508:	2300      	movs	r3, #0
 800150a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4618      	mov	r0, r3
 8001512:	f003 fc75 	bl	8004e00 <HAL_RCCEx_PeriphCLKConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800151c:	f7ff ff0a 	bl	8001334 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 8001522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001524:	4a1a      	ldr	r2, [pc, #104]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800152c:	4b18      	ldr	r3, [pc, #96]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 800152e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001538:	4b15      	ldr	r3, [pc, #84]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 800153a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153c:	4a14      	ldr	r2, [pc, #80]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 800153e:	f043 0301 	orr.w	r3, r3, #1
 8001542:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <HAL_UART_MspInit+0xbc>)
 8001546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001550:	230c      	movs	r3, #12
 8001552:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001560:	230c      	movs	r3, #12
 8001562:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001568:	4619      	mov	r1, r3
 800156a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800156e:	f002 fcb3 	bl	8003ed8 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	205b      	movs	r0, #91	@ 0x5b
 8001578:	f002 f947 	bl	800380a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800157c:	205b      	movs	r0, #91	@ 0x5b
 800157e:	f002 f95e 	bl	800383e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001582:	bf00      	nop
 8001584:	3778      	adds	r7, #120	@ 0x78
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40008000 	.word	0x40008000
 8001590:	40021000 	.word	0x40021000

08001594 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a2c      	ldr	r2, [pc, #176]	@ (8001654 <HAL_TIM_Base_MspInit+0xc0>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d10c      	bne.n	80015c0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015aa:	4a2b      	ldr	r2, [pc, #172]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80015b2:	4b29      	ldr	r3, [pc, #164]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015ba:	617b      	str	r3, [r7, #20]
 80015bc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80015be:	e044      	b.n	800164a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015c8:	d114      	bne.n	80015f4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ca:	4b23      	ldr	r3, [pc, #140]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ce:	4a22      	ldr	r2, [pc, #136]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015d6:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 80015d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	201c      	movs	r0, #28
 80015e8:	f002 f90f 	bl	800380a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015ec:	201c      	movs	r0, #28
 80015ee:	f002 f926 	bl	800383e <HAL_NVIC_EnableIRQ>
}
 80015f2:	e02a      	b.n	800164a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a18      	ldr	r2, [pc, #96]	@ (800165c <HAL_TIM_Base_MspInit+0xc8>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d114      	bne.n	8001628 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80015fe:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 8001600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001602:	4a15      	ldr	r2, [pc, #84]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	6593      	str	r3, [r2, #88]	@ 0x58
 800160a:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 800160c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001616:	2200      	movs	r2, #0
 8001618:	2100      	movs	r1, #0
 800161a:	201d      	movs	r0, #29
 800161c:	f002 f8f5 	bl	800380a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001620:	201d      	movs	r0, #29
 8001622:	f002 f90c 	bl	800383e <HAL_NVIC_EnableIRQ>
}
 8001626:	e010      	b.n	800164a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <HAL_TIM_Base_MspInit+0xcc>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d10b      	bne.n	800164a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <HAL_TIM_Base_MspInit+0xc4>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	f003 0304 	and.w	r3, r3, #4
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
}
 800164a:	bf00      	nop
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40012c00 	.word	0x40012c00
 8001658:	40021000 	.word	0x40021000
 800165c:	40000400 	.word	0x40000400
 8001660:	40000800 	.word	0x40000800

08001664 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	@ 0x28
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0314 	add.w	r3, r7, #20
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
 800167a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a25      	ldr	r2, [pc, #148]	@ (8001718 <HAL_TIM_Encoder_MspInit+0xb4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d144      	bne.n	8001710 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001686:	4b25      	ldr	r3, [pc, #148]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168a:	4a24      	ldr	r2, [pc, #144]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 800168c:	f043 0308 	orr.w	r3, r3, #8
 8001690:	6593      	str	r3, [r2, #88]	@ 0x58
 8001692:	4b22      	ldr	r3, [pc, #136]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 8001694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	613b      	str	r3, [r7, #16]
 800169c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b1f      	ldr	r3, [pc, #124]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	4a1e      	ldr	r2, [pc, #120]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016aa:	4b1c      	ldr	r3, [pc, #112]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	4a18      	ldr	r2, [pc, #96]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016bc:	f043 0304 	orr.w	r3, r3, #4
 80016c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c2:	4b16      	ldr	r3, [pc, #88]	@ (800171c <HAL_TIM_Encoder_MspInit+0xb8>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	f003 0304 	and.w	r3, r3, #4
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PB2     ------> TIM5_CH1
    PC12     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016ce:	2304      	movs	r3, #4
 80016d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	2302      	movs	r3, #2
 80016d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016da:	2300      	movs	r3, #0
 80016dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80016de:	2302      	movs	r3, #2
 80016e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	480d      	ldr	r0, [pc, #52]	@ (8001720 <HAL_TIM_Encoder_MspInit+0xbc>)
 80016ea:	f002 fbf5 	bl	8003ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80016ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f4:	2302      	movs	r3, #2
 80016f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fc:	2300      	movs	r3, #0
 80016fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8001700:	2301      	movs	r3, #1
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001704:	f107 0314 	add.w	r3, r7, #20
 8001708:	4619      	mov	r1, r3
 800170a:	4806      	ldr	r0, [pc, #24]	@ (8001724 <HAL_TIM_Encoder_MspInit+0xc0>)
 800170c:	f002 fbe4 	bl	8003ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001710:	bf00      	nop
 8001712:	3728      	adds	r7, #40	@ 0x28
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40000c00 	.word	0x40000c00
 800171c:	40021000 	.word	0x40021000
 8001720:	48000400 	.word	0x48000400
 8001724:	48000800 	.word	0x48000800

08001728 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a23      	ldr	r2, [pc, #140]	@ (80017d4 <HAL_TIM_MspPostInit+0xac>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d11c      	bne.n	8001784 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800174a:	4b23      	ldr	r3, [pc, #140]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	4a22      	ldr	r2, [pc, #136]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001756:	4b20      	ldr	r3, [pc, #128]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 8001758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175a:	f003 0304 	and.w	r3, r3, #4
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001762:	2303      	movs	r3, #3
 8001764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001766:	2302      	movs	r3, #2
 8001768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001772:	2302      	movs	r3, #2
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	4817      	ldr	r0, [pc, #92]	@ (80017dc <HAL_TIM_MspPostInit+0xb4>)
 800177e:	f002 fbab 	bl	8003ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001782:	e022      	b.n	80017ca <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM4)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a15      	ldr	r2, [pc, #84]	@ (80017e0 <HAL_TIM_MspPostInit+0xb8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d11d      	bne.n	80017ca <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800178e:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	4a11      	ldr	r2, [pc, #68]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800179a:	4b0f      	ldr	r3, [pc, #60]	@ (80017d8 <HAL_TIM_MspPostInit+0xb0>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017a6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80017aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ac:	2302      	movs	r3, #2
 80017ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80017b8:	230a      	movs	r3, #10
 80017ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	4619      	mov	r1, r3
 80017c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c6:	f002 fb87 	bl	8003ed8 <HAL_GPIO_Init>
}
 80017ca:	bf00      	nop
 80017cc:	3728      	adds	r7, #40	@ 0x28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40012c00 	.word	0x40012c00
 80017d8:	40021000 	.word	0x40021000
 80017dc:	48000800 	.word	0x48000800
 80017e0:	40000800 	.word	0x40000800

080017e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <NMI_Handler+0x4>

080017ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <HardFault_Handler+0x4>

080017f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <MemManage_Handler+0x4>

080017fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <BusFault_Handler+0x4>

08001804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <UsageFault_Handler+0x4>

0800180c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181a:	b480      	push	{r7}
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800183a:	f000 f8cb 	bl	80019d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001848:	4802      	ldr	r0, [pc, #8]	@ (8001854 <DMA1_Channel1_IRQHandler+0x10>)
 800184a:	f002 f9f6 	bl	8003c3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000098 	.word	0x20000098

08001858 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <ADC1_2_IRQHandler+0x10>)
 800185e:	f000 fda7 	bl	80023b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	2000002c 	.word	0x2000002c

0800186c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001870:	4802      	ldr	r0, [pc, #8]	@ (800187c <TIM2_IRQHandler+0x10>)
 8001872:	f004 f8fb 	bl	8005a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200001d8 	.word	0x200001d8

08001880 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001884:	4802      	ldr	r0, [pc, #8]	@ (8001890 <TIM3_IRQHandler+0x10>)
 8001886:	f004 f8f1 	bl	8005a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000224 	.word	0x20000224

08001894 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001898:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800189c:	f002 fcb6 	bl	800420c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80018a8:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <LPUART1_IRQHandler+0x10>)
 80018aa:	f005 fae1 	bl	8006e70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200000f8 	.word	0x200000f8

080018b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018bc:	4b06      	ldr	r3, [pc, #24]	@ (80018d8 <SystemInit+0x20>)
 80018be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018c2:	4a05      	ldr	r2, [pc, #20]	@ (80018d8 <SystemInit+0x20>)
 80018c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018dc:	480d      	ldr	r0, [pc, #52]	@ (8001914 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018e0:	f7ff ffea 	bl	80018b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018e4:	480c      	ldr	r0, [pc, #48]	@ (8001918 <LoopForever+0x6>)
  ldr r1, =_edata
 80018e6:	490d      	ldr	r1, [pc, #52]	@ (800191c <LoopForever+0xa>)
  ldr r2, =_sidata
 80018e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001920 <LoopForever+0xe>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80018ec:	e002      	b.n	80018f4 <LoopCopyDataInit>

080018ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018f2:	3304      	adds	r3, #4

080018f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018f8:	d3f9      	bcc.n	80018ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001928 <LoopForever+0x16>)
  movs r3, #0
 80018fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001900:	e001      	b.n	8001906 <LoopFillZerobss>

08001902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001904:	3204      	adds	r2, #4

08001906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001908:	d3fb      	bcc.n	8001902 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800190a:	f006 fcb1 	bl	8008270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800190e:	f7fe fdfb 	bl	8000508 <main>

08001912 <LoopForever>:

LoopForever:
    b LoopForever
 8001912:	e7fe      	b.n	8001912 <LoopForever>
  ldr   r0, =_estack
 8001914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800191c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001920:	08008320 	.word	0x08008320
  ldr r2, =_sbss
 8001924:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001928:	20000374 	.word	0x20000374

0800192c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800192c:	e7fe      	b.n	800192c <ADC3_IRQHandler>

0800192e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001934:	2300      	movs	r3, #0
 8001936:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001938:	2003      	movs	r0, #3
 800193a:	f001 ff5b 	bl	80037f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800193e:	2000      	movs	r0, #0
 8001940:	f000 f80e 	bl	8001960 <HAL_InitTick>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d002      	beq.n	8001950 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	71fb      	strb	r3, [r7, #7]
 800194e:	e001      	b.n	8001954 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001950:	f7ff fcf6 	bl	8001340 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001954:	79fb      	ldrb	r3, [r7, #7]

}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800196c:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <HAL_InitTick+0x68>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d022      	beq.n	80019ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001974:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <HAL_InitTick+0x6c>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b13      	ldr	r3, [pc, #76]	@ (80019c8 <HAL_InitTick+0x68>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001980:	fbb1 f3f3 	udiv	r3, r1, r3
 8001984:	fbb2 f3f3 	udiv	r3, r2, r3
 8001988:	4618      	mov	r0, r3
 800198a:	f001 ff66 	bl	800385a <HAL_SYSTICK_Config>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d10f      	bne.n	80019b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b0f      	cmp	r3, #15
 8001998:	d809      	bhi.n	80019ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800199a:	2200      	movs	r2, #0
 800199c:	6879      	ldr	r1, [r7, #4]
 800199e:	f04f 30ff 	mov.w	r0, #4294967295
 80019a2:	f001 ff32 	bl	800380a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <HAL_InitTick+0x70>)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	e007      	b.n	80019be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	73fb      	strb	r3, [r7, #15]
 80019b2:	e004      	b.n	80019be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
 80019b8:	e001      	b.n	80019be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019be:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000000c 	.word	0x2000000c
 80019cc:	20000004 	.word	0x20000004
 80019d0:	20000008 	.word	0x20000008

080019d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019d8:	4b05      	ldr	r3, [pc, #20]	@ (80019f0 <HAL_IncTick+0x1c>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b05      	ldr	r3, [pc, #20]	@ (80019f4 <HAL_IncTick+0x20>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4413      	add	r3, r2
 80019e2:	4a03      	ldr	r2, [pc, #12]	@ (80019f0 <HAL_IncTick+0x1c>)
 80019e4:	6013      	str	r3, [r2, #0]
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	20000370 	.word	0x20000370
 80019f4:	2000000c 	.word	0x2000000c

080019f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return uwTick;
 80019fc:	4b03      	ldr	r3, [pc, #12]	@ (8001a0c <HAL_GetTick+0x14>)
 80019fe:	681b      	ldr	r3, [r3, #0]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000370 	.word	0x20000370

08001a10 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	431a      	orrs	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	609a      	str	r2, [r3, #8]
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	431a      	orrs	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	370c      	adds	r7, #12
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
 8001a84:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	3360      	adds	r3, #96	@ 0x60
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b08      	ldr	r3, [pc, #32]	@ (8001abc <LL_ADC_SetOffset+0x44>)
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001aa2:	683a      	ldr	r2, [r7, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ab0:	bf00      	nop
 8001ab2:	371c      	adds	r7, #28
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	03fff000 	.word	0x03fff000

08001ac0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3360      	adds	r3, #96	@ 0x60
 8001ace:	461a      	mov	r2, r3
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	4413      	add	r3, r2
 8001ad6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3360      	adds	r3, #96	@ 0x60
 8001afc:	461a      	mov	r2, r3
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	4413      	add	r3, r2
 8001b04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	431a      	orrs	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b16:	bf00      	nop
 8001b18:	371c      	adds	r7, #28
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b087      	sub	sp, #28
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	60f8      	str	r0, [r7, #12]
 8001b2a:	60b9      	str	r1, [r7, #8]
 8001b2c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3360      	adds	r3, #96	@ 0x60
 8001b32:	461a      	mov	r2, r3
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	431a      	orrs	r2, r3
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001b4c:	bf00      	nop
 8001b4e:	371c      	adds	r7, #28
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b087      	sub	sp, #28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	3360      	adds	r3, #96	@ 0x60
 8001b68:	461a      	mov	r2, r3
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	4413      	add	r3, r2
 8001b70:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001b82:	bf00      	nop
 8001b84:	371c      	adds	r7, #28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	615a      	str	r2, [r3, #20]
}
 8001ba8:	bf00      	nop
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b087      	sub	sp, #28
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	3330      	adds	r3, #48	@ 0x30
 8001bea:	461a      	mov	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	0a1b      	lsrs	r3, r3, #8
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	f003 030c 	and.w	r3, r3, #12
 8001bf6:	4413      	add	r3, r2
 8001bf8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	211f      	movs	r1, #31
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	43db      	mvns	r3, r3
 8001c0c:	401a      	ands	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	0e9b      	lsrs	r3, r3, #26
 8001c12:	f003 011f 	and.w	r1, r3, #31
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	f003 031f 	and.w	r3, r3, #31
 8001c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c20:	431a      	orrs	r2, r3
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001c26:	bf00      	nop
 8001c28:	371c      	adds	r7, #28
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001c4a:	2300      	movs	r3, #0
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr

08001c58 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b087      	sub	sp, #28
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	60f8      	str	r0, [r7, #12]
 8001c60:	60b9      	str	r1, [r7, #8]
 8001c62:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	3314      	adds	r3, #20
 8001c68:	461a      	mov	r2, r3
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	0e5b      	lsrs	r3, r3, #25
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	f003 0304 	and.w	r3, r3, #4
 8001c74:	4413      	add	r3, r2
 8001c76:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	0d1b      	lsrs	r3, r3, #20
 8001c80:	f003 031f 	and.w	r3, r3, #31
 8001c84:	2107      	movs	r1, #7
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	0d1b      	lsrs	r3, r3, #20
 8001c92:	f003 031f 	and.w	r3, r3, #31
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	fa01 f303 	lsl.w	r3, r1, r3
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001ca2:	bf00      	nop
 8001ca4:	371c      	adds	r7, #28
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
	...

08001cb0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cc8:	43db      	mvns	r3, r3
 8001cca:	401a      	ands	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0318 	and.w	r3, r3, #24
 8001cd2:	4908      	ldr	r1, [pc, #32]	@ (8001cf4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001cd4:	40d9      	lsrs	r1, r3
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	400b      	ands	r3, r1
 8001cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ce6:	bf00      	nop
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	0007ffff 	.word	0x0007ffff

08001cf8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f003 031f 	and.w	r3, r3, #31
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	6093      	str	r3, [r2, #8]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d68:	d101      	bne.n	8001d6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001d8c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001d98:	bf00      	nop
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001db8:	d101      	bne.n	8001dbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de0:	f043 0201 	orr.w	r2, r3, #1
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d101      	bne.n	8001e0c <LL_ADC_IsEnabled+0x18>
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e000      	b.n	8001e0e <LL_ADC_IsEnabled+0x1a>
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e2a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e2e:	f043 0204 	orr.w	r2, r3, #4
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 0304 	and.w	r3, r3, #4
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d101      	bne.n	8001e5a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	f003 0308 	and.w	r3, r3, #8
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d101      	bne.n	8001e80 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
	...

08001e90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b089      	sub	sp, #36	@ 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e1a9      	b.n	80021fe <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d109      	bne.n	8001ecc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff fa65 	bl	8001388 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff3f 	bl	8001d54 <LL_ADC_IsDeepPowerDownEnabled>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d004      	beq.n	8001ee6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff25 	bl	8001d30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff ff5a 	bl	8001da4 <LL_ADC_IsInternalRegulatorEnabled>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d115      	bne.n	8001f22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff ff3e 	bl	8001d7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f00:	4b9c      	ldr	r3, [pc, #624]	@ (8002174 <HAL_ADC_Init+0x2e4>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	099b      	lsrs	r3, r3, #6
 8001f06:	4a9c      	ldr	r2, [pc, #624]	@ (8002178 <HAL_ADC_Init+0x2e8>)
 8001f08:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0c:	099b      	lsrs	r3, r3, #6
 8001f0e:	3301      	adds	r3, #1
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f14:	e002      	b.n	8001f1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3b01      	subs	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f9      	bne.n	8001f16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff ff3c 	bl	8001da4 <LL_ADC_IsInternalRegulatorEnabled>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10d      	bne.n	8001f4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f36:	f043 0210 	orr.w	r2, r3, #16
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f42:	f043 0201 	orr.w	r2, r3, #1
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff ff75 	bl	8001e42 <LL_ADC_REG_IsConversionOngoing>
 8001f58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f040 8142 	bne.w	80021ec <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f040 813e 	bne.w	80021ec <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f78:	f043 0202 	orr.w	r2, r3, #2
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff35 	bl	8001df4 <LL_ADC_IsEnabled>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d141      	bne.n	8002014 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f98:	d004      	beq.n	8001fa4 <HAL_ADC_Init+0x114>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a77      	ldr	r2, [pc, #476]	@ (800217c <HAL_ADC_Init+0x2ec>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d10f      	bne.n	8001fc4 <HAL_ADC_Init+0x134>
 8001fa4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001fa8:	f7ff ff24 	bl	8001df4 <LL_ADC_IsEnabled>
 8001fac:	4604      	mov	r4, r0
 8001fae:	4873      	ldr	r0, [pc, #460]	@ (800217c <HAL_ADC_Init+0x2ec>)
 8001fb0:	f7ff ff20 	bl	8001df4 <LL_ADC_IsEnabled>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	4323      	orrs	r3, r4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	e012      	b.n	8001fea <HAL_ADC_Init+0x15a>
 8001fc4:	486e      	ldr	r0, [pc, #440]	@ (8002180 <HAL_ADC_Init+0x2f0>)
 8001fc6:	f7ff ff15 	bl	8001df4 <LL_ADC_IsEnabled>
 8001fca:	4604      	mov	r4, r0
 8001fcc:	486d      	ldr	r0, [pc, #436]	@ (8002184 <HAL_ADC_Init+0x2f4>)
 8001fce:	f7ff ff11 	bl	8001df4 <LL_ADC_IsEnabled>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	431c      	orrs	r4, r3
 8001fd6:	486c      	ldr	r0, [pc, #432]	@ (8002188 <HAL_ADC_Init+0x2f8>)
 8001fd8:	f7ff ff0c 	bl	8001df4 <LL_ADC_IsEnabled>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	4323      	orrs	r3, r4
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	bf0c      	ite	eq
 8001fe4:	2301      	moveq	r3, #1
 8001fe6:	2300      	movne	r3, #0
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d012      	beq.n	8002014 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ff6:	d004      	beq.n	8002002 <HAL_ADC_Init+0x172>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a5f      	ldr	r2, [pc, #380]	@ (800217c <HAL_ADC_Init+0x2ec>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d101      	bne.n	8002006 <HAL_ADC_Init+0x176>
 8002002:	4a62      	ldr	r2, [pc, #392]	@ (800218c <HAL_ADC_Init+0x2fc>)
 8002004:	e000      	b.n	8002008 <HAL_ADC_Init+0x178>
 8002006:	4a62      	ldr	r2, [pc, #392]	@ (8002190 <HAL_ADC_Init+0x300>)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	4619      	mov	r1, r3
 800200e:	4610      	mov	r0, r2
 8002010:	f7ff fcfe 	bl	8001a10 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7f5b      	ldrb	r3, [r3, #29]
 8002018:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800201e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002024:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800202a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002032:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002034:	4313      	orrs	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800203e:	2b01      	cmp	r3, #1
 8002040:	d106      	bne.n	8002050 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002046:	3b01      	subs	r3, #1
 8002048:	045b      	lsls	r3, r3, #17
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002054:	2b00      	cmp	r3, #0
 8002056:	d009      	beq.n	800206c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68da      	ldr	r2, [r3, #12]
 8002072:	4b48      	ldr	r3, [pc, #288]	@ (8002194 <HAL_ADC_Init+0x304>)
 8002074:	4013      	ands	r3, r2
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6812      	ldr	r2, [r2, #0]
 800207a:	69b9      	ldr	r1, [r7, #24]
 800207c:	430b      	orrs	r3, r1
 800207e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fee4 	bl	8001e68 <LL_ADC_INJ_IsConversionOngoing>
 80020a0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d17f      	bne.n	80021a8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d17c      	bne.n	80021a8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020b2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80020ba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80020bc:	4313      	orrs	r3, r2
 80020be:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80020ca:	f023 0302 	bic.w	r3, r3, #2
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6812      	ldr	r2, [r2, #0]
 80020d2:	69b9      	ldr	r1, [r7, #24]
 80020d4:	430b      	orrs	r3, r1
 80020d6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d017      	beq.n	8002110 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691a      	ldr	r2, [r3, #16]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80020ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80020f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6911      	ldr	r1, [r2, #16]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	430b      	orrs	r3, r1
 800210a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800210e:	e013      	b.n	8002138 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800211e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002130:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002134:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800213e:	2b01      	cmp	r3, #1
 8002140:	d12a      	bne.n	8002198 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800214c:	f023 0304 	bic.w	r3, r3, #4
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002158:	4311      	orrs	r1, r2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800215e:	4311      	orrs	r1, r2
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002164:	430a      	orrs	r2, r1
 8002166:	431a      	orrs	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f042 0201 	orr.w	r2, r2, #1
 8002170:	611a      	str	r2, [r3, #16]
 8002172:	e019      	b.n	80021a8 <HAL_ADC_Init+0x318>
 8002174:	20000004 	.word	0x20000004
 8002178:	053e2d63 	.word	0x053e2d63
 800217c:	50000100 	.word	0x50000100
 8002180:	50000400 	.word	0x50000400
 8002184:	50000500 	.word	0x50000500
 8002188:	50000600 	.word	0x50000600
 800218c:	50000300 	.word	0x50000300
 8002190:	50000700 	.word	0x50000700
 8002194:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	691a      	ldr	r2, [r3, #16]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f022 0201 	bic.w	r2, r2, #1
 80021a6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	695b      	ldr	r3, [r3, #20]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d10c      	bne.n	80021ca <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	f023 010f 	bic.w	r1, r3, #15
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	1e5a      	subs	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80021c8:	e007      	b.n	80021da <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 020f 	bic.w	r2, r2, #15
 80021d8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021de:	f023 0303 	bic.w	r3, r3, #3
 80021e2:	f043 0201 	orr.w	r2, r3, #1
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021ea:	e007      	b.n	80021fc <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f0:	f043 0210 	orr.w	r2, r3, #16
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80021fc:	7ffb      	ldrb	r3, [r7, #31]
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	@ 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd90      	pop	{r4, r7, pc}
 8002206:	bf00      	nop

08002208 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800221c:	d004      	beq.n	8002228 <HAL_ADC_Start_DMA+0x20>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a5a      	ldr	r2, [pc, #360]	@ (800238c <HAL_ADC_Start_DMA+0x184>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d101      	bne.n	800222c <HAL_ADC_Start_DMA+0x24>
 8002228:	4b59      	ldr	r3, [pc, #356]	@ (8002390 <HAL_ADC_Start_DMA+0x188>)
 800222a:	e000      	b.n	800222e <HAL_ADC_Start_DMA+0x26>
 800222c:	4b59      	ldr	r3, [pc, #356]	@ (8002394 <HAL_ADC_Start_DMA+0x18c>)
 800222e:	4618      	mov	r0, r3
 8002230:	f7ff fd62 	bl	8001cf8 <LL_ADC_GetMultimode>
 8002234:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff fe01 	bl	8001e42 <LL_ADC_REG_IsConversionOngoing>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	f040 809b 	bne.w	800237e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_ADC_Start_DMA+0x4e>
 8002252:	2302      	movs	r3, #2
 8002254:	e096      	b.n	8002384 <HAL_ADC_Start_DMA+0x17c>
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a4d      	ldr	r2, [pc, #308]	@ (8002398 <HAL_ADC_Start_DMA+0x190>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d008      	beq.n	800227a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d005      	beq.n	800227a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	2b05      	cmp	r3, #5
 8002272:	d002      	beq.n	800227a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	2b09      	cmp	r3, #9
 8002278:	d17a      	bne.n	8002370 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 ff60 	bl	8003140 <ADC_Enable>
 8002280:	4603      	mov	r3, r0
 8002282:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d16d      	bne.n	8002366 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002292:	f023 0301 	bic.w	r3, r3, #1
 8002296:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a3a      	ldr	r2, [pc, #232]	@ (800238c <HAL_ADC_Start_DMA+0x184>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d009      	beq.n	80022bc <HAL_ADC_Start_DMA+0xb4>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a3b      	ldr	r2, [pc, #236]	@ (800239c <HAL_ADC_Start_DMA+0x194>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d002      	beq.n	80022b8 <HAL_ADC_Start_DMA+0xb0>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	e003      	b.n	80022c0 <HAL_ADC_Start_DMA+0xb8>
 80022b8:	4b39      	ldr	r3, [pc, #228]	@ (80023a0 <HAL_ADC_Start_DMA+0x198>)
 80022ba:	e001      	b.n	80022c0 <HAL_ADC_Start_DMA+0xb8>
 80022bc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d002      	beq.n	80022ce <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d105      	bne.n	80022da <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d006      	beq.n	80022f4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ea:	f023 0206 	bic.w	r2, r3, #6
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80022f2:	e002      	b.n	80022fa <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2200      	movs	r2, #0
 80022f8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022fe:	4a29      	ldr	r2, [pc, #164]	@ (80023a4 <HAL_ADC_Start_DMA+0x19c>)
 8002300:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002306:	4a28      	ldr	r2, [pc, #160]	@ (80023a8 <HAL_ADC_Start_DMA+0x1a0>)
 8002308:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800230e:	4a27      	ldr	r2, [pc, #156]	@ (80023ac <HAL_ADC_Start_DMA+0x1a4>)
 8002310:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	221c      	movs	r2, #28
 8002318:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f042 0210 	orr.w	r2, r2, #16
 8002330:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	68da      	ldr	r2, [r3, #12]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f042 0201 	orr.w	r2, r2, #1
 8002340:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3340      	adds	r3, #64	@ 0x40
 800234c:	4619      	mov	r1, r3
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f001 fb37 	bl	80039c4 <HAL_DMA_Start_IT>
 8002356:	4603      	mov	r3, r0
 8002358:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fd5b 	bl	8001e1a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002364:	e00d      	b.n	8002382 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800236e:	e008      	b.n	8002382 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800237c:	e001      	b.n	8002382 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800237e:	2302      	movs	r3, #2
 8002380:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002382:	7dfb      	ldrb	r3, [r7, #23]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	50000100 	.word	0x50000100
 8002390:	50000300 	.word	0x50000300
 8002394:	50000700 	.word	0x50000700
 8002398:	50000600 	.word	0x50000600
 800239c:	50000500 	.word	0x50000500
 80023a0:	50000400 	.word	0x50000400
 80023a4:	0800326d 	.word	0x0800326d
 80023a8:	08003345 	.word	0x08003345
 80023ac:	08003361 	.word	0x08003361

080023b0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b08a      	sub	sp, #40	@ 0x28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80023b8:	2300      	movs	r3, #0
 80023ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023d4:	d004      	beq.n	80023e0 <HAL_ADC_IRQHandler+0x30>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a8e      	ldr	r2, [pc, #568]	@ (8002614 <HAL_ADC_IRQHandler+0x264>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d101      	bne.n	80023e4 <HAL_ADC_IRQHandler+0x34>
 80023e0:	4b8d      	ldr	r3, [pc, #564]	@ (8002618 <HAL_ADC_IRQHandler+0x268>)
 80023e2:	e000      	b.n	80023e6 <HAL_ADC_IRQHandler+0x36>
 80023e4:	4b8d      	ldr	r3, [pc, #564]	@ (800261c <HAL_ADC_IRQHandler+0x26c>)
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fc86 	bl	8001cf8 <LL_ADC_GetMultimode>
 80023ec:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	f003 0302 	and.w	r3, r3, #2
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d017      	beq.n	8002428 <HAL_ADC_IRQHandler+0x78>
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d012      	beq.n	8002428 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	2b00      	cmp	r3, #0
 800240c:	d105      	bne.n	800241a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002412:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f001 f808 	bl	8003430 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2202      	movs	r2, #2
 8002426:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b00      	cmp	r3, #0
 8002430:	d004      	beq.n	800243c <HAL_ADC_IRQHandler+0x8c>
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b00      	cmp	r3, #0
 800243a:	d10b      	bne.n	8002454 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 8094 	beq.w	8002570 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	f003 0308 	and.w	r3, r3, #8
 800244e:	2b00      	cmp	r3, #0
 8002450:	f000 808e 	beq.w	8002570 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002458:	f003 0310 	and.w	r3, r3, #16
 800245c:	2b00      	cmp	r3, #0
 800245e:	d105      	bne.n	800246c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002464:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff fb9f 	bl	8001bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d072      	beq.n	8002562 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a64      	ldr	r2, [pc, #400]	@ (8002614 <HAL_ADC_IRQHandler+0x264>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d009      	beq.n	800249a <HAL_ADC_IRQHandler+0xea>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a65      	ldr	r2, [pc, #404]	@ (8002620 <HAL_ADC_IRQHandler+0x270>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d002      	beq.n	8002496 <HAL_ADC_IRQHandler+0xe6>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	e003      	b.n	800249e <HAL_ADC_IRQHandler+0xee>
 8002496:	4b63      	ldr	r3, [pc, #396]	@ (8002624 <HAL_ADC_IRQHandler+0x274>)
 8002498:	e001      	b.n	800249e <HAL_ADC_IRQHandler+0xee>
 800249a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d008      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d005      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	2b05      	cmp	r3, #5
 80024b0:	d002      	beq.n	80024b8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2b09      	cmp	r3, #9
 80024b6:	d104      	bne.n	80024c2 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	623b      	str	r3, [r7, #32]
 80024c0:	e014      	b.n	80024ec <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a53      	ldr	r2, [pc, #332]	@ (8002614 <HAL_ADC_IRQHandler+0x264>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d009      	beq.n	80024e0 <HAL_ADC_IRQHandler+0x130>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a53      	ldr	r2, [pc, #332]	@ (8002620 <HAL_ADC_IRQHandler+0x270>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d002      	beq.n	80024dc <HAL_ADC_IRQHandler+0x12c>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	e003      	b.n	80024e4 <HAL_ADC_IRQHandler+0x134>
 80024dc:	4b51      	ldr	r3, [pc, #324]	@ (8002624 <HAL_ADC_IRQHandler+0x274>)
 80024de:	e001      	b.n	80024e4 <HAL_ADC_IRQHandler+0x134>
 80024e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80024e4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80024ec:	6a3b      	ldr	r3, [r7, #32]
 80024ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d135      	bne.n	8002562 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	2b08      	cmp	r3, #8
 8002502:	d12e      	bne.n	8002562 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff fc9a 	bl	8001e42 <LL_ADC_REG_IsConversionOngoing>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d11a      	bne.n	800254a <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f022 020c 	bic.w	r2, r2, #12
 8002522:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002528:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002534:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d112      	bne.n	8002562 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002540:	f043 0201 	orr.w	r2, r3, #1
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002548:	e00b      	b.n	8002562 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254e:	f043 0210 	orr.w	r2, r3, #16
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800255a:	f043 0201 	orr.w	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f984 	bl	8002870 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	220c      	movs	r2, #12
 800256e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f003 0320 	and.w	r3, r3, #32
 8002576:	2b00      	cmp	r3, #0
 8002578:	d004      	beq.n	8002584 <HAL_ADC_IRQHandler+0x1d4>
 800257a:	69bb      	ldr	r3, [r7, #24]
 800257c:	f003 0320 	and.w	r3, r3, #32
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10b      	bne.n	800259c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 80b3 	beq.w	80026f6 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	f000 80ad 	beq.w	80026f6 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d105      	bne.n	80025b4 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025ac:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff fb3a 	bl	8001c32 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80025be:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff faf5 	bl	8001bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025ca:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a10      	ldr	r2, [pc, #64]	@ (8002614 <HAL_ADC_IRQHandler+0x264>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d009      	beq.n	80025ea <HAL_ADC_IRQHandler+0x23a>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a11      	ldr	r2, [pc, #68]	@ (8002620 <HAL_ADC_IRQHandler+0x270>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d002      	beq.n	80025e6 <HAL_ADC_IRQHandler+0x236>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	e003      	b.n	80025ee <HAL_ADC_IRQHandler+0x23e>
 80025e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002624 <HAL_ADC_IRQHandler+0x274>)
 80025e8:	e001      	b.n	80025ee <HAL_ADC_IRQHandler+0x23e>
 80025ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d008      	beq.n	8002608 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d002      	beq.n	8002608 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b07      	cmp	r3, #7
 8002606:	d10f      	bne.n	8002628 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	623b      	str	r3, [r7, #32]
 8002610:	e01f      	b.n	8002652 <HAL_ADC_IRQHandler+0x2a2>
 8002612:	bf00      	nop
 8002614:	50000100 	.word	0x50000100
 8002618:	50000300 	.word	0x50000300
 800261c:	50000700 	.word	0x50000700
 8002620:	50000500 	.word	0x50000500
 8002624:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a8b      	ldr	r2, [pc, #556]	@ (800285c <HAL_ADC_IRQHandler+0x4ac>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d009      	beq.n	8002646 <HAL_ADC_IRQHandler+0x296>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a8a      	ldr	r2, [pc, #552]	@ (8002860 <HAL_ADC_IRQHandler+0x4b0>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d002      	beq.n	8002642 <HAL_ADC_IRQHandler+0x292>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	e003      	b.n	800264a <HAL_ADC_IRQHandler+0x29a>
 8002642:	4b88      	ldr	r3, [pc, #544]	@ (8002864 <HAL_ADC_IRQHandler+0x4b4>)
 8002644:	e001      	b.n	800264a <HAL_ADC_IRQHandler+0x29a>
 8002646:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800264a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d047      	beq.n	80026e8 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002658:	6a3b      	ldr	r3, [r7, #32]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d007      	beq.n	8002672 <HAL_ADC_IRQHandler+0x2c2>
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d03f      	beq.n	80026e8 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800266e:	2b00      	cmp	r3, #0
 8002670:	d13a      	bne.n	80026e8 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800267c:	2b40      	cmp	r3, #64	@ 0x40
 800267e:	d133      	bne.n	80026e8 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002680:	6a3b      	ldr	r3, [r7, #32]
 8002682:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d12e      	bne.n	80026e8 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff fbea 	bl	8001e68 <LL_ADC_INJ_IsConversionOngoing>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d11a      	bne.n	80026d0 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80026a8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d112      	bne.n	80026e8 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80026ce:	e00b      	b.n	80026e8 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d4:	f043 0210 	orr.w	r2, r3, #16
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026e0:	f043 0201 	orr.w	r2, r3, #1
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f000 fe79 	bl	80033e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2260      	movs	r2, #96	@ 0x60
 80026f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d011      	beq.n	8002724 <HAL_ADC_IRQHandler+0x374>
 8002700:	69bb      	ldr	r3, [r7, #24]
 8002702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00c      	beq.n	8002724 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800270e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 f8be 	bl	8002898 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2280      	movs	r2, #128	@ 0x80
 8002722:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272a:	2b00      	cmp	r3, #0
 800272c:	d012      	beq.n	8002754 <HAL_ADC_IRQHandler+0x3a4>
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00d      	beq.n	8002754 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800273c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 fe5f 	bl	8003408 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002752:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800275a:	2b00      	cmp	r3, #0
 800275c:	d012      	beq.n	8002784 <HAL_ADC_IRQHandler+0x3d4>
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00d      	beq.n	8002784 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 fe51 	bl	800341c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002782:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f003 0310 	and.w	r3, r3, #16
 800278a:	2b00      	cmp	r3, #0
 800278c:	d043      	beq.n	8002816 <HAL_ADC_IRQHandler+0x466>
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	d03e      	beq.n	8002816 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800279c:	2b00      	cmp	r3, #0
 800279e:	d102      	bne.n	80027a6 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 80027a0:	2301      	movs	r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027a4:	e021      	b.n	80027ea <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d015      	beq.n	80027d8 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027b4:	d004      	beq.n	80027c0 <HAL_ADC_IRQHandler+0x410>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a28      	ldr	r2, [pc, #160]	@ (800285c <HAL_ADC_IRQHandler+0x4ac>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d101      	bne.n	80027c4 <HAL_ADC_IRQHandler+0x414>
 80027c0:	4b29      	ldr	r3, [pc, #164]	@ (8002868 <HAL_ADC_IRQHandler+0x4b8>)
 80027c2:	e000      	b.n	80027c6 <HAL_ADC_IRQHandler+0x416>
 80027c4:	4b29      	ldr	r3, [pc, #164]	@ (800286c <HAL_ADC_IRQHandler+0x4bc>)
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff faa4 	bl	8001d14 <LL_ADC_GetMultiDMATransfer>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80027d2:	2301      	movs	r3, #1
 80027d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80027d6:	e008      	b.n	80027ea <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80027e6:	2301      	movs	r3, #1
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d10e      	bne.n	800280e <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002800:	f043 0202 	orr.w	r2, r3, #2
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f84f 	bl	80028ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2210      	movs	r2, #16
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281c:	2b00      	cmp	r3, #0
 800281e:	d018      	beq.n	8002852 <HAL_ADC_IRQHandler+0x4a2>
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002826:	2b00      	cmp	r3, #0
 8002828:	d013      	beq.n	8002852 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800283a:	f043 0208 	orr.w	r2, r3, #8
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800284a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 fdd1 	bl	80033f4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002852:	bf00      	nop
 8002854:	3728      	adds	r7, #40	@ 0x28
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	50000100 	.word	0x50000100
 8002860:	50000500 	.word	0x50000500
 8002864:	50000400 	.word	0x50000400
 8002868:	50000300 	.word	0x50000300
 800286c:	50000700 	.word	0x50000700

08002870 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800288c:	bf00      	nop
 800288e:	370c      	adds	r7, #12
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b083      	sub	sp, #12
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b0b6      	sub	sp, #216	@ 0xd8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d102      	bne.n	80028e4 <HAL_ADC_ConfigChannel+0x24>
 80028de:	2302      	movs	r3, #2
 80028e0:	f000 bc13 	b.w	800310a <HAL_ADC_ConfigChannel+0x84a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff faa6 	bl	8001e42 <LL_ADC_REG_IsConversionOngoing>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f040 83f3 	bne.w	80030e4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	6859      	ldr	r1, [r3, #4]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	f7ff f965 	bl	8001bda <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fa94 	bl	8001e42 <LL_ADC_REG_IsConversionOngoing>
 800291a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff faa0 	bl	8001e68 <LL_ADC_INJ_IsConversionOngoing>
 8002928:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800292c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002930:	2b00      	cmp	r3, #0
 8002932:	f040 81d9 	bne.w	8002ce8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002936:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800293a:	2b00      	cmp	r3, #0
 800293c:	f040 81d4 	bne.w	8002ce8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002948:	d10f      	bne.n	800296a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6818      	ldr	r0, [r3, #0]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2200      	movs	r2, #0
 8002954:	4619      	mov	r1, r3
 8002956:	f7ff f97f 	bl	8001c58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff f913 	bl	8001b8e <LL_ADC_SetSamplingTimeCommonConfig>
 8002968:	e00e      	b.n	8002988 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6818      	ldr	r0, [r3, #0]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	6819      	ldr	r1, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	461a      	mov	r2, r3
 8002978:	f7ff f96e 	bl	8001c58 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2100      	movs	r1, #0
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff f903 	bl	8001b8e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	695a      	ldr	r2, [r3, #20]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	08db      	lsrs	r3, r3, #3
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d022      	beq.n	80029f0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	6919      	ldr	r1, [r3, #16]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80029ba:	f7ff f85d 	bl	8001a78 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6818      	ldr	r0, [r3, #0]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	461a      	mov	r2, r3
 80029cc:	f7ff f8a9 	bl	8001b22 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6818      	ldr	r0, [r3, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d102      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x126>
 80029e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029e4:	e000      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x128>
 80029e6:	2300      	movs	r3, #0
 80029e8:	461a      	mov	r2, r3
 80029ea:	f7ff f8b5 	bl	8001b58 <LL_ADC_SetOffsetSaturation>
 80029ee:	e17b      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2100      	movs	r1, #0
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7ff f862 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10a      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x15c>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff f857 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002a12:	4603      	mov	r3, r0
 8002a14:	0e9b      	lsrs	r3, r3, #26
 8002a16:	f003 021f 	and.w	r2, r3, #31
 8002a1a:	e01e      	b.n	8002a5a <HAL_ADC_ConfigChannel+0x19a>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7ff f84c 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a32:	fa93 f3a3 	rbit	r3, r3
 8002a36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002a4a:	2320      	movs	r3, #32
 8002a4c:	e004      	b.n	8002a58 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002a4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a52:	fab3 f383 	clz	r3, r3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d105      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x1b2>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	0e9b      	lsrs	r3, r3, #26
 8002a6c:	f003 031f 	and.w	r3, r3, #31
 8002a70:	e018      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x1e4>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002a7e:	fa93 f3a3 	rbit	r3, r3
 8002a82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002a86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a8a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002a8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002a96:	2320      	movs	r3, #32
 8002a98:	e004      	b.n	8002aa4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002a9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a9e:	fab3 f383 	clz	r3, r3
 8002aa2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d106      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2200      	movs	r2, #0
 8002aae:	2100      	movs	r1, #0
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff f81b 	bl	8001aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2101      	movs	r1, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe ffff 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10a      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x222>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7fe fff4 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0e9b      	lsrs	r3, r3, #26
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	e01e      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x260>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7fe ffe9 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002b00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002b08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002b10:	2320      	movs	r3, #32
 8002b12:	e004      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002b14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b18:	fab3 f383 	clz	r3, r3
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d105      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x278>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	0e9b      	lsrs	r3, r3, #26
 8002b32:	f003 031f 	and.w	r3, r3, #31
 8002b36:	e018      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x2aa>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b44:	fa93 f3a3 	rbit	r3, r3
 8002b48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002b4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002b5c:	2320      	movs	r3, #32
 8002b5e:	e004      	b.n	8002b6a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b64:	fab3 f383 	clz	r3, r3
 8002b68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d106      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2200      	movs	r2, #0
 8002b74:	2101      	movs	r1, #1
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe ffb8 	bl	8001aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2102      	movs	r1, #2
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fe ff9c 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10a      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x2e8>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2102      	movs	r1, #2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fe ff91 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	0e9b      	lsrs	r3, r3, #26
 8002ba2:	f003 021f 	and.w	r2, r3, #31
 8002ba6:	e01e      	b.n	8002be6 <HAL_ADC_ConfigChannel+0x326>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2102      	movs	r1, #2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe ff86 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bbe:	fa93 f3a3 	rbit	r3, r3
 8002bc2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002bc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002bce:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002bd6:	2320      	movs	r3, #32
 8002bd8:	e004      	b.n	8002be4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002bda:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002bde:	fab3 f383 	clz	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d105      	bne.n	8002bfe <HAL_ADC_ConfigChannel+0x33e>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	0e9b      	lsrs	r3, r3, #26
 8002bf8:	f003 031f 	and.w	r3, r3, #31
 8002bfc:	e016      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x36c>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002c10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002c16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002c1e:	2320      	movs	r3, #32
 8002c20:	e004      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002c22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d106      	bne.n	8002c3e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	2102      	movs	r1, #2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe ff57 	bl	8001aec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2103      	movs	r1, #3
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe ff3b 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d10a      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x3aa>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2103      	movs	r1, #3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7fe ff30 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002c60:	4603      	mov	r3, r0
 8002c62:	0e9b      	lsrs	r3, r3, #26
 8002c64:	f003 021f 	and.w	r2, r3, #31
 8002c68:	e017      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x3da>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2103      	movs	r1, #3
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fe ff25 	bl	8001ac0 <LL_ADC_GetOffsetChannel>
 8002c76:	4603      	mov	r3, r0
 8002c78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002c82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c84:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002c86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002c8c:	2320      	movs	r3, #32
 8002c8e:	e003      	b.n	8002c98 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002c90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c92:	fab3 f383 	clz	r3, r3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d105      	bne.n	8002cb2 <HAL_ADC_ConfigChannel+0x3f2>
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	0e9b      	lsrs	r3, r3, #26
 8002cac:	f003 031f 	and.w	r3, r3, #31
 8002cb0:	e011      	b.n	8002cd6 <HAL_ADC_ConfigChannel+0x416>
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cba:	fa93 f3a3 	rbit	r3, r3
 8002cbe:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002cca:	2320      	movs	r3, #32
 8002ccc:	e003      	b.n	8002cd6 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002cce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002cd0:	fab3 f383 	clz	r3, r3
 8002cd4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d106      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	2103      	movs	r1, #3
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe ff02 	bl	8001aec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff f881 	bl	8001df4 <LL_ADC_IsEnabled>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f040 813d 	bne.w	8002f74 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6818      	ldr	r0, [r3, #0]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	6819      	ldr	r1, [r3, #0]
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	461a      	mov	r2, r3
 8002d08:	f7fe ffd2 	bl	8001cb0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	4aa2      	ldr	r2, [pc, #648]	@ (8002f9c <HAL_ADC_ConfigChannel+0x6dc>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	f040 812e 	bne.w	8002f74 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x480>
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	0e9b      	lsrs	r3, r3, #26
 8002d2e:	3301      	adds	r3, #1
 8002d30:	f003 031f 	and.w	r3, r3, #31
 8002d34:	2b09      	cmp	r3, #9
 8002d36:	bf94      	ite	ls
 8002d38:	2301      	movls	r3, #1
 8002d3a:	2300      	movhi	r3, #0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	e019      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x4b4>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d48:	fa93 f3a3 	rbit	r3, r3
 8002d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d50:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002d52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002d58:	2320      	movs	r3, #32
 8002d5a:	e003      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002d5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d5e:	fab3 f383 	clz	r3, r3
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	3301      	adds	r3, #1
 8002d66:	f003 031f 	and.w	r3, r3, #31
 8002d6a:	2b09      	cmp	r3, #9
 8002d6c:	bf94      	ite	ls
 8002d6e:	2301      	movls	r3, #1
 8002d70:	2300      	movhi	r3, #0
 8002d72:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d079      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d107      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x4d4>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	0e9b      	lsrs	r3, r3, #26
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	069b      	lsls	r3, r3, #26
 8002d8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d92:	e015      	b.n	8002dc0 <HAL_ADC_ConfigChannel+0x500>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d9c:	fa93 f3a3 	rbit	r3, r3
 8002da0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002da2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002da4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002da6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002dac:	2320      	movs	r3, #32
 8002dae:	e003      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002db0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002db2:	fab3 f383 	clz	r3, r3
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	3301      	adds	r3, #1
 8002dba:	069b      	lsls	r3, r3, #26
 8002dbc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d109      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x520>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	0e9b      	lsrs	r3, r3, #26
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	2101      	movs	r1, #1
 8002dda:	fa01 f303 	lsl.w	r3, r1, r3
 8002dde:	e017      	b.n	8002e10 <HAL_ADC_ConfigChannel+0x550>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002de8:	fa93 f3a3 	rbit	r3, r3
 8002dec:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002dee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002df0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002df2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002df8:	2320      	movs	r3, #32
 8002dfa:	e003      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dfe:	fab3 f383 	clz	r3, r3
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	3301      	adds	r3, #1
 8002e06:	f003 031f 	and.w	r3, r3, #31
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e10:	ea42 0103 	orr.w	r1, r2, r3
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x576>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	0e9b      	lsrs	r3, r3, #26
 8002e26:	3301      	adds	r3, #1
 8002e28:	f003 021f 	and.w	r2, r3, #31
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	051b      	lsls	r3, r3, #20
 8002e34:	e018      	b.n	8002e68 <HAL_ADC_ConfigChannel+0x5a8>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002e4e:	2320      	movs	r3, #32
 8002e50:	e003      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e54:	fab3 f383 	clz	r3, r3
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f003 021f 	and.w	r2, r3, #31
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	e07e      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d107      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x5c8>
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	0e9b      	lsrs	r3, r3, #26
 8002e7e:	3301      	adds	r3, #1
 8002e80:	069b      	lsls	r3, r3, #26
 8002e82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e86:	e015      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x5f4>
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e90:	fa93 f3a3 	rbit	r3, r3
 8002e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e98:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d101      	bne.n	8002ea4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	e003      	b.n	8002eac <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	3301      	adds	r3, #1
 8002eae:	069b      	lsls	r3, r3, #26
 8002eb0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d109      	bne.n	8002ed4 <HAL_ADC_ConfigChannel+0x614>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	0e9b      	lsrs	r3, r3, #26
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f003 031f 	and.w	r3, r3, #31
 8002ecc:	2101      	movs	r1, #1
 8002ece:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed2:	e017      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x644>
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eda:	6a3b      	ldr	r3, [r7, #32]
 8002edc:	fa93 f3a3 	rbit	r3, r3
 8002ee0:	61fb      	str	r3, [r7, #28]
  return result;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d101      	bne.n	8002ef0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002eec:	2320      	movs	r3, #32
 8002eee:	e003      	b.n	8002ef8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	3301      	adds	r3, #1
 8002efa:	f003 031f 	and.w	r3, r3, #31
 8002efe:	2101      	movs	r1, #1
 8002f00:	fa01 f303 	lsl.w	r3, r1, r3
 8002f04:	ea42 0103 	orr.w	r1, r2, r3
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10d      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x670>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	0e9b      	lsrs	r3, r3, #26
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	f003 021f 	and.w	r2, r3, #31
 8002f20:	4613      	mov	r3, r2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	4413      	add	r3, r2
 8002f26:	3b1e      	subs	r3, #30
 8002f28:	051b      	lsls	r3, r3, #20
 8002f2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f2e:	e01b      	b.n	8002f68 <HAL_ADC_ConfigChannel+0x6a8>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	fa93 f3a3 	rbit	r3, r3
 8002f3c:	613b      	str	r3, [r7, #16]
  return result;
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002f48:	2320      	movs	r3, #32
 8002f4a:	e003      	b.n	8002f54 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	fab3 f383 	clz	r3, r3
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	3301      	adds	r3, #1
 8002f56:	f003 021f 	and.w	r2, r3, #31
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	3b1e      	subs	r3, #30
 8002f62:	051b      	lsls	r3, r3, #20
 8002f64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f68:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f6e:	4619      	mov	r1, r3
 8002f70:	f7fe fe72 	bl	8001c58 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	4b09      	ldr	r3, [pc, #36]	@ (8002fa0 <HAL_ADC_ConfigChannel+0x6e0>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80be 	beq.w	80030fe <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f8a:	d004      	beq.n	8002f96 <HAL_ADC_ConfigChannel+0x6d6>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a04      	ldr	r2, [pc, #16]	@ (8002fa4 <HAL_ADC_ConfigChannel+0x6e4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d10a      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x6ec>
 8002f96:	4b04      	ldr	r3, [pc, #16]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x6e8>)
 8002f98:	e009      	b.n	8002fae <HAL_ADC_ConfigChannel+0x6ee>
 8002f9a:	bf00      	nop
 8002f9c:	407f0000 	.word	0x407f0000
 8002fa0:	80080000 	.word	0x80080000
 8002fa4:	50000100 	.word	0x50000100
 8002fa8:	50000300 	.word	0x50000300
 8002fac:	4b59      	ldr	r3, [pc, #356]	@ (8003114 <HAL_ADC_ConfigChannel+0x854>)
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fe fd54 	bl	8001a5c <LL_ADC_GetCommonPathInternalCh>
 8002fb4:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a56      	ldr	r2, [pc, #344]	@ (8003118 <HAL_ADC_ConfigChannel+0x858>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d004      	beq.n	8002fcc <HAL_ADC_ConfigChannel+0x70c>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a55      	ldr	r2, [pc, #340]	@ (800311c <HAL_ADC_ConfigChannel+0x85c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d13a      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fd0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d134      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002fe0:	d005      	beq.n	8002fee <HAL_ADC_ConfigChannel+0x72e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a4e      	ldr	r2, [pc, #312]	@ (8003120 <HAL_ADC_ConfigChannel+0x860>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	f040 8085 	bne.w	80030f8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ff6:	d004      	beq.n	8003002 <HAL_ADC_ConfigChannel+0x742>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a49      	ldr	r2, [pc, #292]	@ (8003124 <HAL_ADC_ConfigChannel+0x864>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d101      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x746>
 8003002:	4a49      	ldr	r2, [pc, #292]	@ (8003128 <HAL_ADC_ConfigChannel+0x868>)
 8003004:	e000      	b.n	8003008 <HAL_ADC_ConfigChannel+0x748>
 8003006:	4a43      	ldr	r2, [pc, #268]	@ (8003114 <HAL_ADC_ConfigChannel+0x854>)
 8003008:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800300c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	f7fe fd0f 	bl	8001a36 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003018:	4b44      	ldr	r3, [pc, #272]	@ (800312c <HAL_ADC_ConfigChannel+0x86c>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	099b      	lsrs	r3, r3, #6
 800301e:	4a44      	ldr	r2, [pc, #272]	@ (8003130 <HAL_ADC_ConfigChannel+0x870>)
 8003020:	fba2 2303 	umull	r2, r3, r2, r3
 8003024:	099b      	lsrs	r3, r3, #6
 8003026:	1c5a      	adds	r2, r3, #1
 8003028:	4613      	mov	r3, r2
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003032:	e002      	b.n	800303a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3b01      	subs	r3, #1
 8003038:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1f9      	bne.n	8003034 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003040:	e05a      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a3b      	ldr	r2, [pc, #236]	@ (8003134 <HAL_ADC_ConfigChannel+0x874>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d125      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800304c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003050:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d11f      	bne.n	8003098 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a31      	ldr	r2, [pc, #196]	@ (8003124 <HAL_ADC_ConfigChannel+0x864>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d104      	bne.n	800306c <HAL_ADC_ConfigChannel+0x7ac>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a34      	ldr	r2, [pc, #208]	@ (8003138 <HAL_ADC_ConfigChannel+0x878>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d047      	beq.n	80030fc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003074:	d004      	beq.n	8003080 <HAL_ADC_ConfigChannel+0x7c0>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4a2a      	ldr	r2, [pc, #168]	@ (8003124 <HAL_ADC_ConfigChannel+0x864>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d101      	bne.n	8003084 <HAL_ADC_ConfigChannel+0x7c4>
 8003080:	4a29      	ldr	r2, [pc, #164]	@ (8003128 <HAL_ADC_ConfigChannel+0x868>)
 8003082:	e000      	b.n	8003086 <HAL_ADC_ConfigChannel+0x7c6>
 8003084:	4a23      	ldr	r2, [pc, #140]	@ (8003114 <HAL_ADC_ConfigChannel+0x854>)
 8003086:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800308a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800308e:	4619      	mov	r1, r3
 8003090:	4610      	mov	r0, r2
 8003092:	f7fe fcd0 	bl	8001a36 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003096:	e031      	b.n	80030fc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a27      	ldr	r2, [pc, #156]	@ (800313c <HAL_ADC_ConfigChannel+0x87c>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d12d      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030a2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d127      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a1c      	ldr	r2, [pc, #112]	@ (8003124 <HAL_ADC_ConfigChannel+0x864>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d022      	beq.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030c0:	d004      	beq.n	80030cc <HAL_ADC_ConfigChannel+0x80c>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a17      	ldr	r2, [pc, #92]	@ (8003124 <HAL_ADC_ConfigChannel+0x864>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d101      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x810>
 80030cc:	4a16      	ldr	r2, [pc, #88]	@ (8003128 <HAL_ADC_ConfigChannel+0x868>)
 80030ce:	e000      	b.n	80030d2 <HAL_ADC_ConfigChannel+0x812>
 80030d0:	4a10      	ldr	r2, [pc, #64]	@ (8003114 <HAL_ADC_ConfigChannel+0x854>)
 80030d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80030da:	4619      	mov	r1, r3
 80030dc:	4610      	mov	r0, r2
 80030de:	f7fe fcaa 	bl	8001a36 <LL_ADC_SetCommonPathInternalCh>
 80030e2:	e00c      	b.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e8:	f043 0220 	orr.w	r2, r3, #32
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80030f6:	e002      	b.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030f8:	bf00      	nop
 80030fa:	e000      	b.n	80030fe <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003106:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800310a:	4618      	mov	r0, r3
 800310c:	37d8      	adds	r7, #216	@ 0xd8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	50000700 	.word	0x50000700
 8003118:	c3210000 	.word	0xc3210000
 800311c:	90c00010 	.word	0x90c00010
 8003120:	50000600 	.word	0x50000600
 8003124:	50000100 	.word	0x50000100
 8003128:	50000300 	.word	0x50000300
 800312c:	20000004 	.word	0x20000004
 8003130:	053e2d63 	.word	0x053e2d63
 8003134:	c7520000 	.word	0xc7520000
 8003138:	50000500 	.word	0x50000500
 800313c:	cb840000 	.word	0xcb840000

08003140 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003148:	2300      	movs	r3, #0
 800314a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4618      	mov	r0, r3
 8003152:	f7fe fe4f 	bl	8001df4 <LL_ADC_IsEnabled>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d176      	bne.n	800324a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	4b3c      	ldr	r3, [pc, #240]	@ (8003254 <ADC_Enable+0x114>)
 8003164:	4013      	ands	r3, r2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d00d      	beq.n	8003186 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316e:	f043 0210 	orr.w	r2, r3, #16
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317a:	f043 0201 	orr.w	r2, r3, #1
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e062      	b.n	800324c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4618      	mov	r0, r3
 800318c:	f7fe fe1e 	bl	8001dcc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003198:	d004      	beq.n	80031a4 <ADC_Enable+0x64>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a2e      	ldr	r2, [pc, #184]	@ (8003258 <ADC_Enable+0x118>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <ADC_Enable+0x68>
 80031a4:	4b2d      	ldr	r3, [pc, #180]	@ (800325c <ADC_Enable+0x11c>)
 80031a6:	e000      	b.n	80031aa <ADC_Enable+0x6a>
 80031a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003260 <ADC_Enable+0x120>)
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7fe fc56 	bl	8001a5c <LL_ADC_GetCommonPathInternalCh>
 80031b0:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d013      	beq.n	80031e2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031ba:	4b2a      	ldr	r3, [pc, #168]	@ (8003264 <ADC_Enable+0x124>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	099b      	lsrs	r3, r3, #6
 80031c0:	4a29      	ldr	r2, [pc, #164]	@ (8003268 <ADC_Enable+0x128>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	099b      	lsrs	r3, r3, #6
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	4613      	mov	r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	4413      	add	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031d4:	e002      	b.n	80031dc <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	3b01      	subs	r3, #1
 80031da:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1f9      	bne.n	80031d6 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80031e2:	f7fe fc09 	bl	80019f8 <HAL_GetTick>
 80031e6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80031e8:	e028      	b.n	800323c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7fe fe00 	bl	8001df4 <LL_ADC_IsEnabled>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d104      	bne.n	8003204 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fde4 	bl	8001dcc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003204:	f7fe fbf8 	bl	80019f8 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d914      	bls.n	800323c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b01      	cmp	r3, #1
 800321e:	d00d      	beq.n	800323c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003224:	f043 0210 	orr.w	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003230:	f043 0201 	orr.w	r2, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e007      	b.n	800324c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d1cf      	bne.n	80031ea <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	8000003f 	.word	0x8000003f
 8003258:	50000100 	.word	0x50000100
 800325c:	50000300 	.word	0x50000300
 8003260:	50000700 	.word	0x50000700
 8003264:	20000004 	.word	0x20000004
 8003268:	053e2d63 	.word	0x053e2d63

0800326c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003278:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003282:	2b00      	cmp	r3, #0
 8003284:	d14b      	bne.n	800331e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800328a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0308 	and.w	r3, r3, #8
 800329c:	2b00      	cmp	r3, #0
 800329e:	d021      	beq.n	80032e4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe fc85 	bl	8001bb4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d032      	beq.n	8003316 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d12b      	bne.n	8003316 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d11f      	bne.n	8003316 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80032e2:	e018      	b.n	8003316 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d111      	bne.n	8003316 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003302:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d105      	bne.n	8003316 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330e:	f043 0201 	orr.w	r2, r3, #1
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f7ff faaa 	bl	8002870 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800331c:	e00e      	b.n	800333c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003322:	f003 0310 	and.w	r3, r3, #16
 8003326:	2b00      	cmp	r3, #0
 8003328:	d003      	beq.n	8003332 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f7ff fabe 	bl	80028ac <HAL_ADC_ErrorCallback>
}
 8003330:	e004      	b.n	800333c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	4798      	blx	r3
}
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003350:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f7ff fa96 	bl	8002884 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003358:	bf00      	nop
 800335a:	3710      	adds	r7, #16
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}

08003360 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003372:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337e:	f043 0204 	orr.w	r2, r3, #4
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f7ff fa90 	bl	80028ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800338c:	bf00      	nop
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <LL_ADC_IsEnabled>:
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <LL_ADC_IsEnabled+0x18>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <LL_ADC_IsEnabled+0x1a>
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <LL_ADC_REG_IsConversionOngoing>:
{
 80033ba:	b480      	push	{r7}
 80033bc:	b083      	sub	sp, #12
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	f003 0304 	and.w	r3, r3, #4
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d101      	bne.n	80033d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003444:	b590      	push	{r4, r7, lr}
 8003446:	b0a1      	sub	sp, #132	@ 0x84
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800345a:	2b01      	cmp	r3, #1
 800345c:	d101      	bne.n	8003462 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800345e:	2302      	movs	r3, #2
 8003460:	e0e7      	b.n	8003632 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800346a:	2300      	movs	r3, #0
 800346c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800346e:	2300      	movs	r3, #0
 8003470:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800347a:	d102      	bne.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800347c:	4b6f      	ldr	r3, [pc, #444]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	e009      	b.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a6e      	ldr	r2, [pc, #440]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d102      	bne.n	8003492 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800348c:	4b6d      	ldr	r3, [pc, #436]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800348e:	60bb      	str	r3, [r7, #8]
 8003490:	e001      	b.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003492:	2300      	movs	r3, #0
 8003494:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034a0:	f043 0220 	orr.w	r2, r3, #32
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0be      	b.n	8003632 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7ff ff7f 	bl	80033ba <LL_ADC_REG_IsConversionOngoing>
 80034bc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff ff79 	bl	80033ba <LL_ADC_REG_IsConversionOngoing>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f040 80a0 	bne.w	8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80034d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f040 809c 	bne.w	8003610 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034e0:	d004      	beq.n	80034ec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a55      	ldr	r2, [pc, #340]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d101      	bne.n	80034f0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034ec:	4b56      	ldr	r3, [pc, #344]	@ (8003648 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80034ee:	e000      	b.n	80034f2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034f0:	4b56      	ldr	r3, [pc, #344]	@ (800364c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80034f2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d04b      	beq.n	8003594 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	6859      	ldr	r1, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800350e:	035b      	lsls	r3, r3, #13
 8003510:	430b      	orrs	r3, r1
 8003512:	431a      	orrs	r2, r3
 8003514:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003516:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003520:	d004      	beq.n	800352c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a45      	ldr	r2, [pc, #276]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d10f      	bne.n	800354c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800352c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003530:	f7ff ff30 	bl	8003394 <LL_ADC_IsEnabled>
 8003534:	4604      	mov	r4, r0
 8003536:	4841      	ldr	r0, [pc, #260]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003538:	f7ff ff2c 	bl	8003394 <LL_ADC_IsEnabled>
 800353c:	4603      	mov	r3, r0
 800353e:	4323      	orrs	r3, r4
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf0c      	ite	eq
 8003544:	2301      	moveq	r3, #1
 8003546:	2300      	movne	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	e012      	b.n	8003572 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800354c:	483c      	ldr	r0, [pc, #240]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800354e:	f7ff ff21 	bl	8003394 <LL_ADC_IsEnabled>
 8003552:	4604      	mov	r4, r0
 8003554:	483b      	ldr	r0, [pc, #236]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003556:	f7ff ff1d 	bl	8003394 <LL_ADC_IsEnabled>
 800355a:	4603      	mov	r3, r0
 800355c:	431c      	orrs	r4, r3
 800355e:	483c      	ldr	r0, [pc, #240]	@ (8003650 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003560:	f7ff ff18 	bl	8003394 <LL_ADC_IsEnabled>
 8003564:	4603      	mov	r3, r0
 8003566:	4323      	orrs	r3, r4
 8003568:	2b00      	cmp	r3, #0
 800356a:	bf0c      	ite	eq
 800356c:	2301      	moveq	r3, #1
 800356e:	2300      	movne	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d056      	beq.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003576:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800357e:	f023 030f 	bic.w	r3, r3, #15
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	6811      	ldr	r1, [r2, #0]
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	6892      	ldr	r2, [r2, #8]
 800358a:	430a      	orrs	r2, r1
 800358c:	431a      	orrs	r2, r3
 800358e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003590:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003592:	e047      	b.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003594:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800359c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800359e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035a8:	d004      	beq.n	80035b4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a23      	ldr	r2, [pc, #140]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d10f      	bne.n	80035d4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80035b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80035b8:	f7ff feec 	bl	8003394 <LL_ADC_IsEnabled>
 80035bc:	4604      	mov	r4, r0
 80035be:	481f      	ldr	r0, [pc, #124]	@ (800363c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80035c0:	f7ff fee8 	bl	8003394 <LL_ADC_IsEnabled>
 80035c4:	4603      	mov	r3, r0
 80035c6:	4323      	orrs	r3, r4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	e012      	b.n	80035fa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80035d4:	481a      	ldr	r0, [pc, #104]	@ (8003640 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80035d6:	f7ff fedd 	bl	8003394 <LL_ADC_IsEnabled>
 80035da:	4604      	mov	r4, r0
 80035dc:	4819      	ldr	r0, [pc, #100]	@ (8003644 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80035de:	f7ff fed9 	bl	8003394 <LL_ADC_IsEnabled>
 80035e2:	4603      	mov	r3, r0
 80035e4:	431c      	orrs	r4, r3
 80035e6:	481a      	ldr	r0, [pc, #104]	@ (8003650 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80035e8:	f7ff fed4 	bl	8003394 <LL_ADC_IsEnabled>
 80035ec:	4603      	mov	r3, r0
 80035ee:	4323      	orrs	r3, r4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	bf0c      	ite	eq
 80035f4:	2301      	moveq	r3, #1
 80035f6:	2300      	movne	r3, #0
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d012      	beq.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003606:	f023 030f 	bic.w	r3, r3, #15
 800360a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800360c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800360e:	e009      	b.n	8003624 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003614:	f043 0220 	orr.w	r2, r3, #32
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003622:	e000      	b.n	8003626 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003624:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800362e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003632:	4618      	mov	r0, r3
 8003634:	3784      	adds	r7, #132	@ 0x84
 8003636:	46bd      	mov	sp, r7
 8003638:	bd90      	pop	{r4, r7, pc}
 800363a:	bf00      	nop
 800363c:	50000100 	.word	0x50000100
 8003640:	50000400 	.word	0x50000400
 8003644:	50000500 	.word	0x50000500
 8003648:	50000300 	.word	0x50000300
 800364c:	50000700 	.word	0x50000700
 8003650:	50000600 	.word	0x50000600

08003654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003664:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <__NVIC_SetPriorityGrouping+0x44>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003670:	4013      	ands	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800367c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003686:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <__NVIC_SetPriorityGrouping+0x44>)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	60d3      	str	r3, [r2, #12]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036a0:	4b04      	ldr	r3, [pc, #16]	@ (80036b4 <__NVIC_GetPriorityGrouping+0x18>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	0a1b      	lsrs	r3, r3, #8
 80036a6:	f003 0307 	and.w	r3, r3, #7
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	e000ed00 	.word	0xe000ed00

080036b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	db0b      	blt.n	80036e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ca:	79fb      	ldrb	r3, [r7, #7]
 80036cc:	f003 021f 	and.w	r2, r3, #31
 80036d0:	4907      	ldr	r1, [pc, #28]	@ (80036f0 <__NVIC_EnableIRQ+0x38>)
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	095b      	lsrs	r3, r3, #5
 80036d8:	2001      	movs	r0, #1
 80036da:	fa00 f202 	lsl.w	r2, r0, r2
 80036de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	e000e100 	.word	0xe000e100

080036f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	6039      	str	r1, [r7, #0]
 80036fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003704:	2b00      	cmp	r3, #0
 8003706:	db0a      	blt.n	800371e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	b2da      	uxtb	r2, r3
 800370c:	490c      	ldr	r1, [pc, #48]	@ (8003740 <__NVIC_SetPriority+0x4c>)
 800370e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003712:	0112      	lsls	r2, r2, #4
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	440b      	add	r3, r1
 8003718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800371c:	e00a      	b.n	8003734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	4908      	ldr	r1, [pc, #32]	@ (8003744 <__NVIC_SetPriority+0x50>)
 8003724:	79fb      	ldrb	r3, [r7, #7]
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	3b04      	subs	r3, #4
 800372c:	0112      	lsls	r2, r2, #4
 800372e:	b2d2      	uxtb	r2, r2
 8003730:	440b      	add	r3, r1
 8003732:	761a      	strb	r2, [r3, #24]
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	e000e100 	.word	0xe000e100
 8003744:	e000ed00 	.word	0xe000ed00

08003748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003748:	b480      	push	{r7}
 800374a:	b089      	sub	sp, #36	@ 0x24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f1c3 0307 	rsb	r3, r3, #7
 8003762:	2b04      	cmp	r3, #4
 8003764:	bf28      	it	cs
 8003766:	2304      	movcs	r3, #4
 8003768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3304      	adds	r3, #4
 800376e:	2b06      	cmp	r3, #6
 8003770:	d902      	bls.n	8003778 <NVIC_EncodePriority+0x30>
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3b03      	subs	r3, #3
 8003776:	e000      	b.n	800377a <NVIC_EncodePriority+0x32>
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800377c:	f04f 32ff 	mov.w	r2, #4294967295
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43da      	mvns	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	401a      	ands	r2, r3
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003790:	f04f 31ff 	mov.w	r1, #4294967295
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	43d9      	mvns	r1, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a0:	4313      	orrs	r3, r2
         );
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3724      	adds	r7, #36	@ 0x24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
	...

080037b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037c0:	d301      	bcc.n	80037c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037c2:	2301      	movs	r3, #1
 80037c4:	e00f      	b.n	80037e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037c6:	4a0a      	ldr	r2, [pc, #40]	@ (80037f0 <SysTick_Config+0x40>)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037ce:	210f      	movs	r1, #15
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	f7ff ff8e 	bl	80036f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037d8:	4b05      	ldr	r3, [pc, #20]	@ (80037f0 <SysTick_Config+0x40>)
 80037da:	2200      	movs	r2, #0
 80037dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037de:	4b04      	ldr	r3, [pc, #16]	@ (80037f0 <SysTick_Config+0x40>)
 80037e0:	2207      	movs	r2, #7
 80037e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	e000e010 	.word	0xe000e010

080037f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f7ff ff29 	bl	8003654 <__NVIC_SetPriorityGrouping>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b086      	sub	sp, #24
 800380e:	af00      	add	r7, sp, #0
 8003810:	4603      	mov	r3, r0
 8003812:	60b9      	str	r1, [r7, #8]
 8003814:	607a      	str	r2, [r7, #4]
 8003816:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003818:	f7ff ff40 	bl	800369c <__NVIC_GetPriorityGrouping>
 800381c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68b9      	ldr	r1, [r7, #8]
 8003822:	6978      	ldr	r0, [r7, #20]
 8003824:	f7ff ff90 	bl	8003748 <NVIC_EncodePriority>
 8003828:	4602      	mov	r2, r0
 800382a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800382e:	4611      	mov	r1, r2
 8003830:	4618      	mov	r0, r3
 8003832:	f7ff ff5f 	bl	80036f4 <__NVIC_SetPriority>
}
 8003836:	bf00      	nop
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b082      	sub	sp, #8
 8003842:	af00      	add	r7, sp, #0
 8003844:	4603      	mov	r3, r0
 8003846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384c:	4618      	mov	r0, r3
 800384e:	f7ff ff33 	bl	80036b8 <__NVIC_EnableIRQ>
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800385a:	b580      	push	{r7, lr}
 800385c:	b082      	sub	sp, #8
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ffa4 	bl	80037b0 <SysTick_Config>
 8003868:	4603      	mov	r3, r0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e08d      	b.n	80039a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	4b47      	ldr	r3, [pc, #284]	@ (80039ac <HAL_DMA_Init+0x138>)
 800388e:	429a      	cmp	r2, r3
 8003890:	d80f      	bhi.n	80038b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	461a      	mov	r2, r3
 8003898:	4b45      	ldr	r3, [pc, #276]	@ (80039b0 <HAL_DMA_Init+0x13c>)
 800389a:	4413      	add	r3, r2
 800389c:	4a45      	ldr	r2, [pc, #276]	@ (80039b4 <HAL_DMA_Init+0x140>)
 800389e:	fba2 2303 	umull	r2, r3, r2, r3
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	009a      	lsls	r2, r3, #2
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a42      	ldr	r2, [pc, #264]	@ (80039b8 <HAL_DMA_Init+0x144>)
 80038ae:	641a      	str	r2, [r3, #64]	@ 0x40
 80038b0:	e00e      	b.n	80038d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	461a      	mov	r2, r3
 80038b8:	4b40      	ldr	r3, [pc, #256]	@ (80039bc <HAL_DMA_Init+0x148>)
 80038ba:	4413      	add	r3, r2
 80038bc:	4a3d      	ldr	r2, [pc, #244]	@ (80039b4 <HAL_DMA_Init+0x140>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	091b      	lsrs	r3, r3, #4
 80038c4:	009a      	lsls	r2, r3, #2
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a3c      	ldr	r2, [pc, #240]	@ (80039c0 <HAL_DMA_Init+0x14c>)
 80038ce:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80038e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003900:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800390c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a1b      	ldr	r3, [r3, #32]
 8003912:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	4313      	orrs	r3, r2
 8003918:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f000 fa76 	bl	8003e14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003930:	d102      	bne.n	8003938 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800394c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d010      	beq.n	8003978 <HAL_DMA_Init+0x104>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b04      	cmp	r3, #4
 800395c:	d80c      	bhi.n	8003978 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 fa96 	bl	8003e90 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	e008      	b.n	800398a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40020407 	.word	0x40020407
 80039b0:	bffdfff8 	.word	0xbffdfff8
 80039b4:	cccccccd 	.word	0xcccccccd
 80039b8:	40020000 	.word	0x40020000
 80039bc:	bffdfbf8 	.word	0xbffdfbf8
 80039c0:	40020400 	.word	0x40020400

080039c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
 80039d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039d2:	2300      	movs	r3, #0
 80039d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d101      	bne.n	80039e4 <HAL_DMA_Start_IT+0x20>
 80039e0:	2302      	movs	r3, #2
 80039e2:	e066      	b.n	8003ab2 <HAL_DMA_Start_IT+0xee>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d155      	bne.n	8003aa4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f022 0201 	bic.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	687a      	ldr	r2, [r7, #4]
 8003a1a:	68b9      	ldr	r1, [r7, #8]
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f9bb 	bl	8003d98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d008      	beq.n	8003a3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 020e 	orr.w	r2, r2, #14
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	e00f      	b.n	8003a5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 0204 	bic.w	r2, r2, #4
 8003a4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 020a 	orr.w	r2, r2, #10
 8003a5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d007      	beq.n	8003a7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f042 0201 	orr.w	r2, r2, #1
 8003aa0:	601a      	str	r2, [r3, #0]
 8003aa2:	e005      	b.n	8003ab0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003aac:	2302      	movs	r3, #2
 8003aae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3718      	adds	r7, #24
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003aba:	b480      	push	{r7}
 8003abc:	b085      	sub	sp, #20
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d005      	beq.n	8003ade <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2204      	movs	r2, #4
 8003ad6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
 8003adc:	e037      	b.n	8003b4e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f022 020e 	bic.w	r2, r2, #14
 8003aec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003afc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	f003 021f 	and.w	r2, r3, #31
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b20:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b2a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d00c      	beq.n	8003b4e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b42:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b4c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d00d      	beq.n	8003ba0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2204      	movs	r2, #4
 8003b88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	73fb      	strb	r3, [r7, #15]
 8003b9e:	e047      	b.n	8003c30 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 020e 	bic.w	r2, r2, #14
 8003bae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0201 	bic.w	r2, r2, #1
 8003bbe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003bce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd4:	f003 021f 	and.w	r2, r3, #31
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	2101      	movs	r1, #1
 8003bde:	fa01 f202 	lsl.w	r2, r1, r2
 8003be2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00c      	beq.n	8003c10 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003c0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
    }
  }
  return status;
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b084      	sub	sp, #16
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c56:	f003 031f 	and.w	r3, r3, #31
 8003c5a:	2204      	movs	r2, #4
 8003c5c:	409a      	lsls	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	4013      	ands	r3, r2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d026      	beq.n	8003cb4 <HAL_DMA_IRQHandler+0x7a>
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d021      	beq.n	8003cb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d107      	bne.n	8003c8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0204 	bic.w	r2, r2, #4
 8003c8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c92:	f003 021f 	and.w	r2, r3, #31
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	2104      	movs	r1, #4
 8003c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d071      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003cb2:	e06c      	b.n	8003d8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb8:	f003 031f 	and.w	r3, r3, #31
 8003cbc:	2202      	movs	r2, #2
 8003cbe:	409a      	lsls	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d02e      	beq.n	8003d26 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f003 0302 	and.w	r3, r3, #2
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d029      	beq.n	8003d26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0320 	and.w	r3, r3, #32
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d10b      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 020a 	bic.w	r2, r2, #10
 8003cee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfc:	f003 021f 	and.w	r2, r3, #31
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	2102      	movs	r1, #2
 8003d06:	fa01 f202 	lsl.w	r2, r1, r2
 8003d0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d038      	beq.n	8003d8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d24:	e033      	b.n	8003d8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	f003 031f 	and.w	r3, r3, #31
 8003d2e:	2208      	movs	r2, #8
 8003d30:	409a      	lsls	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	4013      	ands	r3, r2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d02a      	beq.n	8003d90 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d025      	beq.n	8003d90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 020e 	bic.w	r2, r2, #14
 8003d52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d58:	f003 021f 	and.w	r2, r3, #31
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d60:	2101      	movs	r1, #1
 8003d62:	fa01 f202 	lsl.w	r2, r1, r2
 8003d66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d004      	beq.n	8003d90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003d8e:	bf00      	nop
 8003d90:	bf00      	nop
}
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
 8003da4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003dae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d004      	beq.n	8003dc2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003dc0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc6:	f003 021f 	and.w	r2, r3, #31
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	2101      	movs	r1, #1
 8003dd0:	fa01 f202 	lsl.w	r2, r1, r2
 8003dd4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	683a      	ldr	r2, [r7, #0]
 8003ddc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	d108      	bne.n	8003df8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003df6:	e007      	b.n	8003e08 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	60da      	str	r2, [r3, #12]
}
 8003e08:	bf00      	nop
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b087      	sub	sp, #28
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	461a      	mov	r2, r3
 8003e22:	4b16      	ldr	r3, [pc, #88]	@ (8003e7c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d802      	bhi.n	8003e2e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003e28:	4b15      	ldr	r3, [pc, #84]	@ (8003e80 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003e2a:	617b      	str	r3, [r7, #20]
 8003e2c:	e001      	b.n	8003e32 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003e2e:	4b15      	ldr	r3, [pc, #84]	@ (8003e84 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003e30:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	3b08      	subs	r3, #8
 8003e3e:	4a12      	ldr	r2, [pc, #72]	@ (8003e88 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	091b      	lsrs	r3, r3, #4
 8003e46:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4c:	089b      	lsrs	r3, r3, #2
 8003e4e:	009a      	lsls	r2, r3, #2
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	4413      	add	r3, r2
 8003e54:	461a      	mov	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a0b      	ldr	r2, [pc, #44]	@ (8003e8c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 031f 	and.w	r3, r3, #31
 8003e66:	2201      	movs	r2, #1
 8003e68:	409a      	lsls	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e6e:	bf00      	nop
 8003e70:	371c      	adds	r7, #28
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	40020407 	.word	0x40020407
 8003e80:	40020800 	.word	0x40020800
 8003e84:	40020820 	.word	0x40020820
 8003e88:	cccccccd 	.word	0xcccccccd
 8003e8c:	40020880 	.word	0x40020880

08003e90 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ea0:	68fa      	ldr	r2, [r7, #12]
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003eb2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	3b01      	subs	r3, #1
 8003eb8:	f003 031f 	and.w	r3, r3, #31
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003ec4:	bf00      	nop
 8003ec6:	3714      	adds	r7, #20
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	1000823f 	.word	0x1000823f
 8003ed4:	40020940 	.word	0x40020940

08003ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ee6:	e15a      	b.n	800419e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	2101      	movs	r1, #1
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f000 814c 	beq.w	8004198 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d005      	beq.n	8003f18 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f14:	2b02      	cmp	r3, #2
 8003f16:	d130      	bne.n	8003f7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	2203      	movs	r2, #3
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	43db      	mvns	r3, r3
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	fa02 f303 	lsl.w	r3, r2, r3
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	693a      	ldr	r2, [r7, #16]
 8003f46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f4e:	2201      	movs	r2, #1
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	091b      	lsrs	r3, r3, #4
 8003f64:	f003 0201 	and.w	r2, r3, #1
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f003 0303 	and.w	r3, r3, #3
 8003f82:	2b03      	cmp	r3, #3
 8003f84:	d017      	beq.n	8003fb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	2203      	movs	r2, #3
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43db      	mvns	r3, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	689a      	ldr	r2, [r3, #8]
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d123      	bne.n	800400a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	08da      	lsrs	r2, r3, #3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	3208      	adds	r2, #8
 8003fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f003 0307 	and.w	r3, r3, #7
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	220f      	movs	r2, #15
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	43db      	mvns	r3, r3
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	691a      	ldr	r2, [r3, #16]
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	08da      	lsrs	r2, r3, #3
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3208      	adds	r2, #8
 8004004:	6939      	ldr	r1, [r7, #16]
 8004006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	2203      	movs	r2, #3
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	43db      	mvns	r3, r3
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4013      	ands	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 0203 	and.w	r2, r3, #3
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	4313      	orrs	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 80a6 	beq.w	8004198 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800404c:	4b5b      	ldr	r3, [pc, #364]	@ (80041bc <HAL_GPIO_Init+0x2e4>)
 800404e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004050:	4a5a      	ldr	r2, [pc, #360]	@ (80041bc <HAL_GPIO_Init+0x2e4>)
 8004052:	f043 0301 	orr.w	r3, r3, #1
 8004056:	6613      	str	r3, [r2, #96]	@ 0x60
 8004058:	4b58      	ldr	r3, [pc, #352]	@ (80041bc <HAL_GPIO_Init+0x2e4>)
 800405a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004064:	4a56      	ldr	r2, [pc, #344]	@ (80041c0 <HAL_GPIO_Init+0x2e8>)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	089b      	lsrs	r3, r3, #2
 800406a:	3302      	adds	r3, #2
 800406c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004070:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	220f      	movs	r2, #15
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800408e:	d01f      	beq.n	80040d0 <HAL_GPIO_Init+0x1f8>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a4c      	ldr	r2, [pc, #304]	@ (80041c4 <HAL_GPIO_Init+0x2ec>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d019      	beq.n	80040cc <HAL_GPIO_Init+0x1f4>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a4b      	ldr	r2, [pc, #300]	@ (80041c8 <HAL_GPIO_Init+0x2f0>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d013      	beq.n	80040c8 <HAL_GPIO_Init+0x1f0>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a4a      	ldr	r2, [pc, #296]	@ (80041cc <HAL_GPIO_Init+0x2f4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d00d      	beq.n	80040c4 <HAL_GPIO_Init+0x1ec>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a49      	ldr	r2, [pc, #292]	@ (80041d0 <HAL_GPIO_Init+0x2f8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d007      	beq.n	80040c0 <HAL_GPIO_Init+0x1e8>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a48      	ldr	r2, [pc, #288]	@ (80041d4 <HAL_GPIO_Init+0x2fc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d101      	bne.n	80040bc <HAL_GPIO_Init+0x1e4>
 80040b8:	2305      	movs	r3, #5
 80040ba:	e00a      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040bc:	2306      	movs	r3, #6
 80040be:	e008      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040c0:	2304      	movs	r3, #4
 80040c2:	e006      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040c4:	2303      	movs	r3, #3
 80040c6:	e004      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040c8:	2302      	movs	r3, #2
 80040ca:	e002      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040cc:	2301      	movs	r3, #1
 80040ce:	e000      	b.n	80040d2 <HAL_GPIO_Init+0x1fa>
 80040d0:	2300      	movs	r3, #0
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	f002 0203 	and.w	r2, r2, #3
 80040d8:	0092      	lsls	r2, r2, #2
 80040da:	4093      	lsls	r3, r2
 80040dc:	693a      	ldr	r2, [r7, #16]
 80040de:	4313      	orrs	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040e2:	4937      	ldr	r1, [pc, #220]	@ (80041c0 <HAL_GPIO_Init+0x2e8>)
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	089b      	lsrs	r3, r3, #2
 80040e8:	3302      	adds	r3, #2
 80040ea:	693a      	ldr	r2, [r7, #16]
 80040ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040f0:	4b39      	ldr	r3, [pc, #228]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	43db      	mvns	r3, r3
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4013      	ands	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d003      	beq.n	8004114 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004114:	4a30      	ldr	r2, [pc, #192]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800411a:	4b2f      	ldr	r3, [pc, #188]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	43db      	mvns	r3, r3
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	4013      	ands	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800413e:	4a26      	ldr	r2, [pc, #152]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004144:	4b24      	ldr	r3, [pc, #144]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	43db      	mvns	r3, r3
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4013      	ands	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	4313      	orrs	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004168:	4a1b      	ldr	r2, [pc, #108]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800416e:	4b1a      	ldr	r3, [pc, #104]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	43db      	mvns	r3, r3
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	4313      	orrs	r3, r2
 8004190:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004192:	4a11      	ldr	r2, [pc, #68]	@ (80041d8 <HAL_GPIO_Init+0x300>)
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	3301      	adds	r3, #1
 800419c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f47f ae9d 	bne.w	8003ee8 <HAL_GPIO_Init+0x10>
  }
}
 80041ae:	bf00      	nop
 80041b0:	bf00      	nop
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	40021000 	.word	0x40021000
 80041c0:	40010000 	.word	0x40010000
 80041c4:	48000400 	.word	0x48000400
 80041c8:	48000800 	.word	0x48000800
 80041cc:	48000c00 	.word	0x48000c00
 80041d0:	48001000 	.word	0x48001000
 80041d4:	48001400 	.word	0x48001400
 80041d8:	40010400 	.word	0x40010400

080041dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	807b      	strh	r3, [r7, #2]
 80041e8:	4613      	mov	r3, r2
 80041ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041ec:	787b      	ldrb	r3, [r7, #1]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041f2:	887a      	ldrh	r2, [r7, #2]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041f8:	e002      	b.n	8004200 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041fa:	887a      	ldrh	r2, [r7, #2]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	4603      	mov	r3, r0
 8004214:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004216:	4b08      	ldr	r3, [pc, #32]	@ (8004238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004218:	695a      	ldr	r2, [r3, #20]
 800421a:	88fb      	ldrh	r3, [r7, #6]
 800421c:	4013      	ands	r3, r2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d006      	beq.n	8004230 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004222:	4a05      	ldr	r2, [pc, #20]	@ (8004238 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004224:	88fb      	ldrh	r3, [r7, #6]
 8004226:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004228:	88fb      	ldrh	r3, [r7, #6]
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc ff36 	bl	800109c <HAL_GPIO_EXTI_Callback>
  }
}
 8004230:	bf00      	nop
 8004232:	3708      	adds	r7, #8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40010400 	.word	0x40010400

0800423c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800423c:	b480      	push	{r7}
 800423e:	b085      	sub	sp, #20
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d141      	bne.n	80042ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800424a:	4b4b      	ldr	r3, [pc, #300]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004252:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004256:	d131      	bne.n	80042bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004258:	4b47      	ldr	r3, [pc, #284]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800425a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800425e:	4a46      	ldr	r2, [pc, #280]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004264:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004268:	4b43      	ldr	r3, [pc, #268]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004270:	4a41      	ldr	r2, [pc, #260]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004272:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004276:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004278:	4b40      	ldr	r3, [pc, #256]	@ (800437c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2232      	movs	r2, #50	@ 0x32
 800427e:	fb02 f303 	mul.w	r3, r2, r3
 8004282:	4a3f      	ldr	r2, [pc, #252]	@ (8004380 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004284:	fba2 2303 	umull	r2, r3, r2, r3
 8004288:	0c9b      	lsrs	r3, r3, #18
 800428a:	3301      	adds	r3, #1
 800428c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800428e:	e002      	b.n	8004296 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	3b01      	subs	r3, #1
 8004294:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004296:	4b38      	ldr	r3, [pc, #224]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800429e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042a2:	d102      	bne.n	80042aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1f2      	bne.n	8004290 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042aa:	4b33      	ldr	r3, [pc, #204]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042b6:	d158      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e057      	b.n	800436c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042bc:	4b2e      	ldr	r3, [pc, #184]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c2:	4a2d      	ldr	r2, [pc, #180]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042cc:	e04d      	b.n	800436a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d4:	d141      	bne.n	800435a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042d6:	4b28      	ldr	r3, [pc, #160]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042e2:	d131      	bne.n	8004348 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042e4:	4b24      	ldr	r3, [pc, #144]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ea:	4a23      	ldr	r2, [pc, #140]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042f4:	4b20      	ldr	r3, [pc, #128]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042fc:	4a1e      	ldr	r2, [pc, #120]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004302:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004304:	4b1d      	ldr	r3, [pc, #116]	@ (800437c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2232      	movs	r2, #50	@ 0x32
 800430a:	fb02 f303 	mul.w	r3, r2, r3
 800430e:	4a1c      	ldr	r2, [pc, #112]	@ (8004380 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004310:	fba2 2303 	umull	r2, r3, r2, r3
 8004314:	0c9b      	lsrs	r3, r3, #18
 8004316:	3301      	adds	r3, #1
 8004318:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800431a:	e002      	b.n	8004322 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	3b01      	subs	r3, #1
 8004320:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004322:	4b15      	ldr	r3, [pc, #84]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800432a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800432e:	d102      	bne.n	8004336 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f2      	bne.n	800431c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004336:	4b10      	ldr	r3, [pc, #64]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004338:	695b      	ldr	r3, [r3, #20]
 800433a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800433e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004342:	d112      	bne.n	800436a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e011      	b.n	800436c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004348:	4b0b      	ldr	r3, [pc, #44]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800434a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800434e:	4a0a      	ldr	r2, [pc, #40]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004354:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004358:	e007      	b.n	800436a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800435a:	4b07      	ldr	r3, [pc, #28]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004362:	4a05      	ldr	r2, [pc, #20]	@ (8004378 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004364:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004368:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	40007000 	.word	0x40007000
 800437c:	20000004 	.word	0x20000004
 8004380:	431bde83 	.word	0x431bde83

08004384 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004384:	b480      	push	{r7}
 8004386:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004388:	4b05      	ldr	r3, [pc, #20]	@ (80043a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	4a04      	ldr	r2, [pc, #16]	@ (80043a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800438e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004392:	6093      	str	r3, [r2, #8]
}
 8004394:	bf00      	nop
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	40007000 	.word	0x40007000

080043a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b088      	sub	sp, #32
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e2fe      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d075      	beq.n	80044ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c2:	4b97      	ldr	r3, [pc, #604]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f003 030c 	and.w	r3, r3, #12
 80043ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043cc:	4b94      	ldr	r3, [pc, #592]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	f003 0303 	and.w	r3, r3, #3
 80043d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b0c      	cmp	r3, #12
 80043da:	d102      	bne.n	80043e2 <HAL_RCC_OscConfig+0x3e>
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	2b03      	cmp	r3, #3
 80043e0:	d002      	beq.n	80043e8 <HAL_RCC_OscConfig+0x44>
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d10b      	bne.n	8004400 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e8:	4b8d      	ldr	r3, [pc, #564]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d05b      	beq.n	80044ac <HAL_RCC_OscConfig+0x108>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d157      	bne.n	80044ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e2d9      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004408:	d106      	bne.n	8004418 <HAL_RCC_OscConfig+0x74>
 800440a:	4b85      	ldr	r3, [pc, #532]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a84      	ldr	r2, [pc, #528]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004414:	6013      	str	r3, [r2, #0]
 8004416:	e01d      	b.n	8004454 <HAL_RCC_OscConfig+0xb0>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004420:	d10c      	bne.n	800443c <HAL_RCC_OscConfig+0x98>
 8004422:	4b7f      	ldr	r3, [pc, #508]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a7e      	ldr	r2, [pc, #504]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	4b7c      	ldr	r3, [pc, #496]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a7b      	ldr	r2, [pc, #492]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004438:	6013      	str	r3, [r2, #0]
 800443a:	e00b      	b.n	8004454 <HAL_RCC_OscConfig+0xb0>
 800443c:	4b78      	ldr	r3, [pc, #480]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a77      	ldr	r2, [pc, #476]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	4b75      	ldr	r3, [pc, #468]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a74      	ldr	r2, [pc, #464]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800444e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d013      	beq.n	8004484 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800445c:	f7fd facc 	bl	80019f8 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004464:	f7fd fac8 	bl	80019f8 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b64      	cmp	r3, #100	@ 0x64
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e29e      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004476:	4b6a      	ldr	r3, [pc, #424]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0f0      	beq.n	8004464 <HAL_RCC_OscConfig+0xc0>
 8004482:	e014      	b.n	80044ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004484:	f7fd fab8 	bl	80019f8 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800448c:	f7fd fab4 	bl	80019f8 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b64      	cmp	r3, #100	@ 0x64
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e28a      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800449e:	4b60      	ldr	r3, [pc, #384]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f0      	bne.n	800448c <HAL_RCC_OscConfig+0xe8>
 80044aa:	e000      	b.n	80044ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d075      	beq.n	80045a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044ba:	4b59      	ldr	r3, [pc, #356]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f003 030c 	and.w	r3, r3, #12
 80044c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044c4:	4b56      	ldr	r3, [pc, #344]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	f003 0303 	and.w	r3, r3, #3
 80044cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	2b0c      	cmp	r3, #12
 80044d2:	d102      	bne.n	80044da <HAL_RCC_OscConfig+0x136>
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d002      	beq.n	80044e0 <HAL_RCC_OscConfig+0x13c>
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	2b04      	cmp	r3, #4
 80044de:	d11f      	bne.n	8004520 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044e0:	4b4f      	ldr	r3, [pc, #316]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <HAL_RCC_OscConfig+0x154>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d101      	bne.n	80044f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e25d      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044f8:	4b49      	ldr	r3, [pc, #292]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	061b      	lsls	r3, r3, #24
 8004506:	4946      	ldr	r1, [pc, #280]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004508:	4313      	orrs	r3, r2
 800450a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800450c:	4b45      	ldr	r3, [pc, #276]	@ (8004624 <HAL_RCC_OscConfig+0x280>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4618      	mov	r0, r3
 8004512:	f7fd fa25 	bl	8001960 <HAL_InitTick>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d043      	beq.n	80045a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e249      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d023      	beq.n	8004570 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004528:	4b3d      	ldr	r3, [pc, #244]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a3c      	ldr	r2, [pc, #240]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800452e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004532:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004534:	f7fd fa60 	bl	80019f8 <HAL_GetTick>
 8004538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800453a:	e008      	b.n	800454e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800453c:	f7fd fa5c 	bl	80019f8 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d901      	bls.n	800454e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e232      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800454e:	4b34      	ldr	r3, [pc, #208]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004556:	2b00      	cmp	r3, #0
 8004558:	d0f0      	beq.n	800453c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800455a:	4b31      	ldr	r3, [pc, #196]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	061b      	lsls	r3, r3, #24
 8004568:	492d      	ldr	r1, [pc, #180]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 800456a:	4313      	orrs	r3, r2
 800456c:	604b      	str	r3, [r1, #4]
 800456e:	e01a      	b.n	80045a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004570:	4b2b      	ldr	r3, [pc, #172]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a2a      	ldr	r2, [pc, #168]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004576:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800457a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457c:	f7fd fa3c 	bl	80019f8 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004584:	f7fd fa38 	bl	80019f8 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e20e      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004596:	4b22      	ldr	r3, [pc, #136]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x1e0>
 80045a2:	e000      	b.n	80045a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d041      	beq.n	8004636 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01c      	beq.n	80045f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b19      	ldr	r3, [pc, #100]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80045bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045c0:	4a17      	ldr	r2, [pc, #92]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80045c2:	f043 0301 	orr.w	r3, r3, #1
 80045c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ca:	f7fd fa15 	bl	80019f8 <HAL_GetTick>
 80045ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045d0:	e008      	b.n	80045e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045d2:	f7fd fa11 	bl	80019f8 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e1e7      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80045e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80045e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0ef      	beq.n	80045d2 <HAL_RCC_OscConfig+0x22e>
 80045f2:	e020      	b.n	8004636 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80045f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045fa:	4a09      	ldr	r2, [pc, #36]	@ (8004620 <HAL_RCC_OscConfig+0x27c>)
 80045fc:	f023 0301 	bic.w	r3, r3, #1
 8004600:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004604:	f7fd f9f8 	bl	80019f8 <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800460a:	e00d      	b.n	8004628 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800460c:	f7fd f9f4 	bl	80019f8 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d906      	bls.n	8004628 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e1ca      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
 800461e:	bf00      	nop
 8004620:	40021000 	.word	0x40021000
 8004624:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004628:	4b8c      	ldr	r3, [pc, #560]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800462a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1ea      	bne.n	800460c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0304 	and.w	r3, r3, #4
 800463e:	2b00      	cmp	r3, #0
 8004640:	f000 80a6 	beq.w	8004790 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004644:	2300      	movs	r3, #0
 8004646:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004648:	4b84      	ldr	r3, [pc, #528]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800464a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800464c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d101      	bne.n	8004658 <HAL_RCC_OscConfig+0x2b4>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <HAL_RCC_OscConfig+0x2b6>
 8004658:	2300      	movs	r3, #0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00d      	beq.n	800467a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800465e:	4b7f      	ldr	r3, [pc, #508]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004662:	4a7e      	ldr	r2, [pc, #504]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004668:	6593      	str	r3, [r2, #88]	@ 0x58
 800466a:	4b7c      	ldr	r3, [pc, #496]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004676:	2301      	movs	r3, #1
 8004678:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800467a:	4b79      	ldr	r3, [pc, #484]	@ (8004860 <HAL_RCC_OscConfig+0x4bc>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004682:	2b00      	cmp	r3, #0
 8004684:	d118      	bne.n	80046b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004686:	4b76      	ldr	r3, [pc, #472]	@ (8004860 <HAL_RCC_OscConfig+0x4bc>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a75      	ldr	r2, [pc, #468]	@ (8004860 <HAL_RCC_OscConfig+0x4bc>)
 800468c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004690:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004692:	f7fd f9b1 	bl	80019f8 <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800469a:	f7fd f9ad 	bl	80019f8 <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e183      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004860 <HAL_RCC_OscConfig+0x4bc>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d108      	bne.n	80046d2 <HAL_RCC_OscConfig+0x32e>
 80046c0:	4b66      	ldr	r3, [pc, #408]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046c6:	4a65      	ldr	r2, [pc, #404]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046c8:	f043 0301 	orr.w	r3, r3, #1
 80046cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046d0:	e024      	b.n	800471c <HAL_RCC_OscConfig+0x378>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b05      	cmp	r3, #5
 80046d8:	d110      	bne.n	80046fc <HAL_RCC_OscConfig+0x358>
 80046da:	4b60      	ldr	r3, [pc, #384]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e0:	4a5e      	ldr	r2, [pc, #376]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046e2:	f043 0304 	orr.w	r3, r3, #4
 80046e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046ea:	4b5c      	ldr	r3, [pc, #368]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046f0:	4a5a      	ldr	r2, [pc, #360]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046f2:	f043 0301 	orr.w	r3, r3, #1
 80046f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80046fa:	e00f      	b.n	800471c <HAL_RCC_OscConfig+0x378>
 80046fc:	4b57      	ldr	r3, [pc, #348]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80046fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004702:	4a56      	ldr	r2, [pc, #344]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004704:	f023 0301 	bic.w	r3, r3, #1
 8004708:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800470c:	4b53      	ldr	r3, [pc, #332]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800470e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004712:	4a52      	ldr	r2, [pc, #328]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004714:	f023 0304 	bic.w	r3, r3, #4
 8004718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d016      	beq.n	8004752 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004724:	f7fd f968 	bl	80019f8 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800472a:	e00a      	b.n	8004742 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800472c:	f7fd f964 	bl	80019f8 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e138      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004742:	4b46      	ldr	r3, [pc, #280]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004744:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004748:	f003 0302 	and.w	r3, r3, #2
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0ed      	beq.n	800472c <HAL_RCC_OscConfig+0x388>
 8004750:	e015      	b.n	800477e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004752:	f7fd f951 	bl	80019f8 <HAL_GetTick>
 8004756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004758:	e00a      	b.n	8004770 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800475a:	f7fd f94d 	bl	80019f8 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004768:	4293      	cmp	r3, r2
 800476a:	d901      	bls.n	8004770 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e121      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004770:	4b3a      	ldr	r3, [pc, #232]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1ed      	bne.n	800475a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800477e:	7ffb      	ldrb	r3, [r7, #31]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d105      	bne.n	8004790 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004784:	4b35      	ldr	r3, [pc, #212]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004788:	4a34      	ldr	r2, [pc, #208]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800478a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d03c      	beq.n	8004816 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d01c      	beq.n	80047de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047a4:	4b2d      	ldr	r3, [pc, #180]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80047a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047aa:	4a2c      	ldr	r2, [pc, #176]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80047ac:	f043 0301 	orr.w	r3, r3, #1
 80047b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b4:	f7fd f920 	bl	80019f8 <HAL_GetTick>
 80047b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047ba:	e008      	b.n	80047ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047bc:	f7fd f91c 	bl	80019f8 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d901      	bls.n	80047ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e0f2      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80047ce:	4b23      	ldr	r3, [pc, #140]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80047d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d0ef      	beq.n	80047bc <HAL_RCC_OscConfig+0x418>
 80047dc:	e01b      	b.n	8004816 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80047de:	4b1f      	ldr	r3, [pc, #124]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80047e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047e4:	4a1d      	ldr	r2, [pc, #116]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 80047e6:	f023 0301 	bic.w	r3, r3, #1
 80047ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ee:	f7fd f903 	bl	80019f8 <HAL_GetTick>
 80047f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80047f4:	e008      	b.n	8004808 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047f6:	f7fd f8ff 	bl	80019f8 <HAL_GetTick>
 80047fa:	4602      	mov	r2, r0
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	2b02      	cmp	r3, #2
 8004802:	d901      	bls.n	8004808 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e0d5      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004808:	4b14      	ldr	r3, [pc, #80]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800480a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1ef      	bne.n	80047f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f000 80c9 	beq.w	80049b2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004820:	4b0e      	ldr	r3, [pc, #56]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	f003 030c 	and.w	r3, r3, #12
 8004828:	2b0c      	cmp	r3, #12
 800482a:	f000 8083 	beq.w	8004934 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	2b02      	cmp	r3, #2
 8004834:	d15e      	bne.n	80048f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004836:	4b09      	ldr	r3, [pc, #36]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a08      	ldr	r2, [pc, #32]	@ (800485c <HAL_RCC_OscConfig+0x4b8>)
 800483c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004840:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004842:	f7fd f8d9 	bl	80019f8 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004848:	e00c      	b.n	8004864 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800484a:	f7fd f8d5 	bl	80019f8 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d905      	bls.n	8004864 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e0ab      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
 800485c:	40021000 	.word	0x40021000
 8004860:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004864:	4b55      	ldr	r3, [pc, #340]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d1ec      	bne.n	800484a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004870:	4b52      	ldr	r3, [pc, #328]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 8004872:	68da      	ldr	r2, [r3, #12]
 8004874:	4b52      	ldr	r3, [pc, #328]	@ (80049c0 <HAL_RCC_OscConfig+0x61c>)
 8004876:	4013      	ands	r3, r2
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	6a11      	ldr	r1, [r2, #32]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004880:	3a01      	subs	r2, #1
 8004882:	0112      	lsls	r2, r2, #4
 8004884:	4311      	orrs	r1, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800488a:	0212      	lsls	r2, r2, #8
 800488c:	4311      	orrs	r1, r2
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004892:	0852      	lsrs	r2, r2, #1
 8004894:	3a01      	subs	r2, #1
 8004896:	0552      	lsls	r2, r2, #21
 8004898:	4311      	orrs	r1, r2
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800489e:	0852      	lsrs	r2, r2, #1
 80048a0:	3a01      	subs	r2, #1
 80048a2:	0652      	lsls	r2, r2, #25
 80048a4:	4311      	orrs	r1, r2
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048aa:	06d2      	lsls	r2, r2, #27
 80048ac:	430a      	orrs	r2, r1
 80048ae:	4943      	ldr	r1, [pc, #268]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048b0:	4313      	orrs	r3, r2
 80048b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048b4:	4b41      	ldr	r3, [pc, #260]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a40      	ldr	r2, [pc, #256]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80048c0:	4b3e      	ldr	r3, [pc, #248]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4a3d      	ldr	r2, [pc, #244]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048cc:	f7fd f894 	bl	80019f8 <HAL_GetTick>
 80048d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048d2:	e008      	b.n	80048e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d4:	f7fd f890 	bl	80019f8 <HAL_GetTick>
 80048d8:	4602      	mov	r2, r0
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	2b02      	cmp	r3, #2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e066      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048e6:	4b35      	ldr	r3, [pc, #212]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0f0      	beq.n	80048d4 <HAL_RCC_OscConfig+0x530>
 80048f2:	e05e      	b.n	80049b2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f4:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a30      	ldr	r2, [pc, #192]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 80048fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fd f87a 	bl	80019f8 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004908:	f7fd f876 	bl	80019f8 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b02      	cmp	r3, #2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e04c      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800491a:	4b28      	ldr	r3, [pc, #160]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1f0      	bne.n	8004908 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004926:	4b25      	ldr	r3, [pc, #148]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	4924      	ldr	r1, [pc, #144]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 800492c:	4b25      	ldr	r3, [pc, #148]	@ (80049c4 <HAL_RCC_OscConfig+0x620>)
 800492e:	4013      	ands	r3, r2
 8004930:	60cb      	str	r3, [r1, #12]
 8004932:	e03e      	b.n	80049b2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	2b01      	cmp	r3, #1
 800493a:	d101      	bne.n	8004940 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e039      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004940:	4b1e      	ldr	r3, [pc, #120]	@ (80049bc <HAL_RCC_OscConfig+0x618>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f003 0203 	and.w	r2, r3, #3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	429a      	cmp	r2, r3
 8004952:	d12c      	bne.n	80049ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495e:	3b01      	subs	r3, #1
 8004960:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004962:	429a      	cmp	r2, r3
 8004964:	d123      	bne.n	80049ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004970:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004972:	429a      	cmp	r2, r3
 8004974:	d11b      	bne.n	80049ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004982:	429a      	cmp	r2, r3
 8004984:	d113      	bne.n	80049ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004990:	085b      	lsrs	r3, r3, #1
 8004992:	3b01      	subs	r3, #1
 8004994:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004996:	429a      	cmp	r2, r3
 8004998:	d109      	bne.n	80049ae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a4:	085b      	lsrs	r3, r3, #1
 80049a6:	3b01      	subs	r3, #1
 80049a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d001      	beq.n	80049b2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e000      	b.n	80049b4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3720      	adds	r7, #32
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	40021000 	.word	0x40021000
 80049c0:	019f800c 	.word	0x019f800c
 80049c4:	feeefffc 	.word	0xfeeefffc

080049c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80049d2:	2300      	movs	r3, #0
 80049d4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e11e      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049e0:	4b91      	ldr	r3, [pc, #580]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d910      	bls.n	8004a10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ee:	4b8e      	ldr	r3, [pc, #568]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f023 020f 	bic.w	r2, r3, #15
 80049f6:	498c      	ldr	r1, [pc, #560]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049fe:	4b8a      	ldr	r3, [pc, #552]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d001      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e106      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d073      	beq.n	8004b04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b03      	cmp	r3, #3
 8004a22:	d129      	bne.n	8004a78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a24:	4b81      	ldr	r3, [pc, #516]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e0f4      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004a34:	f000 f99e 	bl	8004d74 <RCC_GetSysClockFreqFromPLLSource>
 8004a38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	4a7c      	ldr	r2, [pc, #496]	@ (8004c30 <HAL_RCC_ClockConfig+0x268>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d93f      	bls.n	8004ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004a42:	4b7a      	ldr	r3, [pc, #488]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d009      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d033      	beq.n	8004ac2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d12f      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004a62:	4b72      	ldr	r3, [pc, #456]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a6a:	4a70      	ldr	r2, [pc, #448]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004a72:	2380      	movs	r3, #128	@ 0x80
 8004a74:	617b      	str	r3, [r7, #20]
 8004a76:	e024      	b.n	8004ac2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d107      	bne.n	8004a90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a80:	4b6a      	ldr	r3, [pc, #424]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d109      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e0c6      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a90:	4b66      	ldr	r3, [pc, #408]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d101      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0be      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004aa0:	f000 f8ce 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8004aa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	4a61      	ldr	r2, [pc, #388]	@ (8004c30 <HAL_RCC_ClockConfig+0x268>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d909      	bls.n	8004ac2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004aae:	4b5f      	ldr	r3, [pc, #380]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ab6:	4a5d      	ldr	r2, [pc, #372]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004abc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004abe:	2380      	movs	r3, #128	@ 0x80
 8004ac0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004ac2:	4b5a      	ldr	r3, [pc, #360]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f023 0203 	bic.w	r2, r3, #3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	4957      	ldr	r1, [pc, #348]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ad4:	f7fc ff90 	bl	80019f8 <HAL_GetTick>
 8004ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ada:	e00a      	b.n	8004af2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004adc:	f7fc ff8c 	bl	80019f8 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e095      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af2:	4b4e      	ldr	r3, [pc, #312]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 020c 	and.w	r2, r3, #12
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d1eb      	bne.n	8004adc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d023      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 0304 	and.w	r3, r3, #4
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b1c:	4b43      	ldr	r3, [pc, #268]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	4a42      	ldr	r2, [pc, #264]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0308 	and.w	r3, r3, #8
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d007      	beq.n	8004b44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004b34:	4b3d      	ldr	r3, [pc, #244]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b3c:	4a3b      	ldr	r2, [pc, #236]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b44:	4b39      	ldr	r3, [pc, #228]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	4936      	ldr	r1, [pc, #216]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	608b      	str	r3, [r1, #8]
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	2b80      	cmp	r3, #128	@ 0x80
 8004b5c:	d105      	bne.n	8004b6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004b5e:	4b33      	ldr	r3, [pc, #204]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	4a32      	ldr	r2, [pc, #200]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004b64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 030f 	and.w	r3, r3, #15
 8004b72:	683a      	ldr	r2, [r7, #0]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d21d      	bcs.n	8004bb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b78:	4b2b      	ldr	r3, [pc, #172]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 020f 	bic.w	r2, r3, #15
 8004b80:	4929      	ldr	r1, [pc, #164]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004b88:	f7fc ff36 	bl	80019f8 <HAL_GetTick>
 8004b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b8e:	e00a      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b90:	f7fc ff32 	bl	80019f8 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e03b      	b.n	8004c1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ba6:	4b20      	ldr	r3, [pc, #128]	@ (8004c28 <HAL_RCC_ClockConfig+0x260>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	683a      	ldr	r2, [r7, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d1ed      	bne.n	8004b90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0304 	and.w	r3, r3, #4
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d008      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	4917      	ldr	r1, [pc, #92]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d009      	beq.n	8004bf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004bde:	4b13      	ldr	r3, [pc, #76]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	490f      	ldr	r1, [pc, #60]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004bf2:	f000 f825 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8004c2c <HAL_RCC_ClockConfig+0x264>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	091b      	lsrs	r3, r3, #4
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	490c      	ldr	r1, [pc, #48]	@ (8004c34 <HAL_RCC_ClockConfig+0x26c>)
 8004c04:	5ccb      	ldrb	r3, [r1, r3]
 8004c06:	f003 031f 	and.w	r3, r3, #31
 8004c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c38 <HAL_RCC_ClockConfig+0x270>)
 8004c10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c12:	4b0a      	ldr	r3, [pc, #40]	@ (8004c3c <HAL_RCC_ClockConfig+0x274>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fc fea2 	bl	8001960 <HAL_InitTick>
 8004c1c:	4603      	mov	r3, r0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	40022000 	.word	0x40022000
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	04c4b400 	.word	0x04c4b400
 8004c34:	080082d0 	.word	0x080082d0
 8004c38:	20000004 	.word	0x20000004
 8004c3c:	20000008 	.word	0x20000008

08004c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004c46:	4b2c      	ldr	r3, [pc, #176]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 030c 	and.w	r3, r3, #12
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d102      	bne.n	8004c58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004c52:	4b2a      	ldr	r3, [pc, #168]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c54:	613b      	str	r3, [r7, #16]
 8004c56:	e047      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004c58:	4b27      	ldr	r3, [pc, #156]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f003 030c 	and.w	r3, r3, #12
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d102      	bne.n	8004c6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004c64:	4b26      	ldr	r3, [pc, #152]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	e03e      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004c6a:	4b23      	ldr	r3, [pc, #140]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 030c 	and.w	r3, r3, #12
 8004c72:	2b0c      	cmp	r3, #12
 8004c74:	d136      	bne.n	8004ce4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004c76:	4b20      	ldr	r3, [pc, #128]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	f003 0303 	and.w	r3, r3, #3
 8004c7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004c80:	4b1d      	ldr	r3, [pc, #116]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	091b      	lsrs	r3, r3, #4
 8004c86:	f003 030f 	and.w	r3, r3, #15
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d10c      	bne.n	8004cae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004c94:	4a1a      	ldr	r2, [pc, #104]	@ (8004d00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9c:	4a16      	ldr	r2, [pc, #88]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c9e:	68d2      	ldr	r2, [r2, #12]
 8004ca0:	0a12      	lsrs	r2, r2, #8
 8004ca2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ca6:	fb02 f303 	mul.w	r3, r2, r3
 8004caa:	617b      	str	r3, [r7, #20]
      break;
 8004cac:	e00c      	b.n	8004cc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cae:	4a13      	ldr	r2, [pc, #76]	@ (8004cfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb6:	4a10      	ldr	r2, [pc, #64]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cb8:	68d2      	ldr	r2, [r2, #12]
 8004cba:	0a12      	lsrs	r2, r2, #8
 8004cbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	617b      	str	r3, [r7, #20]
      break;
 8004cc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	0e5b      	lsrs	r3, r3, #25
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	e001      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ce8:	693b      	ldr	r3, [r7, #16]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	00f42400 	.word	0x00f42400
 8004d00:	016e3600 	.word	0x016e3600

08004d04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d08:	4b03      	ldr	r3, [pc, #12]	@ (8004d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	20000004 	.word	0x20000004

08004d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d20:	f7ff fff0 	bl	8004d04 <HAL_RCC_GetHCLKFreq>
 8004d24:	4602      	mov	r2, r0
 8004d26:	4b06      	ldr	r3, [pc, #24]	@ (8004d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	0a1b      	lsrs	r3, r3, #8
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	4904      	ldr	r1, [pc, #16]	@ (8004d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d32:	5ccb      	ldrb	r3, [r1, r3]
 8004d34:	f003 031f 	and.w	r3, r3, #31
 8004d38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40021000 	.word	0x40021000
 8004d44:	080082e0 	.word	0x080082e0

08004d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d4c:	f7ff ffda 	bl	8004d04 <HAL_RCC_GetHCLKFreq>
 8004d50:	4602      	mov	r2, r0
 8004d52:	4b06      	ldr	r3, [pc, #24]	@ (8004d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	0adb      	lsrs	r3, r3, #11
 8004d58:	f003 0307 	and.w	r3, r3, #7
 8004d5c:	4904      	ldr	r1, [pc, #16]	@ (8004d70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d5e:	5ccb      	ldrb	r3, [r1, r3]
 8004d60:	f003 031f 	and.w	r3, r3, #31
 8004d64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	40021000 	.word	0x40021000
 8004d70:	080082e0 	.word	0x080082e0

08004d74 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8004df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f003 0303 	and.w	r3, r3, #3
 8004d82:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d84:	4b1b      	ldr	r3, [pc, #108]	@ (8004df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	091b      	lsrs	r3, r3, #4
 8004d8a:	f003 030f 	and.w	r3, r3, #15
 8004d8e:	3301      	adds	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	2b03      	cmp	r3, #3
 8004d96:	d10c      	bne.n	8004db2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d98:	4a17      	ldr	r2, [pc, #92]	@ (8004df8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da0:	4a14      	ldr	r2, [pc, #80]	@ (8004df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004da2:	68d2      	ldr	r2, [r2, #12]
 8004da4:	0a12      	lsrs	r2, r2, #8
 8004da6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004daa:	fb02 f303 	mul.w	r3, r2, r3
 8004dae:	617b      	str	r3, [r7, #20]
    break;
 8004db0:	e00c      	b.n	8004dcc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004db2:	4a12      	ldr	r2, [pc, #72]	@ (8004dfc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dba:	4a0e      	ldr	r2, [pc, #56]	@ (8004df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dbc:	68d2      	ldr	r2, [r2, #12]
 8004dbe:	0a12      	lsrs	r2, r2, #8
 8004dc0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004dc4:	fb02 f303 	mul.w	r3, r2, r3
 8004dc8:	617b      	str	r3, [r7, #20]
    break;
 8004dca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004dcc:	4b09      	ldr	r3, [pc, #36]	@ (8004df4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	0e5b      	lsrs	r3, r3, #25
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004de6:	687b      	ldr	r3, [r7, #4]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	371c      	adds	r7, #28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	40021000 	.word	0x40021000
 8004df8:	016e3600 	.word	0x016e3600
 8004dfc:	00f42400 	.word	0x00f42400

08004e00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e08:	2300      	movs	r3, #0
 8004e0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f000 8098 	beq.w	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e22:	4b43      	ldr	r3, [pc, #268]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d10d      	bne.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2e:	4b40      	ldr	r3, [pc, #256]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e32:	4a3f      	ldr	r2, [pc, #252]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e38:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e42:	60bb      	str	r3, [r7, #8]
 8004e44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e46:	2301      	movs	r3, #1
 8004e48:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e4a:	4b3a      	ldr	r3, [pc, #232]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a39      	ldr	r2, [pc, #228]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e56:	f7fc fdcf 	bl	80019f8 <HAL_GetTick>
 8004e5a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e5c:	e009      	b.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e5e:	f7fc fdcb 	bl	80019f8 <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d902      	bls.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	74fb      	strb	r3, [r7, #19]
        break;
 8004e70:	e005      	b.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e72:	4b30      	ldr	r3, [pc, #192]	@ (8004f34 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d0ef      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004e7e:	7cfb      	ldrb	r3, [r7, #19]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d159      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e84:	4b2a      	ldr	r3, [pc, #168]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e8e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d01e      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d019      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ea0:	4b23      	ldr	r3, [pc, #140]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eaa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004eac:	4b20      	ldr	r3, [pc, #128]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb2:	4a1f      	ldr	r2, [pc, #124]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004eb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ec4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ecc:	4a18      	ldr	r2, [pc, #96]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d016      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ede:	f7fc fd8b 	bl	80019f8 <HAL_GetTick>
 8004ee2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ee4:	e00b      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ee6:	f7fc fd87 	bl	80019f8 <HAL_GetTick>
 8004eea:	4602      	mov	r2, r0
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	1ad3      	subs	r3, r2, r3
 8004ef0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d902      	bls.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	74fb      	strb	r3, [r7, #19]
            break;
 8004efc:	e006      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004efe:	4b0c      	ldr	r3, [pc, #48]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d0ec      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004f0c:	7cfb      	ldrb	r3, [r7, #19]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f12:	4b07      	ldr	r3, [pc, #28]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f18:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f20:	4903      	ldr	r1, [pc, #12]	@ (8004f30 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f28:	e008      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f2a:	7cfb      	ldrb	r3, [r7, #19]
 8004f2c:	74bb      	strb	r3, [r7, #18]
 8004f2e:	e005      	b.n	8004f3c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f38:	7cfb      	ldrb	r3, [r7, #19]
 8004f3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f3c:	7c7b      	ldrb	r3, [r7, #17]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d105      	bne.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f42:	4ba7      	ldr	r3, [pc, #668]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f46:	4aa6      	ldr	r2, [pc, #664]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0301 	and.w	r3, r3, #1
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d00a      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f5a:	4ba1      	ldr	r3, [pc, #644]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f60:	f023 0203 	bic.w	r2, r3, #3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	499d      	ldr	r1, [pc, #628]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d00a      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f7c:	4b98      	ldr	r3, [pc, #608]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f82:	f023 020c 	bic.w	r2, r3, #12
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	4995      	ldr	r1, [pc, #596]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f9e:	4b90      	ldr	r3, [pc, #576]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	498c      	ldr	r1, [pc, #560]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00a      	beq.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fc0:	4b87      	ldr	r3, [pc, #540]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	4984      	ldr	r1, [pc, #528]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0310 	and.w	r3, r3, #16
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	497b      	ldr	r1, [pc, #492]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0320 	and.w	r3, r3, #32
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00a      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005004:	4b76      	ldr	r3, [pc, #472]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800500a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	4973      	ldr	r1, [pc, #460]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005014:	4313      	orrs	r3, r2
 8005016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005026:	4b6e      	ldr	r3, [pc, #440]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	496a      	ldr	r1, [pc, #424]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005036:	4313      	orrs	r3, r2
 8005038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00a      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005048:	4b65      	ldr	r3, [pc, #404]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	4962      	ldr	r1, [pc, #392]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00a      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800506a:	4b5d      	ldr	r3, [pc, #372]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005070:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005078:	4959      	ldr	r1, [pc, #356]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800508c:	4b54      	ldr	r3, [pc, #336]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005092:	f023 0203 	bic.w	r2, r3, #3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800509a:	4951      	ldr	r1, [pc, #324]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800509c:	4313      	orrs	r3, r2
 800509e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00a      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050ae:	4b4c      	ldr	r3, [pc, #304]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050bc:	4948      	ldr	r1, [pc, #288]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d015      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050d0:	4b43      	ldr	r3, [pc, #268]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050de:	4940      	ldr	r1, [pc, #256]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ee:	d105      	bne.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050f0:	4b3b      	ldr	r3, [pc, #236]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	4a3a      	ldr	r2, [pc, #232]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050fa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005104:	2b00      	cmp	r3, #0
 8005106:	d015      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005108:	4b35      	ldr	r3, [pc, #212]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800510a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005116:	4932      	ldr	r1, [pc, #200]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005118:	4313      	orrs	r3, r2
 800511a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005122:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005126:	d105      	bne.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005128:	4b2d      	ldr	r3, [pc, #180]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	4a2c      	ldr	r2, [pc, #176]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800512e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005132:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d015      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005140:	4b27      	ldr	r3, [pc, #156]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005146:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800514e:	4924      	ldr	r1, [pc, #144]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800515a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800515e:	d105      	bne.n	800516c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005160:	4b1f      	ldr	r3, [pc, #124]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	4a1e      	ldr	r2, [pc, #120]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005166:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800516a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d015      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005178:	4b19      	ldr	r3, [pc, #100]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800517e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005186:	4916      	ldr	r1, [pc, #88]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005188:	4313      	orrs	r3, r2
 800518a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005196:	d105      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005198:	4b11      	ldr	r3, [pc, #68]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	4a10      	ldr	r2, [pc, #64]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051a2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d019      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051b0:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	4908      	ldr	r1, [pc, #32]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051ce:	d109      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051d0:	4b03      	ldr	r3, [pc, #12]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	4a02      	ldr	r2, [pc, #8]	@ (80051e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051da:	60d3      	str	r3, [r2, #12]
 80051dc:	e002      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d015      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80051f0:	4b29      	ldr	r3, [pc, #164]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80051f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051fe:	4926      	ldr	r1, [pc, #152]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005200:	4313      	orrs	r3, r2
 8005202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800520e:	d105      	bne.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005210:	4b21      	ldr	r3, [pc, #132]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	4a20      	ldr	r2, [pc, #128]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005216:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800521a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d015      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005228:	4b1b      	ldr	r3, [pc, #108]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800522a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005236:	4918      	ldr	r1, [pc, #96]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005238:	4313      	orrs	r3, r2
 800523a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005242:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005246:	d105      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005248:	4b13      	ldr	r3, [pc, #76]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	4a12      	ldr	r2, [pc, #72]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800524e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005252:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d015      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005260:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005262:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005266:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800526e:	490a      	ldr	r1, [pc, #40]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800527a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800527e:	d105      	bne.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005280:	4b05      	ldr	r3, [pc, #20]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	4a04      	ldr	r2, [pc, #16]	@ (8005298 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005286:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800528a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800528c:	7cbb      	ldrb	r3, [r7, #18]
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000

0800529c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e049      	b.n	8005342 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b4:	b2db      	uxtb	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fc f966 	bl	8001594 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3304      	adds	r3, #4
 80052d8:	4619      	mov	r1, r3
 80052da:	4610      	mov	r0, r2
 80052dc:	f000 ff68 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b01      	cmp	r3, #1
 800535e:	d001      	beq.n	8005364 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e04c      	b.n	80053fe <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a26      	ldr	r2, [pc, #152]	@ (800540c <HAL_TIM_Base_Start+0xc0>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d022      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537e:	d01d      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a22      	ldr	r2, [pc, #136]	@ (8005410 <HAL_TIM_Base_Start+0xc4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d018      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a21      	ldr	r2, [pc, #132]	@ (8005414 <HAL_TIM_Base_Start+0xc8>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d013      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1f      	ldr	r2, [pc, #124]	@ (8005418 <HAL_TIM_Base_Start+0xcc>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00e      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1e      	ldr	r2, [pc, #120]	@ (800541c <HAL_TIM_Base_Start+0xd0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d009      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005420 <HAL_TIM_Base_Start+0xd4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005424 <HAL_TIM_Base_Start+0xd8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d115      	bne.n	80053e8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689a      	ldr	r2, [r3, #8]
 80053c2:	4b19      	ldr	r3, [pc, #100]	@ (8005428 <HAL_TIM_Base_Start+0xdc>)
 80053c4:	4013      	ands	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b06      	cmp	r3, #6
 80053cc:	d015      	beq.n	80053fa <HAL_TIM_Base_Start+0xae>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053d4:	d011      	beq.n	80053fa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f042 0201 	orr.w	r2, r2, #1
 80053e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053e6:	e008      	b.n	80053fa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
 80053f8:	e000      	b.n	80053fc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40012c00 	.word	0x40012c00
 8005410:	40000400 	.word	0x40000400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	40013400 	.word	0x40013400
 8005420:	40014000 	.word	0x40014000
 8005424:	40015000 	.word	0x40015000
 8005428:	00010007 	.word	0x00010007

0800542c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	d001      	beq.n	8005444 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e054      	b.n	80054ee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68da      	ldr	r2, [r3, #12]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0201 	orr.w	r2, r2, #1
 800545a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a26      	ldr	r2, [pc, #152]	@ (80054fc <HAL_TIM_Base_Start_IT+0xd0>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d022      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800546e:	d01d      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a22      	ldr	r2, [pc, #136]	@ (8005500 <HAL_TIM_Base_Start_IT+0xd4>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d018      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a21      	ldr	r2, [pc, #132]	@ (8005504 <HAL_TIM_Base_Start_IT+0xd8>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d013      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1f      	ldr	r2, [pc, #124]	@ (8005508 <HAL_TIM_Base_Start_IT+0xdc>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d00e      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a1e      	ldr	r2, [pc, #120]	@ (800550c <HAL_TIM_Base_Start_IT+0xe0>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d009      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a1c      	ldr	r2, [pc, #112]	@ (8005510 <HAL_TIM_Base_Start_IT+0xe4>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d004      	beq.n	80054ac <HAL_TIM_Base_Start_IT+0x80>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a1b      	ldr	r2, [pc, #108]	@ (8005514 <HAL_TIM_Base_Start_IT+0xe8>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d115      	bne.n	80054d8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	4b19      	ldr	r3, [pc, #100]	@ (8005518 <HAL_TIM_Base_Start_IT+0xec>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2b06      	cmp	r3, #6
 80054bc:	d015      	beq.n	80054ea <HAL_TIM_Base_Start_IT+0xbe>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c4:	d011      	beq.n	80054ea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 0201 	orr.w	r2, r2, #1
 80054d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d6:	e008      	b.n	80054ea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f042 0201 	orr.w	r2, r2, #1
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	e000      	b.n	80054ec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	40012c00 	.word	0x40012c00
 8005500:	40000400 	.word	0x40000400
 8005504:	40000800 	.word	0x40000800
 8005508:	40000c00 	.word	0x40000c00
 800550c:	40013400 	.word	0x40013400
 8005510:	40014000 	.word	0x40014000
 8005514:	40015000 	.word	0x40015000
 8005518:	00010007 	.word	0x00010007

0800551c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e049      	b.n	80055c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f841 	bl	80055ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	3304      	adds	r3, #4
 8005558:	4619      	mov	r1, r3
 800555a:	4610      	mov	r0, r2
 800555c:	f000 fe28 	bl	80061b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2201      	movs	r2, #1
 8005594:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3708      	adds	r7, #8
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b083      	sub	sp, #12
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055d2:	bf00      	nop
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
	...

080055e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d109      	bne.n	8005604 <HAL_TIM_PWM_Start+0x24>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	bf14      	ite	ne
 80055fc:	2301      	movne	r3, #1
 80055fe:	2300      	moveq	r3, #0
 8005600:	b2db      	uxtb	r3, r3
 8005602:	e03c      	b.n	800567e <HAL_TIM_PWM_Start+0x9e>
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2b04      	cmp	r3, #4
 8005608:	d109      	bne.n	800561e <HAL_TIM_PWM_Start+0x3e>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b01      	cmp	r3, #1
 8005614:	bf14      	ite	ne
 8005616:	2301      	movne	r3, #1
 8005618:	2300      	moveq	r3, #0
 800561a:	b2db      	uxtb	r3, r3
 800561c:	e02f      	b.n	800567e <HAL_TIM_PWM_Start+0x9e>
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d109      	bne.n	8005638 <HAL_TIM_PWM_Start+0x58>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b01      	cmp	r3, #1
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	e022      	b.n	800567e <HAL_TIM_PWM_Start+0x9e>
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	2b0c      	cmp	r3, #12
 800563c:	d109      	bne.n	8005652 <HAL_TIM_PWM_Start+0x72>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b01      	cmp	r3, #1
 8005648:	bf14      	ite	ne
 800564a:	2301      	movne	r3, #1
 800564c:	2300      	moveq	r3, #0
 800564e:	b2db      	uxtb	r3, r3
 8005650:	e015      	b.n	800567e <HAL_TIM_PWM_Start+0x9e>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	2b10      	cmp	r3, #16
 8005656:	d109      	bne.n	800566c <HAL_TIM_PWM_Start+0x8c>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	bf14      	ite	ne
 8005664:	2301      	movne	r3, #1
 8005666:	2300      	moveq	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	e008      	b.n	800567e <HAL_TIM_PWM_Start+0x9e>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005672:	b2db      	uxtb	r3, r3
 8005674:	2b01      	cmp	r3, #1
 8005676:	bf14      	ite	ne
 8005678:	2301      	movne	r3, #1
 800567a:	2300      	moveq	r3, #0
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e0a6      	b.n	80057d4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d104      	bne.n	8005696 <HAL_TIM_PWM_Start+0xb6>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005694:	e023      	b.n	80056de <HAL_TIM_PWM_Start+0xfe>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b04      	cmp	r3, #4
 800569a:	d104      	bne.n	80056a6 <HAL_TIM_PWM_Start+0xc6>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2202      	movs	r2, #2
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a4:	e01b      	b.n	80056de <HAL_TIM_PWM_Start+0xfe>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b08      	cmp	r3, #8
 80056aa:	d104      	bne.n	80056b6 <HAL_TIM_PWM_Start+0xd6>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056b4:	e013      	b.n	80056de <HAL_TIM_PWM_Start+0xfe>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b0c      	cmp	r3, #12
 80056ba:	d104      	bne.n	80056c6 <HAL_TIM_PWM_Start+0xe6>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056c4:	e00b      	b.n	80056de <HAL_TIM_PWM_Start+0xfe>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b10      	cmp	r3, #16
 80056ca:	d104      	bne.n	80056d6 <HAL_TIM_PWM_Start+0xf6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056d4:	e003      	b.n	80056de <HAL_TIM_PWM_Start+0xfe>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2202      	movs	r2, #2
 80056da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	2201      	movs	r2, #1
 80056e4:	6839      	ldr	r1, [r7, #0]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f001 f9dc 	bl	8006aa4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a3a      	ldr	r2, [pc, #232]	@ (80057dc <HAL_TIM_PWM_Start+0x1fc>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d018      	beq.n	8005728 <HAL_TIM_PWM_Start+0x148>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a39      	ldr	r2, [pc, #228]	@ (80057e0 <HAL_TIM_PWM_Start+0x200>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d013      	beq.n	8005728 <HAL_TIM_PWM_Start+0x148>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a37      	ldr	r2, [pc, #220]	@ (80057e4 <HAL_TIM_PWM_Start+0x204>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d00e      	beq.n	8005728 <HAL_TIM_PWM_Start+0x148>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a36      	ldr	r2, [pc, #216]	@ (80057e8 <HAL_TIM_PWM_Start+0x208>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d009      	beq.n	8005728 <HAL_TIM_PWM_Start+0x148>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a34      	ldr	r2, [pc, #208]	@ (80057ec <HAL_TIM_PWM_Start+0x20c>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d004      	beq.n	8005728 <HAL_TIM_PWM_Start+0x148>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a33      	ldr	r2, [pc, #204]	@ (80057f0 <HAL_TIM_PWM_Start+0x210>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d101      	bne.n	800572c <HAL_TIM_PWM_Start+0x14c>
 8005728:	2301      	movs	r3, #1
 800572a:	e000      	b.n	800572e <HAL_TIM_PWM_Start+0x14e>
 800572c:	2300      	movs	r3, #0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d007      	beq.n	8005742 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005740:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a25      	ldr	r2, [pc, #148]	@ (80057dc <HAL_TIM_PWM_Start+0x1fc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d022      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005754:	d01d      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a26      	ldr	r2, [pc, #152]	@ (80057f4 <HAL_TIM_PWM_Start+0x214>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d018      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a24      	ldr	r2, [pc, #144]	@ (80057f8 <HAL_TIM_PWM_Start+0x218>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d013      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a23      	ldr	r2, [pc, #140]	@ (80057fc <HAL_TIM_PWM_Start+0x21c>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d00e      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a19      	ldr	r2, [pc, #100]	@ (80057e0 <HAL_TIM_PWM_Start+0x200>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d009      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a18      	ldr	r2, [pc, #96]	@ (80057e4 <HAL_TIM_PWM_Start+0x204>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d004      	beq.n	8005792 <HAL_TIM_PWM_Start+0x1b2>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a18      	ldr	r2, [pc, #96]	@ (80057f0 <HAL_TIM_PWM_Start+0x210>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d115      	bne.n	80057be <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	4b19      	ldr	r3, [pc, #100]	@ (8005800 <HAL_TIM_PWM_Start+0x220>)
 800579a:	4013      	ands	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2b06      	cmp	r3, #6
 80057a2:	d015      	beq.n	80057d0 <HAL_TIM_PWM_Start+0x1f0>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057aa:	d011      	beq.n	80057d0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f042 0201 	orr.w	r2, r2, #1
 80057ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057bc:	e008      	b.n	80057d0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f042 0201 	orr.w	r2, r2, #1
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	e000      	b.n	80057d2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	40012c00 	.word	0x40012c00
 80057e0:	40013400 	.word	0x40013400
 80057e4:	40014000 	.word	0x40014000
 80057e8:	40014400 	.word	0x40014400
 80057ec:	40014800 	.word	0x40014800
 80057f0:	40015000 	.word	0x40015000
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40000c00 	.word	0x40000c00
 8005800:	00010007 	.word	0x00010007

08005804 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d101      	bne.n	8005818 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e097      	b.n	8005948 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800581e:	b2db      	uxtb	r3, r3
 8005820:	2b00      	cmp	r3, #0
 8005822:	d106      	bne.n	8005832 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7fb ff19 	bl	8001664 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2202      	movs	r2, #2
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	687a      	ldr	r2, [r7, #4]
 8005842:	6812      	ldr	r2, [r2, #0]
 8005844:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005848:	f023 0307 	bic.w	r3, r3, #7
 800584c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3304      	adds	r3, #4
 8005856:	4619      	mov	r1, r3
 8005858:	4610      	mov	r0, r2
 800585a:	f000 fca9 	bl	80061b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	4313      	orrs	r3, r2
 800587e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005886:	f023 0303 	bic.w	r3, r3, #3
 800588a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	021b      	lsls	r3, r3, #8
 8005896:	4313      	orrs	r3, r2
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	4313      	orrs	r3, r2
 800589c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80058a4:	f023 030c 	bic.w	r3, r3, #12
 80058a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80058b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	68da      	ldr	r2, [r3, #12]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	021b      	lsls	r3, r3, #8
 80058c0:	4313      	orrs	r3, r2
 80058c2:	693a      	ldr	r2, [r7, #16]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	011a      	lsls	r2, r3, #4
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	031b      	lsls	r3, r3, #12
 80058d4:	4313      	orrs	r3, r2
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80058e2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80058ea:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	695b      	ldr	r3, [r3, #20]
 80058f4:	011b      	lsls	r3, r3, #4
 80058f6:	4313      	orrs	r3, r2
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3718      	adds	r7, #24
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b084      	sub	sp, #16
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005960:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005968:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005970:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005978:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d110      	bne.n	80059a2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005980:	7bfb      	ldrb	r3, [r7, #15]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d102      	bne.n	800598c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005986:	7b7b      	ldrb	r3, [r7, #13]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d001      	beq.n	8005990 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e069      	b.n	8005a64 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2202      	movs	r2, #2
 8005994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059a0:	e031      	b.n	8005a06 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d110      	bne.n	80059ca <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059a8:	7bbb      	ldrb	r3, [r7, #14]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d102      	bne.n	80059b4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059ae:	7b3b      	ldrb	r3, [r7, #12]
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d001      	beq.n	80059b8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e055      	b.n	8005a64 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059c8:	e01d      	b.n	8005a06 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ca:	7bfb      	ldrb	r3, [r7, #15]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d108      	bne.n	80059e2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059d0:	7bbb      	ldrb	r3, [r7, #14]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d105      	bne.n	80059e2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059d6:	7b7b      	ldrb	r3, [r7, #13]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d102      	bne.n	80059e2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059dc:	7b3b      	ldrb	r3, [r7, #12]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d001      	beq.n	80059e6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e03e      	b.n	8005a64 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2202      	movs	r2, #2
 80059ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2202      	movs	r2, #2
 80059fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2202      	movs	r2, #2
 8005a02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d003      	beq.n	8005a14 <HAL_TIM_Encoder_Start+0xc4>
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	d008      	beq.n	8005a24 <HAL_TIM_Encoder_Start+0xd4>
 8005a12:	e00f      	b.n	8005a34 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f001 f841 	bl	8006aa4 <TIM_CCxChannelCmd>
      break;
 8005a22:	e016      	b.n	8005a52 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	2104      	movs	r1, #4
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f001 f839 	bl	8006aa4 <TIM_CCxChannelCmd>
      break;
 8005a32:	e00e      	b.n	8005a52 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f001 f831 	bl	8006aa4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2201      	movs	r2, #1
 8005a48:	2104      	movs	r1, #4
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f001 f82a 	bl	8006aa4 <TIM_CCxChannelCmd>
      break;
 8005a50:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0201 	orr.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d020      	beq.n	8005ad0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01b      	beq.n	8005ad0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f06f 0202 	mvn.w	r2, #2
 8005aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	f003 0303 	and.w	r3, r3, #3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d003      	beq.n	8005abe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f000 fb5c 	bl	8006174 <HAL_TIM_IC_CaptureCallback>
 8005abc:	e005      	b.n	8005aca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fb4e 	bl	8006160 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 fb5f 	bl	8006188 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	f003 0304 	and.w	r3, r3, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d020      	beq.n	8005b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f003 0304 	and.w	r3, r3, #4
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d01b      	beq.n	8005b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f06f 0204 	mvn.w	r2, #4
 8005aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2202      	movs	r2, #2
 8005af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fb36 	bl	8006174 <HAL_TIM_IC_CaptureCallback>
 8005b08:	e005      	b.n	8005b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fb28 	bl	8006160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 fb39 	bl	8006188 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f003 0308 	and.w	r3, r3, #8
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d020      	beq.n	8005b68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f003 0308 	and.w	r3, r3, #8
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d01b      	beq.n	8005b68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f06f 0208 	mvn.w	r2, #8
 8005b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2204      	movs	r2, #4
 8005b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	f003 0303 	and.w	r3, r3, #3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fb10 	bl	8006174 <HAL_TIM_IC_CaptureCallback>
 8005b54:	e005      	b.n	8005b62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 fb02 	bl	8006160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fb13 	bl	8006188 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	f003 0310 	and.w	r3, r3, #16
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d020      	beq.n	8005bb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f003 0310 	and.w	r3, r3, #16
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d01b      	beq.n	8005bb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0210 	mvn.w	r2, #16
 8005b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2208      	movs	r2, #8
 8005b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 faea 	bl	8006174 <HAL_TIM_IC_CaptureCallback>
 8005ba0:	e005      	b.n	8005bae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 fadc 	bl	8006160 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 faed 	bl	8006188 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f003 0301 	and.w	r3, r3, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00c      	beq.n	8005bd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d007      	beq.n	8005bd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0201 	mvn.w	r2, #1
 8005bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fb fa88 	bl	80010e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d104      	bne.n	8005bec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00c      	beq.n	8005c06 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f001 f8a9 	bl	8006d58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00c      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d007      	beq.n	8005c2a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 f8a1 	bl	8006d6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00c      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d007      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 faa7 	bl	800619c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f003 0320 	and.w	r3, r3, #32
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00c      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f003 0320 	and.w	r3, r3, #32
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d007      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f06f 0220 	mvn.w	r2, #32
 8005c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f001 f869 	bl	8006d44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00c      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d007      	beq.n	8005c96 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f001 f875 	bl	8006d80 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00c      	beq.n	8005cba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d007      	beq.n	8005cba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005cb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f001 f86d 	bl	8006d94 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00c      	beq.n	8005cde <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d007      	beq.n	8005cde <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005cd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f001 f865 	bl	8006da8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00c      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f001 f85d 	bl	8006dbc <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d02:	bf00      	nop
 8005d04:	3710      	adds	r7, #16
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
	...

08005d0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	60b9      	str	r1, [r7, #8]
 8005d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d26:	2302      	movs	r3, #2
 8005d28:	e0ff      	b.n	8005f2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b14      	cmp	r3, #20
 8005d36:	f200 80f0 	bhi.w	8005f1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d40:	08005d95 	.word	0x08005d95
 8005d44:	08005f1b 	.word	0x08005f1b
 8005d48:	08005f1b 	.word	0x08005f1b
 8005d4c:	08005f1b 	.word	0x08005f1b
 8005d50:	08005dd5 	.word	0x08005dd5
 8005d54:	08005f1b 	.word	0x08005f1b
 8005d58:	08005f1b 	.word	0x08005f1b
 8005d5c:	08005f1b 	.word	0x08005f1b
 8005d60:	08005e17 	.word	0x08005e17
 8005d64:	08005f1b 	.word	0x08005f1b
 8005d68:	08005f1b 	.word	0x08005f1b
 8005d6c:	08005f1b 	.word	0x08005f1b
 8005d70:	08005e57 	.word	0x08005e57
 8005d74:	08005f1b 	.word	0x08005f1b
 8005d78:	08005f1b 	.word	0x08005f1b
 8005d7c:	08005f1b 	.word	0x08005f1b
 8005d80:	08005e99 	.word	0x08005e99
 8005d84:	08005f1b 	.word	0x08005f1b
 8005d88:	08005f1b 	.word	0x08005f1b
 8005d8c:	08005f1b 	.word	0x08005f1b
 8005d90:	08005ed9 	.word	0x08005ed9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68b9      	ldr	r1, [r7, #8]
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 fabc 	bl	8006318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699a      	ldr	r2, [r3, #24]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0208 	orr.w	r2, r2, #8
 8005dae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699a      	ldr	r2, [r3, #24]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f022 0204 	bic.w	r2, r2, #4
 8005dbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6999      	ldr	r1, [r3, #24]
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	691a      	ldr	r2, [r3, #16]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	619a      	str	r2, [r3, #24]
      break;
 8005dd2:	e0a5      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68b9      	ldr	r1, [r7, #8]
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f000 fb36 	bl	800644c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699a      	ldr	r2, [r3, #24]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	6999      	ldr	r1, [r3, #24]
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	021a      	lsls	r2, r3, #8
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	619a      	str	r2, [r3, #24]
      break;
 8005e14:	e084      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68b9      	ldr	r1, [r7, #8]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f000 fba9 	bl	8006574 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69da      	ldr	r2, [r3, #28]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f042 0208 	orr.w	r2, r2, #8
 8005e30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	69da      	ldr	r2, [r3, #28]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f022 0204 	bic.w	r2, r2, #4
 8005e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	69d9      	ldr	r1, [r3, #28]
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	691a      	ldr	r2, [r3, #16]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	430a      	orrs	r2, r1
 8005e52:	61da      	str	r2, [r3, #28]
      break;
 8005e54:	e064      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68b9      	ldr	r1, [r7, #8]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 fc1b 	bl	8006698 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	69da      	ldr	r2, [r3, #28]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69da      	ldr	r2, [r3, #28]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	69d9      	ldr	r1, [r3, #28]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	691b      	ldr	r3, [r3, #16]
 8005e8c:	021a      	lsls	r2, r3, #8
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	430a      	orrs	r2, r1
 8005e94:	61da      	str	r2, [r3, #28]
      break;
 8005e96:	e043      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68b9      	ldr	r1, [r7, #8]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f000 fc8e 	bl	80067c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0208 	orr.w	r2, r2, #8
 8005eb2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0204 	bic.w	r2, r2, #4
 8005ec2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	691a      	ldr	r2, [r3, #16]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005ed6:	e023      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68b9      	ldr	r1, [r7, #8]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f000 fcd8 	bl	8006894 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ef2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f02:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	021a      	lsls	r2, r3, #8
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	430a      	orrs	r2, r1
 8005f16:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005f18:	e002      	b.n	8005f20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005f1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3718      	adds	r7, #24
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop

08005f34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d101      	bne.n	8005f50 <HAL_TIM_ConfigClockSource+0x1c>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	e0f6      	b.n	800613e <HAL_TIM_ConfigClockSource+0x20a>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005f6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68ba      	ldr	r2, [r7, #8]
 8005f82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a6f      	ldr	r2, [pc, #444]	@ (8006148 <HAL_TIM_ConfigClockSource+0x214>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	f000 80c1 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005f90:	4a6d      	ldr	r2, [pc, #436]	@ (8006148 <HAL_TIM_ConfigClockSource+0x214>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	f200 80c6 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f98:	4a6c      	ldr	r2, [pc, #432]	@ (800614c <HAL_TIM_ConfigClockSource+0x218>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	f000 80b9 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005fa0:	4a6a      	ldr	r2, [pc, #424]	@ (800614c <HAL_TIM_ConfigClockSource+0x218>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	f200 80be 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fa8:	4a69      	ldr	r2, [pc, #420]	@ (8006150 <HAL_TIM_ConfigClockSource+0x21c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	f000 80b1 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005fb0:	4a67      	ldr	r2, [pc, #412]	@ (8006150 <HAL_TIM_ConfigClockSource+0x21c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	f200 80b6 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fb8:	4a66      	ldr	r2, [pc, #408]	@ (8006154 <HAL_TIM_ConfigClockSource+0x220>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	f000 80a9 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005fc0:	4a64      	ldr	r2, [pc, #400]	@ (8006154 <HAL_TIM_ConfigClockSource+0x220>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	f200 80ae 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fc8:	4a63      	ldr	r2, [pc, #396]	@ (8006158 <HAL_TIM_ConfigClockSource+0x224>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	f000 80a1 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005fd0:	4a61      	ldr	r2, [pc, #388]	@ (8006158 <HAL_TIM_ConfigClockSource+0x224>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	f200 80a6 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fd8:	4a60      	ldr	r2, [pc, #384]	@ (800615c <HAL_TIM_ConfigClockSource+0x228>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	f000 8099 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005fe0:	4a5e      	ldr	r2, [pc, #376]	@ (800615c <HAL_TIM_ConfigClockSource+0x228>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	f200 809e 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005fe8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005fec:	f000 8091 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8005ff0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005ff4:	f200 8096 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ff8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ffc:	f000 8089 	beq.w	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8006000:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006004:	f200 808e 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800600c:	d03e      	beq.n	800608c <HAL_TIM_ConfigClockSource+0x158>
 800600e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006012:	f200 8087 	bhi.w	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601a:	f000 8086 	beq.w	800612a <HAL_TIM_ConfigClockSource+0x1f6>
 800601e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006022:	d87f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006024:	2b70      	cmp	r3, #112	@ 0x70
 8006026:	d01a      	beq.n	800605e <HAL_TIM_ConfigClockSource+0x12a>
 8006028:	2b70      	cmp	r3, #112	@ 0x70
 800602a:	d87b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 800602c:	2b60      	cmp	r3, #96	@ 0x60
 800602e:	d050      	beq.n	80060d2 <HAL_TIM_ConfigClockSource+0x19e>
 8006030:	2b60      	cmp	r3, #96	@ 0x60
 8006032:	d877      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006034:	2b50      	cmp	r3, #80	@ 0x50
 8006036:	d03c      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0x17e>
 8006038:	2b50      	cmp	r3, #80	@ 0x50
 800603a:	d873      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 800603c:	2b40      	cmp	r3, #64	@ 0x40
 800603e:	d058      	beq.n	80060f2 <HAL_TIM_ConfigClockSource+0x1be>
 8006040:	2b40      	cmp	r3, #64	@ 0x40
 8006042:	d86f      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006044:	2b30      	cmp	r3, #48	@ 0x30
 8006046:	d064      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8006048:	2b30      	cmp	r3, #48	@ 0x30
 800604a:	d86b      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 800604c:	2b20      	cmp	r3, #32
 800604e:	d060      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8006050:	2b20      	cmp	r3, #32
 8006052:	d867      	bhi.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
 8006054:	2b00      	cmp	r3, #0
 8006056:	d05c      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 8006058:	2b10      	cmp	r3, #16
 800605a:	d05a      	beq.n	8006112 <HAL_TIM_ConfigClockSource+0x1de>
 800605c:	e062      	b.n	8006124 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800606e:	f000 fcf9 	bl	8006a64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800607a:	68bb      	ldr	r3, [r7, #8]
 800607c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006080:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68ba      	ldr	r2, [r7, #8]
 8006088:	609a      	str	r2, [r3, #8]
      break;
 800608a:	e04f      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800609c:	f000 fce2 	bl	8006a64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060ae:	609a      	str	r2, [r3, #8]
      break;
 80060b0:	e03c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060be:	461a      	mov	r2, r3
 80060c0:	f000 fc54 	bl	800696c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2150      	movs	r1, #80	@ 0x50
 80060ca:	4618      	mov	r0, r3
 80060cc:	f000 fcad 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 80060d0:	e02c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060de:	461a      	mov	r2, r3
 80060e0:	f000 fc73 	bl	80069ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2160      	movs	r1, #96	@ 0x60
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fc9d 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 80060f0:	e01c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060fe:	461a      	mov	r2, r3
 8006100:	f000 fc34 	bl	800696c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2140      	movs	r1, #64	@ 0x40
 800610a:	4618      	mov	r0, r3
 800610c:	f000 fc8d 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8006110:	e00c      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4619      	mov	r1, r3
 800611c:	4610      	mov	r0, r2
 800611e:	f000 fc84 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8006122:	e003      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	73fb      	strb	r3, [r7, #15]
      break;
 8006128:	e000      	b.n	800612c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800612a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	00100070 	.word	0x00100070
 800614c:	00100060 	.word	0x00100060
 8006150:	00100050 	.word	0x00100050
 8006154:	00100040 	.word	0x00100040
 8006158:	00100030 	.word	0x00100030
 800615c:	00100020 	.word	0x00100020

08006160 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006168:	bf00      	nop
 800616a:	370c      	adds	r7, #12
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006174:	b480      	push	{r7}
 8006176:	b083      	sub	sp, #12
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800617c:	bf00      	nop
 800617e:	370c      	adds	r7, #12
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr

0800619c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a4c      	ldr	r2, [pc, #304]	@ (80062f4 <TIM_Base_SetConfig+0x144>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d017      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061ce:	d013      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a49      	ldr	r2, [pc, #292]	@ (80062f8 <TIM_Base_SetConfig+0x148>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d00f      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a48      	ldr	r2, [pc, #288]	@ (80062fc <TIM_Base_SetConfig+0x14c>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00b      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a47      	ldr	r2, [pc, #284]	@ (8006300 <TIM_Base_SetConfig+0x150>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d007      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	4a46      	ldr	r2, [pc, #280]	@ (8006304 <TIM_Base_SetConfig+0x154>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d003      	beq.n	80061f8 <TIM_Base_SetConfig+0x48>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a45      	ldr	r2, [pc, #276]	@ (8006308 <TIM_Base_SetConfig+0x158>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d108      	bne.n	800620a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	4313      	orrs	r3, r2
 8006208:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a39      	ldr	r2, [pc, #228]	@ (80062f4 <TIM_Base_SetConfig+0x144>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d023      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006218:	d01f      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a36      	ldr	r2, [pc, #216]	@ (80062f8 <TIM_Base_SetConfig+0x148>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d01b      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a35      	ldr	r2, [pc, #212]	@ (80062fc <TIM_Base_SetConfig+0x14c>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d017      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a34      	ldr	r2, [pc, #208]	@ (8006300 <TIM_Base_SetConfig+0x150>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d013      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	4a33      	ldr	r2, [pc, #204]	@ (8006304 <TIM_Base_SetConfig+0x154>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d00f      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a33      	ldr	r2, [pc, #204]	@ (800630c <TIM_Base_SetConfig+0x15c>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00b      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a32      	ldr	r2, [pc, #200]	@ (8006310 <TIM_Base_SetConfig+0x160>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d007      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a31      	ldr	r2, [pc, #196]	@ (8006314 <TIM_Base_SetConfig+0x164>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d003      	beq.n	800625a <TIM_Base_SetConfig+0xaa>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a2c      	ldr	r2, [pc, #176]	@ (8006308 <TIM_Base_SetConfig+0x158>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d108      	bne.n	800626c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006260:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a18      	ldr	r2, [pc, #96]	@ (80062f4 <TIM_Base_SetConfig+0x144>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d013      	beq.n	80062c0 <TIM_Base_SetConfig+0x110>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a1a      	ldr	r2, [pc, #104]	@ (8006304 <TIM_Base_SetConfig+0x154>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d00f      	beq.n	80062c0 <TIM_Base_SetConfig+0x110>
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	4a1a      	ldr	r2, [pc, #104]	@ (800630c <TIM_Base_SetConfig+0x15c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d00b      	beq.n	80062c0 <TIM_Base_SetConfig+0x110>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	4a19      	ldr	r2, [pc, #100]	@ (8006310 <TIM_Base_SetConfig+0x160>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d007      	beq.n	80062c0 <TIM_Base_SetConfig+0x110>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	4a18      	ldr	r2, [pc, #96]	@ (8006314 <TIM_Base_SetConfig+0x164>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d003      	beq.n	80062c0 <TIM_Base_SetConfig+0x110>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a13      	ldr	r2, [pc, #76]	@ (8006308 <TIM_Base_SetConfig+0x158>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d103      	bne.n	80062c8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	691a      	ldr	r2, [r3, #16]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0301 	and.w	r3, r3, #1
 80062d6:	2b01      	cmp	r3, #1
 80062d8:	d105      	bne.n	80062e6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	691b      	ldr	r3, [r3, #16]
 80062de:	f023 0201 	bic.w	r2, r3, #1
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	611a      	str	r2, [r3, #16]
  }
}
 80062e6:	bf00      	nop
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	40012c00 	.word	0x40012c00
 80062f8:	40000400 	.word	0x40000400
 80062fc:	40000800 	.word	0x40000800
 8006300:	40000c00 	.word	0x40000c00
 8006304:	40013400 	.word	0x40013400
 8006308:	40015000 	.word	0x40015000
 800630c:	40014000 	.word	0x40014000
 8006310:	40014400 	.word	0x40014400
 8006314:	40014800 	.word	0x40014800

08006318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006318:	b480      	push	{r7}
 800631a:	b087      	sub	sp, #28
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a1b      	ldr	r3, [r3, #32]
 8006326:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	f023 0201 	bic.w	r2, r3, #1
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800634a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0303 	bic.w	r3, r3, #3
 8006352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	4313      	orrs	r3, r2
 800635c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	f023 0302 	bic.w	r3, r3, #2
 8006364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	4313      	orrs	r3, r2
 800636e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	4a30      	ldr	r2, [pc, #192]	@ (8006434 <TIM_OC1_SetConfig+0x11c>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d013      	beq.n	80063a0 <TIM_OC1_SetConfig+0x88>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a2f      	ldr	r2, [pc, #188]	@ (8006438 <TIM_OC1_SetConfig+0x120>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00f      	beq.n	80063a0 <TIM_OC1_SetConfig+0x88>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a2e      	ldr	r2, [pc, #184]	@ (800643c <TIM_OC1_SetConfig+0x124>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00b      	beq.n	80063a0 <TIM_OC1_SetConfig+0x88>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a2d      	ldr	r2, [pc, #180]	@ (8006440 <TIM_OC1_SetConfig+0x128>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d007      	beq.n	80063a0 <TIM_OC1_SetConfig+0x88>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a2c      	ldr	r2, [pc, #176]	@ (8006444 <TIM_OC1_SetConfig+0x12c>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d003      	beq.n	80063a0 <TIM_OC1_SetConfig+0x88>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2b      	ldr	r2, [pc, #172]	@ (8006448 <TIM_OC1_SetConfig+0x130>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d10c      	bne.n	80063ba <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f023 0308 	bic.w	r3, r3, #8
 80063a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	697a      	ldr	r2, [r7, #20]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	f023 0304 	bic.w	r3, r3, #4
 80063b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006434 <TIM_OC1_SetConfig+0x11c>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d013      	beq.n	80063ea <TIM_OC1_SetConfig+0xd2>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006438 <TIM_OC1_SetConfig+0x120>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d00f      	beq.n	80063ea <TIM_OC1_SetConfig+0xd2>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <TIM_OC1_SetConfig+0x124>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d00b      	beq.n	80063ea <TIM_OC1_SetConfig+0xd2>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006440 <TIM_OC1_SetConfig+0x128>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d007      	beq.n	80063ea <TIM_OC1_SetConfig+0xd2>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a19      	ldr	r2, [pc, #100]	@ (8006444 <TIM_OC1_SetConfig+0x12c>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d003      	beq.n	80063ea <TIM_OC1_SetConfig+0xd2>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	4a18      	ldr	r2, [pc, #96]	@ (8006448 <TIM_OC1_SetConfig+0x130>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d111      	bne.n	800640e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	621a      	str	r2, [r3, #32]
}
 8006428:	bf00      	nop
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	40012c00 	.word	0x40012c00
 8006438:	40013400 	.word	0x40013400
 800643c:	40014000 	.word	0x40014000
 8006440:	40014400 	.word	0x40014400
 8006444:	40014800 	.word	0x40014800
 8006448:	40015000 	.word	0x40015000

0800644c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800644c:	b480      	push	{r7}
 800644e:	b087      	sub	sp, #28
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a1b      	ldr	r3, [r3, #32]
 8006460:	f023 0210 	bic.w	r2, r3, #16
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800647a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800647e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	021b      	lsls	r3, r3, #8
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0320 	bic.w	r3, r3, #32
 800649a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a2c      	ldr	r2, [pc, #176]	@ (800655c <TIM_OC2_SetConfig+0x110>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d007      	beq.n	80064c0 <TIM_OC2_SetConfig+0x74>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a2b      	ldr	r2, [pc, #172]	@ (8006560 <TIM_OC2_SetConfig+0x114>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d003      	beq.n	80064c0 <TIM_OC2_SetConfig+0x74>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006564 <TIM_OC2_SetConfig+0x118>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d10d      	bne.n	80064dc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	011b      	lsls	r3, r3, #4
 80064ce:	697a      	ldr	r2, [r7, #20]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a1f      	ldr	r2, [pc, #124]	@ (800655c <TIM_OC2_SetConfig+0x110>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d013      	beq.n	800650c <TIM_OC2_SetConfig+0xc0>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006560 <TIM_OC2_SetConfig+0x114>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00f      	beq.n	800650c <TIM_OC2_SetConfig+0xc0>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006568 <TIM_OC2_SetConfig+0x11c>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d00b      	beq.n	800650c <TIM_OC2_SetConfig+0xc0>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a1d      	ldr	r2, [pc, #116]	@ (800656c <TIM_OC2_SetConfig+0x120>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d007      	beq.n	800650c <TIM_OC2_SetConfig+0xc0>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a1c      	ldr	r2, [pc, #112]	@ (8006570 <TIM_OC2_SetConfig+0x124>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d003      	beq.n	800650c <TIM_OC2_SetConfig+0xc0>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a17      	ldr	r2, [pc, #92]	@ (8006564 <TIM_OC2_SetConfig+0x118>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d113      	bne.n	8006534 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006512:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800651a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	695b      	ldr	r3, [r3, #20]
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	693a      	ldr	r2, [r7, #16]
 8006524:	4313      	orrs	r3, r2
 8006526:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	4313      	orrs	r3, r2
 8006532:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	621a      	str	r2, [r3, #32]
}
 800654e:	bf00      	nop
 8006550:	371c      	adds	r7, #28
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	40012c00 	.word	0x40012c00
 8006560:	40013400 	.word	0x40013400
 8006564:	40015000 	.word	0x40015000
 8006568:	40014000 	.word	0x40014000
 800656c:	40014400 	.word	0x40014400
 8006570:	40014800 	.word	0x40014800

08006574 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006574:	b480      	push	{r7}
 8006576:	b087      	sub	sp, #28
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a1b      	ldr	r3, [r3, #32]
 8006582:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f023 0303 	bic.w	r3, r3, #3
 80065ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	021b      	lsls	r3, r3, #8
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006680 <TIM_OC3_SetConfig+0x10c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d007      	beq.n	80065e6 <TIM_OC3_SetConfig+0x72>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006684 <TIM_OC3_SetConfig+0x110>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d003      	beq.n	80065e6 <TIM_OC3_SetConfig+0x72>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a29      	ldr	r2, [pc, #164]	@ (8006688 <TIM_OC3_SetConfig+0x114>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d10d      	bne.n	8006602 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80065ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	021b      	lsls	r3, r3, #8
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a1e      	ldr	r2, [pc, #120]	@ (8006680 <TIM_OC3_SetConfig+0x10c>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d013      	beq.n	8006632 <TIM_OC3_SetConfig+0xbe>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a1d      	ldr	r2, [pc, #116]	@ (8006684 <TIM_OC3_SetConfig+0x110>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00f      	beq.n	8006632 <TIM_OC3_SetConfig+0xbe>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a1d      	ldr	r2, [pc, #116]	@ (800668c <TIM_OC3_SetConfig+0x118>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00b      	beq.n	8006632 <TIM_OC3_SetConfig+0xbe>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a1c      	ldr	r2, [pc, #112]	@ (8006690 <TIM_OC3_SetConfig+0x11c>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d007      	beq.n	8006632 <TIM_OC3_SetConfig+0xbe>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a1b      	ldr	r2, [pc, #108]	@ (8006694 <TIM_OC3_SetConfig+0x120>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d003      	beq.n	8006632 <TIM_OC3_SetConfig+0xbe>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a16      	ldr	r2, [pc, #88]	@ (8006688 <TIM_OC3_SetConfig+0x114>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d113      	bne.n	800665a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006638:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006640:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	011b      	lsls	r3, r3, #4
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	011b      	lsls	r3, r3, #4
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	4313      	orrs	r3, r2
 8006658:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	697a      	ldr	r2, [r7, #20]
 8006672:	621a      	str	r2, [r3, #32]
}
 8006674:	bf00      	nop
 8006676:	371c      	adds	r7, #28
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr
 8006680:	40012c00 	.word	0x40012c00
 8006684:	40013400 	.word	0x40013400
 8006688:	40015000 	.word	0x40015000
 800668c:	40014000 	.word	0x40014000
 8006690:	40014400 	.word	0x40014400
 8006694:	40014800 	.word	0x40014800

08006698 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a1b      	ldr	r3, [r3, #32]
 80066a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a1b      	ldr	r3, [r3, #32]
 80066ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	021b      	lsls	r3, r3, #8
 80066da:	68fa      	ldr	r2, [r7, #12]
 80066dc:	4313      	orrs	r3, r2
 80066de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	031b      	lsls	r3, r3, #12
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a2c      	ldr	r2, [pc, #176]	@ (80067a8 <TIM_OC4_SetConfig+0x110>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d007      	beq.n	800670c <TIM_OC4_SetConfig+0x74>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a2b      	ldr	r2, [pc, #172]	@ (80067ac <TIM_OC4_SetConfig+0x114>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d003      	beq.n	800670c <TIM_OC4_SetConfig+0x74>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a2a      	ldr	r2, [pc, #168]	@ (80067b0 <TIM_OC4_SetConfig+0x118>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d10d      	bne.n	8006728 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800670c:	697b      	ldr	r3, [r7, #20]
 800670e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	031b      	lsls	r3, r3, #12
 800671a:	697a      	ldr	r2, [r7, #20]
 800671c:	4313      	orrs	r3, r2
 800671e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006726:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a1f      	ldr	r2, [pc, #124]	@ (80067a8 <TIM_OC4_SetConfig+0x110>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d013      	beq.n	8006758 <TIM_OC4_SetConfig+0xc0>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a1e      	ldr	r2, [pc, #120]	@ (80067ac <TIM_OC4_SetConfig+0x114>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d00f      	beq.n	8006758 <TIM_OC4_SetConfig+0xc0>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a1e      	ldr	r2, [pc, #120]	@ (80067b4 <TIM_OC4_SetConfig+0x11c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d00b      	beq.n	8006758 <TIM_OC4_SetConfig+0xc0>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a1d      	ldr	r2, [pc, #116]	@ (80067b8 <TIM_OC4_SetConfig+0x120>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d007      	beq.n	8006758 <TIM_OC4_SetConfig+0xc0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a1c      	ldr	r2, [pc, #112]	@ (80067bc <TIM_OC4_SetConfig+0x124>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_OC4_SetConfig+0xc0>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a17      	ldr	r2, [pc, #92]	@ (80067b0 <TIM_OC4_SetConfig+0x118>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d113      	bne.n	8006780 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800675e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006766:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	019b      	lsls	r3, r3, #6
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	019b      	lsls	r3, r3, #6
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	621a      	str	r2, [r3, #32]
}
 800679a:	bf00      	nop
 800679c:	371c      	adds	r7, #28
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	40012c00 	.word	0x40012c00
 80067ac:	40013400 	.word	0x40013400
 80067b0:	40015000 	.word	0x40015000
 80067b4:	40014000 	.word	0x40014000
 80067b8:	40014400 	.word	0x40014400
 80067bc:	40014800 	.word	0x40014800

080067c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b087      	sub	sp, #28
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
 80067c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6a1b      	ldr	r3, [r3, #32]
 80067d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	685b      	ldr	r3, [r3, #4]
 80067e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006804:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	041b      	lsls	r3, r3, #16
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	4313      	orrs	r3, r2
 8006810:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a19      	ldr	r2, [pc, #100]	@ (800687c <TIM_OC5_SetConfig+0xbc>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d013      	beq.n	8006842 <TIM_OC5_SetConfig+0x82>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a18      	ldr	r2, [pc, #96]	@ (8006880 <TIM_OC5_SetConfig+0xc0>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d00f      	beq.n	8006842 <TIM_OC5_SetConfig+0x82>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a17      	ldr	r2, [pc, #92]	@ (8006884 <TIM_OC5_SetConfig+0xc4>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00b      	beq.n	8006842 <TIM_OC5_SetConfig+0x82>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a16      	ldr	r2, [pc, #88]	@ (8006888 <TIM_OC5_SetConfig+0xc8>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d007      	beq.n	8006842 <TIM_OC5_SetConfig+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a15      	ldr	r2, [pc, #84]	@ (800688c <TIM_OC5_SetConfig+0xcc>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d003      	beq.n	8006842 <TIM_OC5_SetConfig+0x82>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a14      	ldr	r2, [pc, #80]	@ (8006890 <TIM_OC5_SetConfig+0xd0>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d109      	bne.n	8006856 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006848:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	021b      	lsls	r3, r3, #8
 8006850:	697a      	ldr	r2, [r7, #20]
 8006852:	4313      	orrs	r3, r2
 8006854:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	621a      	str	r2, [r3, #32]
}
 8006870:	bf00      	nop
 8006872:	371c      	adds	r7, #28
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr
 800687c:	40012c00 	.word	0x40012c00
 8006880:	40013400 	.word	0x40013400
 8006884:	40014000 	.word	0x40014000
 8006888:	40014400 	.word	0x40014400
 800688c:	40014800 	.word	0x40014800
 8006890:	40015000 	.word	0x40015000

08006894 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006894:	b480      	push	{r7}
 8006896:	b087      	sub	sp, #28
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6a1b      	ldr	r3, [r3, #32]
 80068a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	021b      	lsls	r3, r3, #8
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	4313      	orrs	r3, r2
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	051b      	lsls	r3, r3, #20
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1a      	ldr	r2, [pc, #104]	@ (8006954 <TIM_OC6_SetConfig+0xc0>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d013      	beq.n	8006918 <TIM_OC6_SetConfig+0x84>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a19      	ldr	r2, [pc, #100]	@ (8006958 <TIM_OC6_SetConfig+0xc4>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00f      	beq.n	8006918 <TIM_OC6_SetConfig+0x84>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a18      	ldr	r2, [pc, #96]	@ (800695c <TIM_OC6_SetConfig+0xc8>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00b      	beq.n	8006918 <TIM_OC6_SetConfig+0x84>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a17      	ldr	r2, [pc, #92]	@ (8006960 <TIM_OC6_SetConfig+0xcc>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d007      	beq.n	8006918 <TIM_OC6_SetConfig+0x84>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a16      	ldr	r2, [pc, #88]	@ (8006964 <TIM_OC6_SetConfig+0xd0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d003      	beq.n	8006918 <TIM_OC6_SetConfig+0x84>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a15      	ldr	r2, [pc, #84]	@ (8006968 <TIM_OC6_SetConfig+0xd4>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d109      	bne.n	800692c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800691e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	029b      	lsls	r3, r3, #10
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4313      	orrs	r3, r2
 800692a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685a      	ldr	r2, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	bf00      	nop
 8006948:	371c      	adds	r7, #28
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40013400 	.word	0x40013400
 800695c:	40014000 	.word	0x40014000
 8006960:	40014400 	.word	0x40014400
 8006964:	40014800 	.word	0x40014800
 8006968:	40015000 	.word	0x40015000

0800696c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	f023 0201 	bic.w	r2, r3, #1
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	011b      	lsls	r3, r3, #4
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f023 030a 	bic.w	r3, r3, #10
 80069a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	621a      	str	r2, [r3, #32]
}
 80069be:	bf00      	nop
 80069c0:	371c      	adds	r7, #28
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ca:	b480      	push	{r7}
 80069cc:	b087      	sub	sp, #28
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	60f8      	str	r0, [r7, #12]
 80069d2:	60b9      	str	r1, [r7, #8]
 80069d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f023 0210 	bic.w	r2, r3, #16
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	031b      	lsls	r3, r3, #12
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	011b      	lsls	r3, r3, #4
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	621a      	str	r2, [r3, #32]
}
 8006a1e:	bf00      	nop
 8006a20:	371c      	adds	r7, #28
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b085      	sub	sp, #20
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	f043 0307 	orr.w	r3, r3, #7
 8006a50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	609a      	str	r2, [r3, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
 8006a70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	021a      	lsls	r2, r3, #8
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	431a      	orrs	r2, r3
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	609a      	str	r2, [r3, #8]
}
 8006a98:	bf00      	nop
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8006abc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1a      	ldr	r2, [r3, #32]
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	43db      	mvns	r3, r3
 8006ac6:	401a      	ands	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a1a      	ldr	r2, [r3, #32]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 031f 	and.w	r3, r3, #31
 8006ad6:	6879      	ldr	r1, [r7, #4]
 8006ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8006adc:	431a      	orrs	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
	...

08006af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d101      	bne.n	8006b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b04:	2302      	movs	r3, #2
 8006b06:	e074      	b.n	8006bf2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a34      	ldr	r2, [pc, #208]	@ (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d009      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a33      	ldr	r2, [pc, #204]	@ (8006c04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d004      	beq.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a31      	ldr	r2, [pc, #196]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d108      	bne.n	8006b58 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b4c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a21      	ldr	r2, [pc, #132]	@ (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d022      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b88:	d01d      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d018      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1d      	ldr	r2, [pc, #116]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d013      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d00e      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a15      	ldr	r2, [pc, #84]	@ (8006c04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d009      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a18      	ldr	r2, [pc, #96]	@ (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d004      	beq.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a11      	ldr	r2, [pc, #68]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d10c      	bne.n	8006be0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3714      	adds	r7, #20
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop
 8006c00:	40012c00 	.word	0x40012c00
 8006c04:	40013400 	.word	0x40013400
 8006c08:	40015000 	.word	0x40015000
 8006c0c:	40000400 	.word	0x40000400
 8006c10:	40000800 	.word	0x40000800
 8006c14:	40000c00 	.word	0x40000c00
 8006c18:	40014000 	.word	0x40014000

08006c1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e078      	b.n	8006d2a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	041b      	lsls	r3, r3, #16
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d38 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d009      	beq.n	8006cde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a1b      	ldr	r2, [pc, #108]	@ (8006d3c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d004      	beq.n	8006cde <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a19      	ldr	r2, [pc, #100]	@ (8006d40 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d11c      	bne.n	8006d18 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	051b      	lsls	r3, r3, #20
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	40012c00 	.word	0x40012c00
 8006d3c:	40013400 	.word	0x40013400
 8006d40:	40015000 	.word	0x40015000

08006d44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006d9c:	bf00      	nop
 8006d9e:	370c      	adds	r7, #12
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d101      	bne.n	8006de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e042      	b.n	8006e68 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d106      	bne.n	8006dfa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7fa fb6d 	bl	80014d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2224      	movs	r2, #36	@ 0x24
 8006dfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f022 0201 	bic.w	r2, r2, #1
 8006e10:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d002      	beq.n	8006e20 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 fe68 	bl	8007af0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fb69 	bl	80074f8 <UART_SetConfig>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d101      	bne.n	8006e30 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e01b      	b.n	8006e68 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	685a      	ldr	r2, [r3, #4]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e3e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	689a      	ldr	r2, [r3, #8]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e4e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f042 0201 	orr.w	r2, r2, #1
 8006e5e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fee7 	bl	8007c34 <UART_CheckIdleState>
 8006e66:	4603      	mov	r3, r0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3708      	adds	r7, #8
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b0ba      	sub	sp, #232	@ 0xe8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	69db      	ldr	r3, [r3, #28]
 8006e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006e96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006e9a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ea4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d11b      	bne.n	8006ee4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb0:	f003 0320 	and.w	r3, r3, #32
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d015      	beq.n	8006ee4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ebc:	f003 0320 	and.w	r3, r3, #32
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d105      	bne.n	8006ed0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006ec4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d009      	beq.n	8006ee4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 82e3 	beq.w	80074a0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	4798      	blx	r3
      }
      return;
 8006ee2:	e2dd      	b.n	80074a0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006ee4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 8123 	beq.w	8007134 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006eee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006ef2:	4b8d      	ldr	r3, [pc, #564]	@ (8007128 <HAL_UART_IRQHandler+0x2b8>)
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d106      	bne.n	8006f08 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006efa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006efe:	4b8b      	ldr	r3, [pc, #556]	@ (800712c <HAL_UART_IRQHandler+0x2bc>)
 8006f00:	4013      	ands	r3, r2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	f000 8116 	beq.w	8007134 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0c:	f003 0301 	and.w	r3, r3, #1
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d011      	beq.n	8006f38 <HAL_UART_IRQHandler+0xc8>
 8006f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00b      	beq.n	8006f38 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2201      	movs	r2, #1
 8006f26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f2e:	f043 0201 	orr.w	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3c:	f003 0302 	and.w	r3, r3, #2
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d011      	beq.n	8006f68 <HAL_UART_IRQHandler+0xf8>
 8006f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00b      	beq.n	8006f68 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2202      	movs	r2, #2
 8006f56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f5e:	f043 0204 	orr.w	r2, r3, #4
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f6c:	f003 0304 	and.w	r3, r3, #4
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d011      	beq.n	8006f98 <HAL_UART_IRQHandler+0x128>
 8006f74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	2204      	movs	r2, #4
 8006f86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f8e:	f043 0202 	orr.w	r2, r3, #2
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9c:	f003 0308 	and.w	r3, r3, #8
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d017      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d105      	bne.n	8006fbc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006fb0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006fb4:	4b5c      	ldr	r3, [pc, #368]	@ (8007128 <HAL_UART_IRQHandler+0x2b8>)
 8006fb6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00b      	beq.n	8006fd4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2208      	movs	r2, #8
 8006fc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fca:	f043 0208 	orr.w	r2, r3, #8
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d012      	beq.n	8007006 <HAL_UART_IRQHandler+0x196>
 8006fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00c      	beq.n	8007006 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ff4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ffc:	f043 0220 	orr.w	r2, r3, #32
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8249 	beq.w	80074a4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007012:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007016:	f003 0320 	and.w	r3, r3, #32
 800701a:	2b00      	cmp	r3, #0
 800701c:	d013      	beq.n	8007046 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800701e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007022:	f003 0320 	and.w	r3, r3, #32
 8007026:	2b00      	cmp	r3, #0
 8007028:	d105      	bne.n	8007036 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800702a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800702e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007032:	2b00      	cmp	r3, #0
 8007034:	d007      	beq.n	8007046 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800703a:	2b00      	cmp	r3, #0
 800703c:	d003      	beq.n	8007046 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800704c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705a:	2b40      	cmp	r3, #64	@ 0x40
 800705c:	d005      	beq.n	800706a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800705e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007062:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007066:	2b00      	cmp	r3, #0
 8007068:	d054      	beq.n	8007114 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 fef9 	bl	8007e62 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800707a:	2b40      	cmp	r3, #64	@ 0x40
 800707c:	d146      	bne.n	800710c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3308      	adds	r3, #8
 8007084:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007088:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007094:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007098:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800709c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	3308      	adds	r3, #8
 80070a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80070aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80070ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80070b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80070ba:	e841 2300 	strex	r3, r2, [r1]
 80070be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80070c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d1d9      	bne.n	800707e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d017      	beq.n	8007104 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070da:	4a15      	ldr	r2, [pc, #84]	@ (8007130 <HAL_UART_IRQHandler+0x2c0>)
 80070dc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7fc fd41 	bl	8003b6c <HAL_DMA_Abort_IT>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d019      	beq.n	8007124 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80070fe:	4610      	mov	r0, r2
 8007100:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007102:	e00f      	b.n	8007124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 f9e1 	bl	80074cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800710a:	e00b      	b.n	8007124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f9dd 	bl	80074cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007112:	e007      	b.n	8007124 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f9d9 	bl	80074cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2200      	movs	r2, #0
 800711e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007122:	e1bf      	b.n	80074a4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007124:	bf00      	nop
    return;
 8007126:	e1bd      	b.n	80074a4 <HAL_UART_IRQHandler+0x634>
 8007128:	10000001 	.word	0x10000001
 800712c:	04000120 	.word	0x04000120
 8007130:	08007f2f 	.word	0x08007f2f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007138:	2b01      	cmp	r3, #1
 800713a:	f040 8153 	bne.w	80073e4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800713e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007142:	f003 0310 	and.w	r3, r3, #16
 8007146:	2b00      	cmp	r3, #0
 8007148:	f000 814c 	beq.w	80073e4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800714c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007150:	f003 0310 	and.w	r3, r3, #16
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 8145 	beq.w	80073e4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2210      	movs	r2, #16
 8007160:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800716c:	2b40      	cmp	r3, #64	@ 0x40
 800716e:	f040 80bb 	bne.w	80072e8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007180:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007184:	2b00      	cmp	r3, #0
 8007186:	f000 818f 	beq.w	80074a8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007190:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007194:	429a      	cmp	r2, r3
 8007196:	f080 8187 	bcs.w	80074a8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0320 	and.w	r3, r3, #32
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f040 8087 	bne.w	80072c6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80071cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	461a      	mov	r2, r3
 80071de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80071e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80071e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80071ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80071f2:	e841 2300 	strex	r3, r2, [r1]
 80071f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80071fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1da      	bne.n	80071b8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	3308      	adds	r3, #8
 8007208:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800720c:	e853 3f00 	ldrex	r3, [r3]
 8007210:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007212:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007214:	f023 0301 	bic.w	r3, r3, #1
 8007218:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3308      	adds	r3, #8
 8007222:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007226:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800722a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800722e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007232:	e841 2300 	strex	r3, r2, [r1]
 8007236:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007238:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e1      	bne.n	8007202 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	3308      	adds	r3, #8
 8007244:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800724e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007250:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007254:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007262:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007264:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007268:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007270:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e3      	bne.n	800723e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007294:	f023 0310 	bic.w	r3, r3, #16
 8007298:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	461a      	mov	r2, r3
 80072a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80072ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80072ae:	e841 2300 	strex	r3, r2, [r1]
 80072b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80072b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d1e4      	bne.n	8007284 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7fc fbfa 	bl	8003aba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2202      	movs	r2, #2
 80072ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072d8:	b29b      	uxth	r3, r3
 80072da:	1ad3      	subs	r3, r2, r3
 80072dc:	b29b      	uxth	r3, r3
 80072de:	4619      	mov	r1, r3
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 f8fd 	bl	80074e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072e6:	e0df      	b.n	80074a8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007302:	b29b      	uxth	r3, r3
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 80d1 	beq.w	80074ac <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800730a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800730e:	2b00      	cmp	r3, #0
 8007310:	f000 80cc 	beq.w	80074ac <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800731c:	e853 3f00 	ldrex	r3, [r3]
 8007320:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007324:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007328:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	461a      	mov	r2, r3
 8007332:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007336:	647b      	str	r3, [r7, #68]	@ 0x44
 8007338:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800733c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e4      	bne.n	8007314 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	3308      	adds	r3, #8
 8007350:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	e853 3f00 	ldrex	r3, [r3]
 8007358:	623b      	str	r3, [r7, #32]
   return(result);
 800735a:	6a3b      	ldr	r3, [r7, #32]
 800735c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007360:	f023 0301 	bic.w	r3, r3, #1
 8007364:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3308      	adds	r3, #8
 800736e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007372:	633a      	str	r2, [r7, #48]	@ 0x30
 8007374:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007378:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e1      	bne.n	800734a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2220      	movs	r2, #32
 800738a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	e853 3f00 	ldrex	r3, [r3]
 80073a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f023 0310 	bic.w	r3, r3, #16
 80073ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	461a      	mov	r2, r3
 80073b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c0:	69b9      	ldr	r1, [r7, #24]
 80073c2:	69fa      	ldr	r2, [r7, #28]
 80073c4:	e841 2300 	strex	r3, r2, [r1]
 80073c8:	617b      	str	r3, [r7, #20]
   return(result);
 80073ca:	697b      	ldr	r3, [r7, #20]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1e4      	bne.n	800739a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073da:	4619      	mov	r1, r3
 80073dc:	6878      	ldr	r0, [r7, #4]
 80073de:	f000 f87f 	bl	80074e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073e2:	e063      	b.n	80074ac <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80073e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00e      	beq.n	800740e <HAL_UART_IRQHandler+0x59e>
 80073f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d008      	beq.n	800740e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007404:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fdd2 	bl	8007fb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800740c:	e051      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800740e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007416:	2b00      	cmp	r3, #0
 8007418:	d014      	beq.n	8007444 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800741a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800741e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007422:	2b00      	cmp	r3, #0
 8007424:	d105      	bne.n	8007432 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007426:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800742a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d008      	beq.n	8007444 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007436:	2b00      	cmp	r3, #0
 8007438:	d03a      	beq.n	80074b0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	4798      	blx	r3
    }
    return;
 8007442:	e035      	b.n	80074b0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007448:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800744c:	2b00      	cmp	r3, #0
 800744e:	d009      	beq.n	8007464 <HAL_UART_IRQHandler+0x5f4>
 8007450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007454:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007458:	2b00      	cmp	r3, #0
 800745a:	d003      	beq.n	8007464 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fd7c 	bl	8007f5a <UART_EndTransmit_IT>
    return;
 8007462:	e026      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007468:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d009      	beq.n	8007484 <HAL_UART_IRQHandler+0x614>
 8007470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007474:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fdab 	bl	8007fd8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007482:	e016      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007488:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800748c:	2b00      	cmp	r3, #0
 800748e:	d010      	beq.n	80074b2 <HAL_UART_IRQHandler+0x642>
 8007490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007494:	2b00      	cmp	r3, #0
 8007496:	da0c      	bge.n	80074b2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 fd93 	bl	8007fc4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800749e:	e008      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
      return;
 80074a0:	bf00      	nop
 80074a2:	e006      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
    return;
 80074a4:	bf00      	nop
 80074a6:	e004      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
      return;
 80074a8:	bf00      	nop
 80074aa:	e002      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
      return;
 80074ac:	bf00      	nop
 80074ae:	e000      	b.n	80074b2 <HAL_UART_IRQHandler+0x642>
    return;
 80074b0:	bf00      	nop
  }
}
 80074b2:	37e8      	adds	r7, #232	@ 0xe8
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80074c0:	bf00      	nop
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b083      	sub	sp, #12
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	460b      	mov	r3, r1
 80074ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074fc:	b08c      	sub	sp, #48	@ 0x30
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007502:	2300      	movs	r3, #0
 8007504:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	689a      	ldr	r2, [r3, #8]
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	691b      	ldr	r3, [r3, #16]
 8007510:	431a      	orrs	r2, r3
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	431a      	orrs	r2, r3
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	69db      	ldr	r3, [r3, #28]
 800751c:	4313      	orrs	r3, r2
 800751e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	4baa      	ldr	r3, [pc, #680]	@ (80077d0 <UART_SetConfig+0x2d8>)
 8007528:	4013      	ands	r3, r2
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	6812      	ldr	r2, [r2, #0]
 800752e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007530:	430b      	orrs	r3, r1
 8007532:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	68da      	ldr	r2, [r3, #12]
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	430a      	orrs	r2, r1
 8007548:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007550:	697b      	ldr	r3, [r7, #20]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4a9f      	ldr	r2, [pc, #636]	@ (80077d4 <UART_SetConfig+0x2dc>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d004      	beq.n	8007564 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	6a1b      	ldr	r3, [r3, #32]
 800755e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007560:	4313      	orrs	r3, r2
 8007562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800756e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007572:	697a      	ldr	r2, [r7, #20]
 8007574:	6812      	ldr	r2, [r2, #0]
 8007576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007578:	430b      	orrs	r3, r1
 800757a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800757c:	697b      	ldr	r3, [r7, #20]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007582:	f023 010f 	bic.w	r1, r3, #15
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a90      	ldr	r2, [pc, #576]	@ (80077d8 <UART_SetConfig+0x2e0>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d125      	bne.n	80075e8 <UART_SetConfig+0xf0>
 800759c:	4b8f      	ldr	r3, [pc, #572]	@ (80077dc <UART_SetConfig+0x2e4>)
 800759e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075a2:	f003 0303 	and.w	r3, r3, #3
 80075a6:	2b03      	cmp	r3, #3
 80075a8:	d81a      	bhi.n	80075e0 <UART_SetConfig+0xe8>
 80075aa:	a201      	add	r2, pc, #4	@ (adr r2, 80075b0 <UART_SetConfig+0xb8>)
 80075ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b0:	080075c1 	.word	0x080075c1
 80075b4:	080075d1 	.word	0x080075d1
 80075b8:	080075c9 	.word	0x080075c9
 80075bc:	080075d9 	.word	0x080075d9
 80075c0:	2301      	movs	r3, #1
 80075c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075c6:	e116      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80075c8:	2302      	movs	r3, #2
 80075ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ce:	e112      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80075d0:	2304      	movs	r3, #4
 80075d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075d6:	e10e      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80075d8:	2308      	movs	r3, #8
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075de:	e10a      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80075e0:	2310      	movs	r3, #16
 80075e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075e6:	e106      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a7c      	ldr	r2, [pc, #496]	@ (80077e0 <UART_SetConfig+0x2e8>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d138      	bne.n	8007664 <UART_SetConfig+0x16c>
 80075f2:	4b7a      	ldr	r3, [pc, #488]	@ (80077dc <UART_SetConfig+0x2e4>)
 80075f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075f8:	f003 030c 	and.w	r3, r3, #12
 80075fc:	2b0c      	cmp	r3, #12
 80075fe:	d82d      	bhi.n	800765c <UART_SetConfig+0x164>
 8007600:	a201      	add	r2, pc, #4	@ (adr r2, 8007608 <UART_SetConfig+0x110>)
 8007602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007606:	bf00      	nop
 8007608:	0800763d 	.word	0x0800763d
 800760c:	0800765d 	.word	0x0800765d
 8007610:	0800765d 	.word	0x0800765d
 8007614:	0800765d 	.word	0x0800765d
 8007618:	0800764d 	.word	0x0800764d
 800761c:	0800765d 	.word	0x0800765d
 8007620:	0800765d 	.word	0x0800765d
 8007624:	0800765d 	.word	0x0800765d
 8007628:	08007645 	.word	0x08007645
 800762c:	0800765d 	.word	0x0800765d
 8007630:	0800765d 	.word	0x0800765d
 8007634:	0800765d 	.word	0x0800765d
 8007638:	08007655 	.word	0x08007655
 800763c:	2300      	movs	r3, #0
 800763e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007642:	e0d8      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007644:	2302      	movs	r3, #2
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800764a:	e0d4      	b.n	80077f6 <UART_SetConfig+0x2fe>
 800764c:	2304      	movs	r3, #4
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007652:	e0d0      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007654:	2308      	movs	r3, #8
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800765a:	e0cc      	b.n	80077f6 <UART_SetConfig+0x2fe>
 800765c:	2310      	movs	r3, #16
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007662:	e0c8      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a5e      	ldr	r2, [pc, #376]	@ (80077e4 <UART_SetConfig+0x2ec>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d125      	bne.n	80076ba <UART_SetConfig+0x1c2>
 800766e:	4b5b      	ldr	r3, [pc, #364]	@ (80077dc <UART_SetConfig+0x2e4>)
 8007670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007674:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007678:	2b30      	cmp	r3, #48	@ 0x30
 800767a:	d016      	beq.n	80076aa <UART_SetConfig+0x1b2>
 800767c:	2b30      	cmp	r3, #48	@ 0x30
 800767e:	d818      	bhi.n	80076b2 <UART_SetConfig+0x1ba>
 8007680:	2b20      	cmp	r3, #32
 8007682:	d00a      	beq.n	800769a <UART_SetConfig+0x1a2>
 8007684:	2b20      	cmp	r3, #32
 8007686:	d814      	bhi.n	80076b2 <UART_SetConfig+0x1ba>
 8007688:	2b00      	cmp	r3, #0
 800768a:	d002      	beq.n	8007692 <UART_SetConfig+0x19a>
 800768c:	2b10      	cmp	r3, #16
 800768e:	d008      	beq.n	80076a2 <UART_SetConfig+0x1aa>
 8007690:	e00f      	b.n	80076b2 <UART_SetConfig+0x1ba>
 8007692:	2300      	movs	r3, #0
 8007694:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007698:	e0ad      	b.n	80077f6 <UART_SetConfig+0x2fe>
 800769a:	2302      	movs	r3, #2
 800769c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076a0:	e0a9      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076a2:	2304      	movs	r3, #4
 80076a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076a8:	e0a5      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076aa:	2308      	movs	r3, #8
 80076ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b0:	e0a1      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076b2:	2310      	movs	r3, #16
 80076b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b8:	e09d      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a4a      	ldr	r2, [pc, #296]	@ (80077e8 <UART_SetConfig+0x2f0>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d125      	bne.n	8007710 <UART_SetConfig+0x218>
 80076c4:	4b45      	ldr	r3, [pc, #276]	@ (80077dc <UART_SetConfig+0x2e4>)
 80076c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80076ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80076d0:	d016      	beq.n	8007700 <UART_SetConfig+0x208>
 80076d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80076d4:	d818      	bhi.n	8007708 <UART_SetConfig+0x210>
 80076d6:	2b80      	cmp	r3, #128	@ 0x80
 80076d8:	d00a      	beq.n	80076f0 <UART_SetConfig+0x1f8>
 80076da:	2b80      	cmp	r3, #128	@ 0x80
 80076dc:	d814      	bhi.n	8007708 <UART_SetConfig+0x210>
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d002      	beq.n	80076e8 <UART_SetConfig+0x1f0>
 80076e2:	2b40      	cmp	r3, #64	@ 0x40
 80076e4:	d008      	beq.n	80076f8 <UART_SetConfig+0x200>
 80076e6:	e00f      	b.n	8007708 <UART_SetConfig+0x210>
 80076e8:	2300      	movs	r3, #0
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ee:	e082      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076f0:	2302      	movs	r3, #2
 80076f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076f6:	e07e      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80076f8:	2304      	movs	r3, #4
 80076fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076fe:	e07a      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007700:	2308      	movs	r3, #8
 8007702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007706:	e076      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007708:	2310      	movs	r3, #16
 800770a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800770e:	e072      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a35      	ldr	r2, [pc, #212]	@ (80077ec <UART_SetConfig+0x2f4>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d12a      	bne.n	8007770 <UART_SetConfig+0x278>
 800771a:	4b30      	ldr	r3, [pc, #192]	@ (80077dc <UART_SetConfig+0x2e4>)
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007724:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007728:	d01a      	beq.n	8007760 <UART_SetConfig+0x268>
 800772a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800772e:	d81b      	bhi.n	8007768 <UART_SetConfig+0x270>
 8007730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007734:	d00c      	beq.n	8007750 <UART_SetConfig+0x258>
 8007736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800773a:	d815      	bhi.n	8007768 <UART_SetConfig+0x270>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <UART_SetConfig+0x250>
 8007740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007744:	d008      	beq.n	8007758 <UART_SetConfig+0x260>
 8007746:	e00f      	b.n	8007768 <UART_SetConfig+0x270>
 8007748:	2300      	movs	r3, #0
 800774a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800774e:	e052      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007750:	2302      	movs	r3, #2
 8007752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007756:	e04e      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007758:	2304      	movs	r3, #4
 800775a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800775e:	e04a      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007760:	2308      	movs	r3, #8
 8007762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007766:	e046      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007768:	2310      	movs	r3, #16
 800776a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776e:	e042      	b.n	80077f6 <UART_SetConfig+0x2fe>
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a17      	ldr	r2, [pc, #92]	@ (80077d4 <UART_SetConfig+0x2dc>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d13a      	bne.n	80077f0 <UART_SetConfig+0x2f8>
 800777a:	4b18      	ldr	r3, [pc, #96]	@ (80077dc <UART_SetConfig+0x2e4>)
 800777c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007780:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007784:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007788:	d01a      	beq.n	80077c0 <UART_SetConfig+0x2c8>
 800778a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800778e:	d81b      	bhi.n	80077c8 <UART_SetConfig+0x2d0>
 8007790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007794:	d00c      	beq.n	80077b0 <UART_SetConfig+0x2b8>
 8007796:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800779a:	d815      	bhi.n	80077c8 <UART_SetConfig+0x2d0>
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <UART_SetConfig+0x2b0>
 80077a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077a4:	d008      	beq.n	80077b8 <UART_SetConfig+0x2c0>
 80077a6:	e00f      	b.n	80077c8 <UART_SetConfig+0x2d0>
 80077a8:	2300      	movs	r3, #0
 80077aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ae:	e022      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80077b0:	2302      	movs	r3, #2
 80077b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077b6:	e01e      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80077b8:	2304      	movs	r3, #4
 80077ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077be:	e01a      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80077c0:	2308      	movs	r3, #8
 80077c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c6:	e016      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80077c8:	2310      	movs	r3, #16
 80077ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077ce:	e012      	b.n	80077f6 <UART_SetConfig+0x2fe>
 80077d0:	cfff69f3 	.word	0xcfff69f3
 80077d4:	40008000 	.word	0x40008000
 80077d8:	40013800 	.word	0x40013800
 80077dc:	40021000 	.word	0x40021000
 80077e0:	40004400 	.word	0x40004400
 80077e4:	40004800 	.word	0x40004800
 80077e8:	40004c00 	.word	0x40004c00
 80077ec:	40005000 	.word	0x40005000
 80077f0:	2310      	movs	r3, #16
 80077f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4aae      	ldr	r2, [pc, #696]	@ (8007ab4 <UART_SetConfig+0x5bc>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	f040 8097 	bne.w	8007930 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007802:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007806:	2b08      	cmp	r3, #8
 8007808:	d823      	bhi.n	8007852 <UART_SetConfig+0x35a>
 800780a:	a201      	add	r2, pc, #4	@ (adr r2, 8007810 <UART_SetConfig+0x318>)
 800780c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007810:	08007835 	.word	0x08007835
 8007814:	08007853 	.word	0x08007853
 8007818:	0800783d 	.word	0x0800783d
 800781c:	08007853 	.word	0x08007853
 8007820:	08007843 	.word	0x08007843
 8007824:	08007853 	.word	0x08007853
 8007828:	08007853 	.word	0x08007853
 800782c:	08007853 	.word	0x08007853
 8007830:	0800784b 	.word	0x0800784b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007834:	f7fd fa72 	bl	8004d1c <HAL_RCC_GetPCLK1Freq>
 8007838:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800783a:	e010      	b.n	800785e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800783c:	4b9e      	ldr	r3, [pc, #632]	@ (8007ab8 <UART_SetConfig+0x5c0>)
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007840:	e00d      	b.n	800785e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007842:	f7fd f9fd 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8007846:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007848:	e009      	b.n	800785e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800784a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800784e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007850:	e005      	b.n	800785e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800785c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800785e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007860:	2b00      	cmp	r3, #0
 8007862:	f000 8130 	beq.w	8007ac6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786a:	4a94      	ldr	r2, [pc, #592]	@ (8007abc <UART_SetConfig+0x5c4>)
 800786c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007870:	461a      	mov	r2, r3
 8007872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007874:	fbb3 f3f2 	udiv	r3, r3, r2
 8007878:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	685a      	ldr	r2, [r3, #4]
 800787e:	4613      	mov	r3, r2
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	4413      	add	r3, r2
 8007884:	69ba      	ldr	r2, [r7, #24]
 8007886:	429a      	cmp	r2, r3
 8007888:	d305      	bcc.n	8007896 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007890:	69ba      	ldr	r2, [r7, #24]
 8007892:	429a      	cmp	r2, r3
 8007894:	d903      	bls.n	800789e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800789c:	e113      	b.n	8007ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800789e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a0:	2200      	movs	r2, #0
 80078a2:	60bb      	str	r3, [r7, #8]
 80078a4:	60fa      	str	r2, [r7, #12]
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078aa:	4a84      	ldr	r2, [pc, #528]	@ (8007abc <UART_SetConfig+0x5c4>)
 80078ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	2200      	movs	r2, #0
 80078b4:	603b      	str	r3, [r7, #0]
 80078b6:	607a      	str	r2, [r7, #4]
 80078b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078c0:	f7f8 fcaa 	bl	8000218 <__aeabi_uldivmod>
 80078c4:	4602      	mov	r2, r0
 80078c6:	460b      	mov	r3, r1
 80078c8:	4610      	mov	r0, r2
 80078ca:	4619      	mov	r1, r3
 80078cc:	f04f 0200 	mov.w	r2, #0
 80078d0:	f04f 0300 	mov.w	r3, #0
 80078d4:	020b      	lsls	r3, r1, #8
 80078d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078da:	0202      	lsls	r2, r0, #8
 80078dc:	6979      	ldr	r1, [r7, #20]
 80078de:	6849      	ldr	r1, [r1, #4]
 80078e0:	0849      	lsrs	r1, r1, #1
 80078e2:	2000      	movs	r0, #0
 80078e4:	460c      	mov	r4, r1
 80078e6:	4605      	mov	r5, r0
 80078e8:	eb12 0804 	adds.w	r8, r2, r4
 80078ec:	eb43 0905 	adc.w	r9, r3, r5
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	2200      	movs	r2, #0
 80078f6:	469a      	mov	sl, r3
 80078f8:	4693      	mov	fp, r2
 80078fa:	4652      	mov	r2, sl
 80078fc:	465b      	mov	r3, fp
 80078fe:	4640      	mov	r0, r8
 8007900:	4649      	mov	r1, r9
 8007902:	f7f8 fc89 	bl	8000218 <__aeabi_uldivmod>
 8007906:	4602      	mov	r2, r0
 8007908:	460b      	mov	r3, r1
 800790a:	4613      	mov	r3, r2
 800790c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007914:	d308      	bcc.n	8007928 <UART_SetConfig+0x430>
 8007916:	6a3b      	ldr	r3, [r7, #32]
 8007918:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800791c:	d204      	bcs.n	8007928 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	6a3a      	ldr	r2, [r7, #32]
 8007924:	60da      	str	r2, [r3, #12]
 8007926:	e0ce      	b.n	8007ac6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800792e:	e0ca      	b.n	8007ac6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	69db      	ldr	r3, [r3, #28]
 8007934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007938:	d166      	bne.n	8007a08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800793a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800793e:	2b08      	cmp	r3, #8
 8007940:	d827      	bhi.n	8007992 <UART_SetConfig+0x49a>
 8007942:	a201      	add	r2, pc, #4	@ (adr r2, 8007948 <UART_SetConfig+0x450>)
 8007944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007948:	0800796d 	.word	0x0800796d
 800794c:	08007975 	.word	0x08007975
 8007950:	0800797d 	.word	0x0800797d
 8007954:	08007993 	.word	0x08007993
 8007958:	08007983 	.word	0x08007983
 800795c:	08007993 	.word	0x08007993
 8007960:	08007993 	.word	0x08007993
 8007964:	08007993 	.word	0x08007993
 8007968:	0800798b 	.word	0x0800798b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800796c:	f7fd f9d6 	bl	8004d1c <HAL_RCC_GetPCLK1Freq>
 8007970:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007972:	e014      	b.n	800799e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007974:	f7fd f9e8 	bl	8004d48 <HAL_RCC_GetPCLK2Freq>
 8007978:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800797a:	e010      	b.n	800799e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800797c:	4b4e      	ldr	r3, [pc, #312]	@ (8007ab8 <UART_SetConfig+0x5c0>)
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007980:	e00d      	b.n	800799e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007982:	f7fd f95d 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8007986:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007988:	e009      	b.n	800799e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800798a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800798e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007990:	e005      	b.n	800799e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007992:	2300      	movs	r3, #0
 8007994:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800799c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800799e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 8090 	beq.w	8007ac6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079a6:	697b      	ldr	r3, [r7, #20]
 80079a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079aa:	4a44      	ldr	r2, [pc, #272]	@ (8007abc <UART_SetConfig+0x5c4>)
 80079ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079b0:	461a      	mov	r2, r3
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80079b8:	005a      	lsls	r2, r3, #1
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	441a      	add	r2, r3
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079cc:	6a3b      	ldr	r3, [r7, #32]
 80079ce:	2b0f      	cmp	r3, #15
 80079d0:	d916      	bls.n	8007a00 <UART_SetConfig+0x508>
 80079d2:	6a3b      	ldr	r3, [r7, #32]
 80079d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079d8:	d212      	bcs.n	8007a00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079da:	6a3b      	ldr	r3, [r7, #32]
 80079dc:	b29b      	uxth	r3, r3
 80079de:	f023 030f 	bic.w	r3, r3, #15
 80079e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079e4:	6a3b      	ldr	r3, [r7, #32]
 80079e6:	085b      	lsrs	r3, r3, #1
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	f003 0307 	and.w	r3, r3, #7
 80079ee:	b29a      	uxth	r2, r3
 80079f0:	8bfb      	ldrh	r3, [r7, #30]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	8bfa      	ldrh	r2, [r7, #30]
 80079fc:	60da      	str	r2, [r3, #12]
 80079fe:	e062      	b.n	8007ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007a06:	e05e      	b.n	8007ac6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d828      	bhi.n	8007a62 <UART_SetConfig+0x56a>
 8007a10:	a201      	add	r2, pc, #4	@ (adr r2, 8007a18 <UART_SetConfig+0x520>)
 8007a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a16:	bf00      	nop
 8007a18:	08007a3d 	.word	0x08007a3d
 8007a1c:	08007a45 	.word	0x08007a45
 8007a20:	08007a4d 	.word	0x08007a4d
 8007a24:	08007a63 	.word	0x08007a63
 8007a28:	08007a53 	.word	0x08007a53
 8007a2c:	08007a63 	.word	0x08007a63
 8007a30:	08007a63 	.word	0x08007a63
 8007a34:	08007a63 	.word	0x08007a63
 8007a38:	08007a5b 	.word	0x08007a5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a3c:	f7fd f96e 	bl	8004d1c <HAL_RCC_GetPCLK1Freq>
 8007a40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a42:	e014      	b.n	8007a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a44:	f7fd f980 	bl	8004d48 <HAL_RCC_GetPCLK2Freq>
 8007a48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a4a:	e010      	b.n	8007a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ab8 <UART_SetConfig+0x5c0>)
 8007a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a50:	e00d      	b.n	8007a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a52:	f7fd f8f5 	bl	8004c40 <HAL_RCC_GetSysClockFreq>
 8007a56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a58:	e009      	b.n	8007a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a60:	e005      	b.n	8007a6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d028      	beq.n	8007ac6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a78:	4a10      	ldr	r2, [pc, #64]	@ (8007abc <UART_SetConfig+0x5c4>)
 8007a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a7e:	461a      	mov	r2, r3
 8007a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	085b      	lsrs	r3, r3, #1
 8007a8c:	441a      	add	r2, r3
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	2b0f      	cmp	r3, #15
 8007a9c:	d910      	bls.n	8007ac0 <UART_SetConfig+0x5c8>
 8007a9e:	6a3b      	ldr	r3, [r7, #32]
 8007aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aa4:	d20c      	bcs.n	8007ac0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007aa6:	6a3b      	ldr	r3, [r7, #32]
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	60da      	str	r2, [r3, #12]
 8007ab0:	e009      	b.n	8007ac6 <UART_SetConfig+0x5ce>
 8007ab2:	bf00      	nop
 8007ab4:	40008000 	.word	0x40008000
 8007ab8:	00f42400 	.word	0x00f42400
 8007abc:	080082e8 	.word	0x080082e8
      }
      else
      {
        ret = HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007ad6:	697b      	ldr	r3, [r7, #20]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007ae2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3730      	adds	r7, #48	@ 0x30
 8007aea:	46bd      	mov	sp, r7
 8007aec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007af0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007afc:	f003 0308 	and.w	r3, r3, #8
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d00a      	beq.n	8007b1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00a      	beq.n	8007b3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	430a      	orrs	r2, r1
 8007b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b40:	f003 0302 	and.w	r3, r3, #2
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00a      	beq.n	8007b5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b62:	f003 0304 	and.w	r3, r3, #4
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d00a      	beq.n	8007b80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	430a      	orrs	r2, r1
 8007b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d00a      	beq.n	8007ba2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	430a      	orrs	r2, r1
 8007ba0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ba6:	f003 0320 	and.w	r3, r3, #32
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d00a      	beq.n	8007bc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	430a      	orrs	r2, r1
 8007bc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01a      	beq.n	8007c06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	430a      	orrs	r2, r1
 8007be4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bee:	d10a      	bne.n	8007c06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00a      	beq.n	8007c28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	430a      	orrs	r2, r1
 8007c26:	605a      	str	r2, [r3, #4]
  }
}
 8007c28:	bf00      	nop
 8007c2a:	370c      	adds	r7, #12
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b098      	sub	sp, #96	@ 0x60
 8007c38:	af02      	add	r7, sp, #8
 8007c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c44:	f7f9 fed8 	bl	80019f8 <HAL_GetTick>
 8007c48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0308 	and.w	r3, r3, #8
 8007c54:	2b08      	cmp	r3, #8
 8007c56:	d12f      	bne.n	8007cb8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c60:	2200      	movs	r2, #0
 8007c62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f000 f88e 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d022      	beq.n	8007cb8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c7a:	e853 3f00 	ldrex	r3, [r3]
 8007c7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c86:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	461a      	mov	r2, r3
 8007c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c98:	e841 2300 	strex	r3, r2, [r1]
 8007c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1e6      	bne.n	8007c72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e063      	b.n	8007d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	d149      	bne.n	8007d5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cc6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007cca:	9300      	str	r3, [sp, #0]
 8007ccc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 f857 	bl	8007d88 <UART_WaitOnFlagUntilTimeout>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d03c      	beq.n	8007d5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	623b      	str	r3, [r7, #32]
   return(result);
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d00:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d06:	e841 2300 	strex	r3, r2, [r1]
 8007d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d1e6      	bne.n	8007ce0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	3308      	adds	r3, #8
 8007d18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	e853 3f00 	ldrex	r3, [r3]
 8007d20:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f023 0301 	bic.w	r3, r3, #1
 8007d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	3308      	adds	r3, #8
 8007d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d32:	61fa      	str	r2, [r7, #28]
 8007d34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d36:	69b9      	ldr	r1, [r7, #24]
 8007d38:	69fa      	ldr	r2, [r7, #28]
 8007d3a:	e841 2300 	strex	r3, r2, [r1]
 8007d3e:	617b      	str	r3, [r7, #20]
   return(result);
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d1e5      	bne.n	8007d12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d56:	2303      	movs	r3, #3
 8007d58:	e012      	b.n	8007d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2220      	movs	r2, #32
 8007d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d7e:	2300      	movs	r3, #0
}
 8007d80:	4618      	mov	r0, r3
 8007d82:	3758      	adds	r7, #88	@ 0x58
 8007d84:	46bd      	mov	sp, r7
 8007d86:	bd80      	pop	{r7, pc}

08007d88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b084      	sub	sp, #16
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	603b      	str	r3, [r7, #0]
 8007d94:	4613      	mov	r3, r2
 8007d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d98:	e04f      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007da0:	d04b      	beq.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007da2:	f7f9 fe29 	bl	80019f8 <HAL_GetTick>
 8007da6:	4602      	mov	r2, r0
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	69ba      	ldr	r2, [r7, #24]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d302      	bcc.n	8007db8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007db2:	69bb      	ldr	r3, [r7, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007db8:	2303      	movs	r3, #3
 8007dba:	e04e      	b.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 0304 	and.w	r3, r3, #4
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d037      	beq.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	2b80      	cmp	r3, #128	@ 0x80
 8007dce:	d034      	beq.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	2b40      	cmp	r3, #64	@ 0x40
 8007dd4:	d031      	beq.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	69db      	ldr	r3, [r3, #28]
 8007ddc:	f003 0308 	and.w	r3, r3, #8
 8007de0:	2b08      	cmp	r3, #8
 8007de2:	d110      	bne.n	8007e06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	2208      	movs	r2, #8
 8007dea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 f838 	bl	8007e62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2208      	movs	r2, #8
 8007df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e029      	b.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	69db      	ldr	r3, [r3, #28]
 8007e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e14:	d111      	bne.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007e1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 f81e 	bl	8007e62 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e00f      	b.n	8007e5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	69da      	ldr	r2, [r3, #28]
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	4013      	ands	r3, r2
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	bf0c      	ite	eq
 8007e4a:	2301      	moveq	r3, #1
 8007e4c:	2300      	movne	r3, #0
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	461a      	mov	r2, r3
 8007e52:	79fb      	ldrb	r3, [r7, #7]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d0a0      	beq.n	8007d9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3710      	adds	r7, #16
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}

08007e62 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e62:	b480      	push	{r7}
 8007e64:	b095      	sub	sp, #84	@ 0x54
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e72:	e853 3f00 	ldrex	r3, [r3]
 8007e76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	461a      	mov	r2, r3
 8007e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e88:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e8a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e90:	e841 2300 	strex	r3, r2, [r1]
 8007e94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d1e6      	bne.n	8007e6a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3308      	adds	r3, #8
 8007ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	e853 3f00 	ldrex	r3, [r3]
 8007eaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007eac:	69fb      	ldr	r3, [r7, #28]
 8007eae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007eb2:	f023 0301 	bic.w	r3, r3, #1
 8007eb6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ec8:	e841 2300 	strex	r3, r2, [r1]
 8007ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d1e3      	bne.n	8007e9c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d118      	bne.n	8007f0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	e853 3f00 	ldrex	r3, [r3]
 8007ee8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	f023 0310 	bic.w	r3, r3, #16
 8007ef0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007efa:	61bb      	str	r3, [r7, #24]
 8007efc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efe:	6979      	ldr	r1, [r7, #20]
 8007f00:	69ba      	ldr	r2, [r7, #24]
 8007f02:	e841 2300 	strex	r3, r2, [r1]
 8007f06:	613b      	str	r3, [r7, #16]
   return(result);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e6      	bne.n	8007edc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2220      	movs	r2, #32
 8007f12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007f22:	bf00      	nop
 8007f24:	3754      	adds	r7, #84	@ 0x54
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b084      	sub	sp, #16
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f3a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f7ff fabd 	bl	80074cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f52:	bf00      	nop
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b088      	sub	sp, #32
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f76:	61fb      	str	r3, [r7, #28]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	61bb      	str	r3, [r7, #24]
 8007f82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6979      	ldr	r1, [r7, #20]
 8007f86:	69ba      	ldr	r2, [r7, #24]
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e6      	bne.n	8007f62 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2220      	movs	r2, #32
 8007f98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff fa88 	bl	80074b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fa8:	bf00      	nop
 8007faa:	3720      	adds	r7, #32
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}

08007fb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007fcc:	bf00      	nop
 8007fce:	370c      	adds	r7, #12
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr

08007fd8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b085      	sub	sp, #20
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d101      	bne.n	8008002 <HAL_UARTEx_DisableFifoMode+0x16>
 8007ffe:	2302      	movs	r3, #2
 8008000:	e027      	b.n	8008052 <HAL_UARTEx_DisableFifoMode+0x66>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2224      	movs	r2, #36	@ 0x24
 800800e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f022 0201 	bic.w	r2, r2, #1
 8008028:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008030:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2200      	movs	r2, #0
 8008036:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2220      	movs	r2, #32
 8008044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3714      	adds	r7, #20
 8008056:	46bd      	mov	sp, r7
 8008058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805c:	4770      	bx	lr

0800805e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b084      	sub	sp, #16
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
 8008066:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800806e:	2b01      	cmp	r3, #1
 8008070:	d101      	bne.n	8008076 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008072:	2302      	movs	r3, #2
 8008074:	e02d      	b.n	80080d2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2224      	movs	r2, #36	@ 0x24
 8008082:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 0201 	bic.w	r2, r2, #1
 800809c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	683a      	ldr	r2, [r7, #0]
 80080ae:	430a      	orrs	r2, r1
 80080b0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f850 	bl	8008158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2220      	movs	r2, #32
 80080c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	2200      	movs	r2, #0
 80080cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b084      	sub	sp, #16
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
 80080e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d101      	bne.n	80080f2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80080ee:	2302      	movs	r3, #2
 80080f0:	e02d      	b.n	800814e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2224      	movs	r2, #36	@ 0x24
 80080fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	681a      	ldr	r2, [r3, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f022 0201 	bic.w	r2, r2, #1
 8008118:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	683a      	ldr	r2, [r7, #0]
 800812a:	430a      	orrs	r2, r1
 800812c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f812 	bl	8008158 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	68fa      	ldr	r2, [r7, #12]
 800813a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2220      	movs	r2, #32
 8008140:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3710      	adds	r7, #16
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
	...

08008158 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008158:	b480      	push	{r7}
 800815a:	b085      	sub	sp, #20
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008164:	2b00      	cmp	r3, #0
 8008166:	d108      	bne.n	800817a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008178:	e031      	b.n	80081de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800817a:	2308      	movs	r3, #8
 800817c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800817e:	2308      	movs	r3, #8
 8008180:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	0e5b      	lsrs	r3, r3, #25
 800818a:	b2db      	uxtb	r3, r3
 800818c:	f003 0307 	and.w	r3, r3, #7
 8008190:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	0f5b      	lsrs	r3, r3, #29
 800819a:	b2db      	uxtb	r3, r3
 800819c:	f003 0307 	and.w	r3, r3, #7
 80081a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80081a2:	7bbb      	ldrb	r3, [r7, #14]
 80081a4:	7b3a      	ldrb	r2, [r7, #12]
 80081a6:	4911      	ldr	r1, [pc, #68]	@ (80081ec <UARTEx_SetNbDataToProcess+0x94>)
 80081a8:	5c8a      	ldrb	r2, [r1, r2]
 80081aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80081ae:	7b3a      	ldrb	r2, [r7, #12]
 80081b0:	490f      	ldr	r1, [pc, #60]	@ (80081f0 <UARTEx_SetNbDataToProcess+0x98>)
 80081b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80081b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80081b8:	b29a      	uxth	r2, r3
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80081c0:	7bfb      	ldrb	r3, [r7, #15]
 80081c2:	7b7a      	ldrb	r2, [r7, #13]
 80081c4:	4909      	ldr	r1, [pc, #36]	@ (80081ec <UARTEx_SetNbDataToProcess+0x94>)
 80081c6:	5c8a      	ldrb	r2, [r1, r2]
 80081c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80081cc:	7b7a      	ldrb	r2, [r7, #13]
 80081ce:	4908      	ldr	r1, [pc, #32]	@ (80081f0 <UARTEx_SetNbDataToProcess+0x98>)
 80081d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80081d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80081d6:	b29a      	uxth	r2, r3
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80081de:	bf00      	nop
 80081e0:	3714      	adds	r7, #20
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	08008300 	.word	0x08008300
 80081f0:	08008308 	.word	0x08008308

080081f4 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	ed93 7a06 	vldr	s14, [r3, #24]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	edd3 7a07 	vldr	s15, [r3, #28]
 800820a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	edd3 7a08 	vldr	s15, [r3, #32]
 8008214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	edd3 7a06 	vldr	s15, [r3, #24]
 8008224:	eeb1 7a67 	vneg.f32	s14, s15
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	edd3 7a08 	vldr	s15, [r3, #32]
 800822e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008232:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a1a      	ldr	r2, [r3, #32]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d006      	beq.n	8008258 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	330c      	adds	r3, #12
 800824e:	220c      	movs	r2, #12
 8008250:	2100      	movs	r1, #0
 8008252:	4618      	mov	r0, r3
 8008254:	f000 f804 	bl	8008260 <memset>
  }

}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <memset>:
 8008260:	4402      	add	r2, r0
 8008262:	4603      	mov	r3, r0
 8008264:	4293      	cmp	r3, r2
 8008266:	d100      	bne.n	800826a <memset+0xa>
 8008268:	4770      	bx	lr
 800826a:	f803 1b01 	strb.w	r1, [r3], #1
 800826e:	e7f9      	b.n	8008264 <memset+0x4>

08008270 <__libc_init_array>:
 8008270:	b570      	push	{r4, r5, r6, lr}
 8008272:	4d0d      	ldr	r5, [pc, #52]	@ (80082a8 <__libc_init_array+0x38>)
 8008274:	4c0d      	ldr	r4, [pc, #52]	@ (80082ac <__libc_init_array+0x3c>)
 8008276:	1b64      	subs	r4, r4, r5
 8008278:	10a4      	asrs	r4, r4, #2
 800827a:	2600      	movs	r6, #0
 800827c:	42a6      	cmp	r6, r4
 800827e:	d109      	bne.n	8008294 <__libc_init_array+0x24>
 8008280:	4d0b      	ldr	r5, [pc, #44]	@ (80082b0 <__libc_init_array+0x40>)
 8008282:	4c0c      	ldr	r4, [pc, #48]	@ (80082b4 <__libc_init_array+0x44>)
 8008284:	f000 f818 	bl	80082b8 <_init>
 8008288:	1b64      	subs	r4, r4, r5
 800828a:	10a4      	asrs	r4, r4, #2
 800828c:	2600      	movs	r6, #0
 800828e:	42a6      	cmp	r6, r4
 8008290:	d105      	bne.n	800829e <__libc_init_array+0x2e>
 8008292:	bd70      	pop	{r4, r5, r6, pc}
 8008294:	f855 3b04 	ldr.w	r3, [r5], #4
 8008298:	4798      	blx	r3
 800829a:	3601      	adds	r6, #1
 800829c:	e7ee      	b.n	800827c <__libc_init_array+0xc>
 800829e:	f855 3b04 	ldr.w	r3, [r5], #4
 80082a2:	4798      	blx	r3
 80082a4:	3601      	adds	r6, #1
 80082a6:	e7f2      	b.n	800828e <__libc_init_array+0x1e>
 80082a8:	08008318 	.word	0x08008318
 80082ac:	08008318 	.word	0x08008318
 80082b0:	08008318 	.word	0x08008318
 80082b4:	0800831c 	.word	0x0800831c

080082b8 <_init>:
 80082b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ba:	bf00      	nop
 80082bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082be:	bc08      	pop	{r3}
 80082c0:	469e      	mov	lr, r3
 80082c2:	4770      	bx	lr

080082c4 <_fini>:
 80082c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c6:	bf00      	nop
 80082c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ca:	bc08      	pop	{r3}
 80082cc:	469e      	mov	lr, r3
 80082ce:	4770      	bx	lr
