Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, ACM SIGARCH Computer Architecture News, v.28 n.2, p.248-259, May 2000[doi>10.1145/342001.339691]
Yongjin Ahn , Keesung Han , Ganghee Lee , Hyunjik Song , Junhee Yoo , Kiyoung Choi , Xingguang Feng, SoCDAL: System-on-chip design AcceLerator, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-38, January 2008[doi>10.1145/1297666.1297683]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Smita Bakshi , Daniel D. Gajski, Hardware/software partitioning and pipelining, Proceedings of the 34th annual Design Automation Conference, p.713-716, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266349]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
S. Banerjee , T. Hamada , P.M. Chau , R.D. Fellman, Macro pipelining based scheduling on high performance heterogeneous multiprocessor systems, IEEE Transactions on Signal Processing, v.43 n.6, p.1468-1484, June 1995[doi>10.1109/78.388859]
Bathen, L., Ahn, Y., Dutt, N., and Pasricha, S. 2009. Inter-kernel data reuse and pipelining on chip-multiprocessors for multimedia applications. In Proceedings of the IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 09). 45--54.
Bathen, L. A. D., Dutt, N. D., and Pasricha, S. 2008. A framework for memory-aware multimedia application mapping on chip-multiprocessors. In Proceedings of ESTImedia. 89--94.
E. Brockmeyer , M. Miranda , H. Corporaal , F. Catthoor, Layer Assignment echniques for Low Energy in Multi-Layered Memory Organisations, Proceedings of the conference on Design, Automation and Test in Europe, p.11070, March 03-07, 2003
Karam S. Chatha , Ranga Vemuri, RECOD: a retiming heuristic to optimize resource and memory utilization in HW/SW codesigns, Proceedings of the 6th international workshop on Hardware/software codesign, p.139-143, March 15-18, 1998, Seattle, Washington, USA
Chiou Liou, J. and Palis, M. A. 1996. An efficient task clustering heuristic for scheduling dags on multiprocessors. In Proceedings of the Symposium of Parallel and Distributed Processing Workshop on Resource Management. 152--156.
Doosan Cho , Sudeep Pasricha , Ilya Issenin , Nikil Dutt , Yunheung Paek , SunJun Ko, Compiler driven data layout optimization for regular/irregular array access patterns, Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, June 12-13, 2008, Tucson, AZ, USA[doi>10.1145/1375657.1375664]
Chong, J., Satish, N., Catanzaro, B. C., Ravindran, K., and Keutzer, K. 2007. Efficient parallelization of h. 264 decoding with macro block level scheduling. In Proceedings of ICME. 1874--1877.
Gerasoulis, A., Venugopal, S., and Yang, T. 1990. Clustering task graphs for message passing architectures. In Proceedings of the 4th International Conference on Supercomputing (ICS'90). ACM, New York, NY, 447--456.
Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006[doi>10.1145/1168917.1168877]
Kuk-Hyun Han , Jong-Hwan Kim, Quantum-inspired evolutionary algorithm for a class of combinatorial optimization, IEEE Transactions on Evolutionary Computation, v.6 n.6, p.580-593, December 2002[doi>10.1109/TEVC.2002.804320]
Hara, Y., Tomiyama, H., Honda, S., Takada, H., and Ishii, K. 2008. Chstone: A benchmark program suite for practical c-based high-level synthesis. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'08). 1192--1195.
Ilya Issenin , Erik Brockmeyer , Bart Durinck , Nikil Dutt, Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146925]
Ilya Issenin , Erik Brockmeyer , Miguel Miranda , Nikil Dutt, Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies, Proceedings of the conference on Design, automation and test in Europe, p.10202, February 16-20, 2004
Ilya Issenin , Nikil Dutt, FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations, Proceedings of the conference on Design, Automation and Test in Europe, p.808-813, March 07-11, 2005[doi>10.1109/DATE.2005.157]
JPEG. 1986. ISO standard, iso/iec 10918-1 itu-t recommendation t.81. JPEG, http://www.jpeg.org/.
JPEG. 2000. Iso standard, iso/iec 15444-1. JPEG2000, http://www.jpeg.org/jpeg2000/.
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
Kirkpatrick, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 671--680.
Dong-Ik Ko , Shuvra S. Bhattacharyya, The pipeline decomposition tree:: an analysis tool for multiprocessor implementation of image processing applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176269]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Pugh, W. 1991. The omega test: a fast and practical integer programming algorithm for dependence analysis. In Proceedings of the ACM/IEEE Conference on Supercomputing (Supercomputing'91). ACM, New York, NY, 4--13.
Rau, B. R. 1994. Iterative modulo scheduling: an algorithm for software pipelining loops. In Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO 27). ACM, New York, NY, 63--74.
Sarkar, V. 1987. Partitioning and scheduling parallel programs for execution on multiprocessors. Ph.D. thesis, UMI Order No. GAX87-23080, University Stanford, Stanford, CA.
Seng Lin Shee , Andrea Erdos , Sri Parameswaran, Heterogeneous multiprocessor implementations for JPEG:: a case study, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176307]
Seng Lin Shee , Sri Parameswaran, Design methodology for pipelined heterogeneous multiprocessor system, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278682]
Vivy Suhendra , Chandrashekar Raghavan , Tulika Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176809]
Radoslaw Szymanek , Krzysztof Kuchcinski, A constructive algorithm for memory-aware task assignment and scheduling, Proceedings of the ninth international symposium on Hardware/software codesign, p.147-152, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371706]
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2004. Hp labs cacti v5.3. CACTI 5.1, TR, http://www.hpl.hp.com/techreports/2008/HPL-2008-20.html.
VCEG. 2003. Iso/iec 14496-10, itu-t rec. H.264, http://www.itu.int/rec/T-REC-H.264.
Manish Verma , Stefan Steinke , Peter Marwedel, Data partitioning for maximal scratchpad usage, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119788]
Wolfe, M. 1989. More iteration space tiling. In Proceedings of the ACM/IEEE Conference on Supercomputing (Supercomputing'89). ACM, New York, NY, 655--664.
Jingling Xue, Loop tiling for parallelism, Kluwer Academic Publishers, Norwell, MA, 2000
Hoeseok Yang , Soonhoi Ha, Pipelined data parallel task mapping/scheduling technique for MPSoC, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Zhong, H., Mehrara, M., Lieberman, S. A., and Mahlke, S. A. 2008. Uncovering hidden loop level parallelism in sequential applications. In Proceedings of HPCA. 290--301.
