{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567852197070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852197070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:29:56 2019 " "Processing started: Sat Sep 07 18:29:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852197070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567852197070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567852197072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567852197569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "../src/key_scan.v" "" { Text "D:/FPGA/calculator/src/key_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7.v(72) " "Verilog HDL information at seg7.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "../src/seg7.v" "" { Text "D:/FPGA/calculator/src/seg7.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1567852197641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../src/seg7.v" "" { Text "D:/FPGA/calculator/src/seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../src/freq.v" "" { Text "D:/FPGA/calculator/src/freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197650 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "s0 ../src/seg7.v 15 compute.v(18) " "Verilog HDL macro warning at compute.v(18): overriding existing definition for macro \"s0\", which was defined in \"../src/seg7.v\", line 15" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1567852197655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/sim/calculator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/sim/calculator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_tb " "Found entity 1: calculator_tb" {  } { { "../sim/calculator_tb.v" "" { Text "D:/FPGA/calculator/sim/calculator_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852197662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852197662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567852197745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:freq_inst " "Elaborating entity \"freq\" for hierarchy \"freq:freq_inst\"" {  } { { "../src/calculator.v" "freq_inst" { Text "D:/FPGA/calculator/src/calculator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852197749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:key_scan_inst " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:key_scan_inst\"" {  } { { "../src/calculator.v" "key_scan_inst" { Text "D:/FPGA/calculator/src/calculator.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852197753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_inst " "Elaborating entity \"compute\" for hierarchy \"compute:compute_inst\"" {  } { { "../src/calculator.v" "compute_inst" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852197759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero compute.v(15) " "Verilog HDL or VHDL warning at compute.v(15): object \"zero\" assigned a value but never read" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1567852197762 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(42) " "Verilog HDL assignment warning at compute.v(42): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197762 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(62) " "Verilog HDL assignment warning at compute.v(62): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197763 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(98) " "Verilog HDL assignment warning at compute.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197766 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(99) " "Verilog HDL assignment warning at compute.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197766 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(100) " "Verilog HDL assignment warning at compute.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197767 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(101) " "Verilog HDL assignment warning at compute.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197767 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(102) " "Verilog HDL assignment warning at compute.v(102): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197768 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(103) " "Verilog HDL assignment warning at compute.v(103): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197768 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 compute.v(109) " "Verilog HDL assignment warning at compute.v(109): truncated value with size 24 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852197768 "|calculator|compute:compute_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7_inst " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7_inst\"" {  } { { "../src/calculator.v" "seg7_inst" { Text "D:/FPGA/calculator/src/calculator.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852197896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[23\] " "Net \"data_press\[23\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[23\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[22\] " "Net \"data_press\[22\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[22\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[21\] " "Net \"data_press\[21\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[21\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[20\] " "Net \"data_press\[20\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[20\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[19\] " "Net \"data_press\[19\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[19\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[18\] " "Net \"data_press\[18\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[18\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[17\] " "Net \"data_press\[17\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[17\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[16\] " "Net \"data_press\[16\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[16\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[15\] " "Net \"data_press\[15\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[15\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[14\] " "Net \"data_press\[14\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[14\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[13\] " "Net \"data_press\[13\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[13\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[12\] " "Net \"data_press\[12\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[12\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[11\] " "Net \"data_press\[11\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[11\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[10\] " "Net \"data_press\[10\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[10\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[9\] " "Net \"data_press\[9\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[9\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[8\] " "Net \"data_press\[8\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[8\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[7\] " "Net \"data_press\[7\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[7\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[6\] " "Net \"data_press\[6\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[6\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[5\] " "Net \"data_press\[5\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[5\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[4\] " "Net \"data_press\[4\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[4\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197959 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[23\] " "Net \"data_press\[23\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[23\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[22\] " "Net \"data_press\[22\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[22\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[21\] " "Net \"data_press\[21\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[21\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[20\] " "Net \"data_press\[20\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[20\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[19\] " "Net \"data_press\[19\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[19\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[18\] " "Net \"data_press\[18\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[18\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[17\] " "Net \"data_press\[17\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[17\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[16\] " "Net \"data_press\[16\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[16\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[15\] " "Net \"data_press\[15\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[15\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[14\] " "Net \"data_press\[14\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[14\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[13\] " "Net \"data_press\[13\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[13\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[12\] " "Net \"data_press\[12\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[12\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[11\] " "Net \"data_press\[11\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[11\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[10\] " "Net \"data_press\[10\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[10\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[9\] " "Net \"data_press\[9\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[9\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[8\] " "Net \"data_press\[8\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[8\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[7\] " "Net \"data_press\[7\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[7\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[6\] " "Net \"data_press\[6\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[6\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[5\] " "Net \"data_press\[5\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[5\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[4\] " "Net \"data_press\[4\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[4\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852197963 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod0\"" {  } { { "../src/compute.v" "Mod0" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div1\"" {  } { { "../src/compute.v" "Div1" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod1\"" {  } { { "../src/compute.v" "Mod1" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div2\"" {  } { { "../src/compute.v" "Div2" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod2\"" {  } { { "../src/compute.v" "Mod2" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div3\"" {  } { { "../src/compute.v" "Div3" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod3\"" {  } { { "../src/compute.v" "Mod3" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div4\"" {  } { { "../src/compute.v" "Div4" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod4\"" {  } { { "../src/compute.v" "Mod4" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div5\"" {  } { { "../src/compute.v" "Div5" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod5\"" {  } { { "../src/compute.v" "Mod5" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "compute:compute_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"compute:compute_inst\|Mult0\"" {  } { { "../src/compute.v" "Mult0" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div0\"" {  } { { "../src/compute.v" "Div0" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198863 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1567852198863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Mod0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852198915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852198916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852198916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852198916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852198916 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852198916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/calculator/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/calculator/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div1\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852199319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div1 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199319 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852199319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div2\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852199494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div2 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199494 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852199494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div3\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852199732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div3 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199732 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852199732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852199913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852199913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div4\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852199971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div4 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852199971 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852199971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div5\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852200228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div5 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200228 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852200228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_mult:Mult0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"compute:compute_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200617 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852200617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852200769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div0 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852200769 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852200769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852200909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852200909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852201035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852201035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } } { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852202034 "|calculator|compute:compute_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } } { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852202034 "|calculator|compute:compute_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1567852202034 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1567852202034 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567852203524 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1567852203663 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1567852203663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1567852203944 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1567852203945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567852207451 "|calculator|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567852207451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1567852207862 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567852209835 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852209863 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1567852209863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/calculator/prj/output_files/calculator.map.smsg " "Generated suppressed messages file D:/FPGA/calculator/prj/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567852210057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567852210583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852210583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3899 " "Implemented 3899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567852211007 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567852211007 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3872 " "Implemented 3872 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567852211007 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1567852211007 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567852211007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852211088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:30:11 2019 " "Processing ended: Sat Sep 07 18:30:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852211088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852211088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852211088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567852211088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567852212297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852212297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:30:11 2019 " "Processing started: Sat Sep 07 18:30:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852212297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1567852212297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1567852212297 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1567852212372 ""}
{ "Info" "0" "" "Project  = calculator" {  } {  } 0 0 "Project  = calculator" 0 0 "Fitter" 0 0 1567852212373 ""}
{ "Info" "0" "" "Revision = calculator" {  } {  } 0 0 "Revision = calculator" 0 0 "Fitter" 0 0 1567852212373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1567852212580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "calculator EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1567852212635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567852212702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567852212703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1567852212703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1567852212954 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567852213270 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567852213270 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1567852213270 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1567852213270 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8881 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567852213289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8883 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567852213289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8885 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567852213289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8887 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567852213289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8889 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1567852213289 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1567852213289 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1567852213292 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1567852215132 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1567852215132 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1567852215167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1567852215167 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1567852215168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567852215487 ""}  } { { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 3 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 8876 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567852215487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq:freq_inst\|clk_1khz  " "Automatically promoted node freq:freq_inst\|clk_1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1567852215487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq:freq_inst\|clk_1khz~0 " "Destination node freq:freq_inst\|clk_1khz~0" {  } { { "../src/freq.v" "" { Text "D:/FPGA/calculator/src/freq.v" 7 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:freq_inst|clk_1khz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 3448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1567852215487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1567852215487 ""}  } { { "../src/freq.v" "" { Text "D:/FPGA/calculator/src/freq.v" 7 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq:freq_inst|clk_1khz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/calculator/prj/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1567852215487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1567852216474 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567852216478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1567852216479 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567852216483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1567852216486 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1567852216489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1567852216608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 Embedded multiplier block " "Packed 6 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1567852216610 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "6 " "Created 6 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1567852216610 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1567852216610 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567852216721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1567852218337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567852220117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1567852220150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1567852228369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567852228369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1567852229605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/FPGA/calculator/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1567852233098 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1567852233098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567852237957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1567852237960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1567852237960 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.08 " "Total time spent on timing analysis during the Fitter is 4.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1567852238059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567852238162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567852238948 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1567852239032 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1567852240099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1567852241239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/calculator/prj/output_files/calculator.fit.smsg " "Generated suppressed messages file D:/FPGA/calculator/prj/output_files/calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1567852242641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852244363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:30:44 2019 " "Processing ended: Sat Sep 07 18:30:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852244363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852244363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852244363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1567852244363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1567852245583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852245584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:30:45 2019 " "Processing started: Sat Sep 07 18:30:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852245584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1567852245584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1567852245584 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1567852246821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1567852246872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852247318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:30:47 2019 " "Processing ended: Sat Sep 07 18:30:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852247318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852247318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852247318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1567852247318 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1567852247976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1567852248598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852248599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:30:48 2019 " "Processing started: Sat Sep 07 18:30:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852248599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567852248599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta calculator -c calculator " "Command: quartus_sta calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567852248599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1567852248703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567852248966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567852248966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567852249046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1567852249048 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "calculator.sdc " "Synopsys Design Constraints File file not found: 'calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1567852249779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1567852249779 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1567852249801 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq:freq_inst\|clk_1khz freq:freq_inst\|clk_1khz " "create_clock -period 1.000 -name freq:freq_inst\|clk_1khz freq:freq_inst\|clk_1khz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1567852249801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1567852249801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1567852249975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1567852249976 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1567852249977 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1567852249992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1567852250216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1567852250216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.711 " "Worst-case setup slack is -87.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.711     -2902.578 clk  " "  -87.711     -2902.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554        -9.177 freq:freq_inst\|clk_1khz  " "   -1.554        -9.177 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852250225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.395 " "Worst-case hold slack is -0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395        -0.574 freq:freq_inst\|clk_1khz  " "   -0.395        -0.574 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117        -0.117 clk  " "   -0.117        -0.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852250293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852250311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852250326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000      -257.665 clk  " "   -4.000      -257.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 freq:freq_inst\|clk_1khz  " "   -1.487       -19.331 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852250339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852250339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1567852252371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1567852252446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1567852253978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1567852254312 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1567852254312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -79.617 " "Worst-case setup slack is -79.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -79.617     -2659.431 clk  " "  -79.617     -2659.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.363        -7.364 freq:freq_inst\|clk_1khz  " "   -1.363        -7.364 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852254322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.426 " "Worst-case hold slack is -0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426        -0.696 freq:freq_inst\|clk_1khz  " "   -0.426        -0.696 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.086 clk  " "   -0.086        -0.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852254345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852254356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852254368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000      -257.497 clk  " "   -4.000      -257.497 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -19.331 freq:freq_inst\|clk_1khz  " "   -1.487       -19.331 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852254378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852254378 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1567852256047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1567852256538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1567852256538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.686 " "Worst-case setup slack is -37.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.686     -1167.973 clk  " "  -37.686     -1167.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171        -0.327 freq:freq_inst\|clk_1khz  " "   -0.171        -0.327 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852256551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.215 " "Worst-case hold slack is -0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215        -0.215 clk  " "   -0.215        -0.215 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184        -0.294 freq:freq_inst\|clk_1khz  " "   -0.184        -0.294 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852256580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852256596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1567852256606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -174.818 clk  " "   -3.000      -174.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 freq:freq_inst\|clk_1khz  " "   -1.000       -13.000 freq:freq_inst\|clk_1khz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1567852256622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1567852256622 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567852259558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1567852259559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852259814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:30:59 2019 " "Processing ended: Sat Sep 07 18:30:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852259814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852259814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852259814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567852259814 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567852261093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852261093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:31:00 2019 " "Processing started: Sat Sep 07 18:31:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852261093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567852261093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567852261094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_8_1200mv_85c_slow.vo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_8_1200mv_85c_slow.vo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852262766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_8_1200mv_0c_slow.vo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_8_1200mv_0c_slow.vo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852263762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_min_1200mv_0c_fast.vo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_min_1200mv_0c_fast.vo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852264709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator.vo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator.vo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852265662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_8_1200mv_85c_v_slow.sdo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852267204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_8_1200mv_0c_v_slow.sdo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852268495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_min_1200mv_0c_v_fast.sdo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852269887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "calculator_v.sdo D:/FPGA/calculator/prj/simulation/modelsim/ simulation " "Generated file calculator_v.sdo in folder \"D:/FPGA/calculator/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1567852271335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852271467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:31:11 2019 " "Processing ended: Sat Sep 07 18:31:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852271467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852271467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852271467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567852271467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567852272181 ""}
