
*** Running vivado
    with args -log shell_rx_data_fifo_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_rx_data_fifo_1_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source shell_rx_data_fifo_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1217.434 ; gain = 286.957 ; free physical = 15562 ; free virtual = 52629
INFO: [Synth 8-638] synthesizing module 'shell_rx_data_fifo_1_0' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_rx_data_fifo_1_0/synth/shell_rx_data_fifo_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (31#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'shell_rx_data_fifo_1_0' (32#1) [/home/tarafdar/thesis/MIXcoatl/shells/projects/8k5Shell/8k5Shell.srcs/sources_1/bd/srcs/ip/shell_rx_data_fifo_1_0/synth/shell_rx_data_fifo_1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.270 ; gain = 500.793 ; free physical = 14535 ; free virtual = 51542
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.270 ; gain = 500.793 ; free physical = 14535 ; free virtual = 51542
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1894.051 ; gain = 0.000 ; free physical = 13612 ; free virtual = 50619
Finished Constraint Validation : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1894.051 ; gain = 963.574 ; free physical = 13457 ; free virtual = 50465
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1894.051 ; gain = 963.574 ; free physical = 13457 ; free virtual = 50465
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1894.051 ; gain = 963.574 ; free physical = 13456 ; free virtual = 50464
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1894.051 ; gain = 963.574 ; free physical = 13459 ; free virtual = 50467
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1894.051 ; gain = 963.574 ; free physical = 13414 ; free virtual = 50422
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2044.566 ; gain = 1114.090 ; free physical = 12191 ; free virtual = 49199
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2058.582 ; gain = 1128.105 ; free physical = 12145 ; free virtual = 49152
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12146 ; free virtual = 49154
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12075 ; free virtual = 49083
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12075 ; free virtual = 49083
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12090 ; free virtual = 49098
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12090 ; free virtual = 49098
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12089 ; free virtual = 49097
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12089 ; free virtual = 49097

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     4|
|2     |LUT1     |     9|
|3     |LUT2     |    32|
|4     |LUT3     |    11|
|5     |LUT4     |    32|
|6     |LUT5     |    14|
|7     |LUT6     |    15|
|8     |MUXCY    |    25|
|9     |RAMB18E2 |     1|
|10    |RAMB36E2 |     2|
|11    |FDCE     |     1|
|12    |FDPE     |    35|
|13    |FDRE     |   167|
|14    |FDSE     |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 2068.598 ; gain = 1138.121 ; free physical = 12089 ; free virtual = 49097
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 2168.473 ; gain = 1082.469 ; free physical = 11888 ; free virtual = 48896
