--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/cern.ch/project/parc/elec/xilinx/xilinx133/ISE_DS/ISE/bin/lin64/unwrapped/trce
-v 32 -u par_tdc.ncd syn_tdc.pcf -o timing_report

Design file:              par_tdc.ncd
Physical constraint file: syn_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report, limited to 32 items per constraint
                          unconstrained path report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_1035_1 = MAXDELAY FROM TIMEGRP 
   "from_1035_1" TO TIMEGRP "to_1035_0" 20 ns; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_buf_P_clk = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_buf_P_clk" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: gnum_interface_block.un1_cmp_clk_in
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 3.148ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 47.630ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: gnum_interface_block.cmp_clk_in.buf_P_clk
--------------------------------------------------------------------------------
Slack: 317.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Logical resource: gnum_interface_block.cmp_clk_in.rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: gnum_interface_block.un1_cmp_clk_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_buf_pll_fb_clk = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_buf_pll_fb_clk" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Logical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gnum_interface_block.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]/CK
  Location pin: SLICE_X36Y61.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]/SR
  Location pin: SLICE_X36Y61.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]/CK
  Location pin: SLICE_X36Y61.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]/SR
  Location pin: SLICE_X36Y61.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;

 1524 paths analyzed, 117 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.016ns.
--------------------------------------------------------------------------------
Slack:                  42.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.981ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B5       net (fanout=1)        0.797   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (4.213ns logic, 2.768ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  43.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.955ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B5       net (fanout=1)        0.797   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.955ns (4.178ns logic, 2.777ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack:                  43.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.925ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D2       net (fanout=1)        0.864   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.925ns (4.157ns logic, 2.768ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  43.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D2       net (fanout=1)        0.864   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (4.122ns logic, 2.777ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  43.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.886ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B5       net (fanout=1)        0.797   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE3  net (fanout=2)        0.507   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (4.213ns logic, 2.673ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  43.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.874ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P6       Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X9Y41.C2       net (fanout=1)        1.257   clks_rsts_mgment.un1_general_poreset(6)
    SLICE_X9Y41.C        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_3
    SLICE_X9Y41.B4       net (fanout=2)        0.332   m23_s_1_7_3
    SLICE_X9Y41.BMUX     Tilo                  0.313   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_0_1_lut6_2_o5
    SLICE_X9Y41.D2       net (fanout=3)        0.611   m10_s_0_7
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.874ns (4.120ns logic, 2.754ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  43.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.864ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B3       net (fanout=1)        0.680   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.864ns (4.213ns logic, 2.651ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  43.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.838ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B3       net (fanout=1)        0.680   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.838ns (4.178ns logic, 2.660ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  43.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D2       net (fanout=1)        0.864   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE3  net (fanout=2)        0.507   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (4.157ns logic, 2.673ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  43.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P25      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B5       net (fanout=1)        0.797   clks_rsts_mgment.un1_general_poreset(25)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE1  net (fanout=2)        0.347   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (4.213ns logic, 2.561ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  43.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.769ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B3       net (fanout=1)        0.680   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE3  net (fanout=2)        0.507   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (4.213ns logic, 2.556ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  43.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.758ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.A4       net (fanout=1)        0.654   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X7Y42.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B2       net (fanout=1)        0.452   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.758ns (4.213ns logic, 2.545ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  43.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.A4       net (fanout=1)        0.654   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X7Y42.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B2       net (fanout=1)        0.452   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (4.178ns logic, 2.554ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack:                  43.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D6       net (fanout=1)        0.659   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (4.157ns logic, 2.563ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  43.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P23      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D2       net (fanout=1)        0.864   clks_rsts_mgment.un1_general_poreset(23)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE1  net (fanout=2)        0.347   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (4.157ns logic, 2.561ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  43.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.694ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P17      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A1      net (fanout=1)        0.897   un1_spec_led_period_counter(17)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.D3      net (fanout=3)        0.615   m30_e_2_4
    SLICE_X49Y74.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR_1
    DSP48_X1Y18.OPMODE0  net (fanout=2)        0.555   N_2452_i
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (3.956ns logic, 2.738ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  43.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.694ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D6       net (fanout=1)        0.659   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (4.122ns logic, 2.572ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  43.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.694ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P17      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A1      net (fanout=1)        0.897   un1_spec_led_period_counter(17)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.D3      net (fanout=3)        0.615   m30_e_2_4
    SLICE_X49Y74.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR_1
    DSP48_X1Y18.OPMODE1  net (fanout=2)        0.555   N_2452_i
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (3.956ns logic, 2.738ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack:                  43.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.C3       net (fanout=1)        0.847   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X6Y42.C        Tilo                  0.204   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X6Y42.B6       net (fanout=1)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (4.158ns logic, 2.512ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  43.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P16      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A3      net (fanout=1)        0.871   un1_spec_led_period_counter(16)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.D3      net (fanout=3)        0.615   m30_e_2_4
    SLICE_X49Y74.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR_1
    DSP48_X1Y18.OPMODE1  net (fanout=2)        0.555   N_2452_i
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.956ns logic, 2.712ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  43.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P16      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A3      net (fanout=1)        0.871   un1_spec_led_period_counter(16)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.D3      net (fanout=3)        0.615   m30_e_2_4
    SLICE_X49Y74.D       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR_1
    DSP48_X1Y18.OPMODE0  net (fanout=2)        0.555   N_2452_i
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (3.956ns logic, 2.712ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack:                  43.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.667ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P6       Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X9Y41.C2       net (fanout=1)        1.257   clks_rsts_mgment.un1_general_poreset(6)
    SLICE_X9Y41.C        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_3
    SLICE_X9Y41.B4       net (fanout=2)        0.332   m23_s_1_7_3
    SLICE_X9Y41.BMUX     Tilo                  0.313   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_0_1_lut6_2_o5
    SLICE_X9Y41.D2       net (fanout=3)        0.611   m10_s_0_7
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE1  net (fanout=2)        0.347   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.667ns (4.120ns logic, 2.547ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  43.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.663ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P26      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.A4       net (fanout=1)        0.654   clks_rsts_mgment.un1_general_poreset(26)
    SLICE_X7Y42.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B2       net (fanout=1)        0.452   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE3  net (fanout=2)        0.507   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.663ns (4.213ns logic, 2.450ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  43.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P24      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.B3       net (fanout=1)        0.680   clks_rsts_mgment.un1_general_poreset(24)
    SLICE_X7Y42.B        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B3       net (fanout=1)        0.532   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE1  net (fanout=2)        0.347   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (4.213ns logic, 2.444ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack:                  43.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.644ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P21      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.C3       net (fanout=1)        0.847   clks_rsts_mgment.un1_general_poreset(21)
    SLICE_X6Y42.C        Tilo                  0.204   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X6Y42.B6       net (fanout=1)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_1
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (4.123ns logic, 2.521ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack:                  43.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.625ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P22      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X6Y42.D6       net (fanout=1)        0.659   clks_rsts_mgment.un1_general_poreset(22)
    SLICE_X6Y42.D        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B1       net (fanout=1)        0.465   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE3  net (fanout=2)        0.507   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.625ns (4.157ns logic, 2.468ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  43.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P17      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A1      net (fanout=1)        0.897   un1_spec_led_period_counter(17)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.C3      net (fanout=3)        0.589   m30_e_2_4
    SLICE_X49Y74.C       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR
    DSP48_X1Y18.OPMODE3  net (fanout=3)        0.501   N_2452
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (3.956ns logic, 2.658ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  43.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.A6       net (fanout=1)        0.499   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X7Y42.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B2       net (fanout=1)        0.452   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.D4       net (fanout=3)        0.659   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.D        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4_0
    DSP48_X0Y10.OPMODE0  net (fanout=2)        0.554   clks_rsts_mgment.general_poreset.count.un2_value
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.089   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (4.213ns logic, 2.390ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  43.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P6       Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X9Y41.C2       net (fanout=1)        1.257   clks_rsts_mgment.un1_general_poreset(6)
    SLICE_X9Y41.C        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_3
    SLICE_X9Y41.B4       net (fanout=2)        0.332   m23_s_1_7_3
    SLICE_X9Y41.BMUX     Tilo                  0.313   clks_rsts_mgment.general_poreset.count.un2_value
                                                       m23_s_1_7_0_1_lut6_2_o5
    SLICE_X9Y41.A3       net (fanout=3)        0.309   m10_s_0_7
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (4.085ns logic, 2.509ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack:                  43.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.588ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P16      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A3      net (fanout=1)        0.871   un1_spec_led_period_counter(16)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.C3      net (fanout=3)        0.589   m30_e_2_4
    SLICE_X49Y74.C       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR
    DSP48_X1Y18.OPMODE3  net (fanout=3)        0.501   N_2452
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.588ns (3.956ns logic, 2.632ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  43.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spec_led_period_counter.value[31:0] (DSP)
  Destination:          spec_led_period_counter.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.579ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_period_counter.value[31:0] to spec_led_period_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y18.P17      Tdspcko_P_PREG        1.200   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    SLICE_X48Y73.A1      net (fanout=1)        0.897   un1_spec_led_period_counter(17)
    SLICE_X48Y73.A       Tilo                  0.203   m30_e_4_2
                                                       m30_e_4_0
    SLICE_X50Y74.B3      net (fanout=1)        0.671   m30_e_4_0
    SLICE_X50Y74.B       Tilo                  0.205   spec_led_period_done
                                                       m30_e_2_4
    SLICE_X49Y74.C3      net (fanout=3)        0.589   m30_e_2_4
    SLICE_X49Y74.C       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din(19)
                                                       rst_n_a_i_ibuf_RNIVRHR
    DSP48_X1Y18.OPMODE5  net (fanout=3)        0.501   N_2452
    DSP48_X1Y18.CLK      Tdspdck_OPMODE_PREG   2.054   spec_led_period_counter.value[31:0]
                                                       spec_led_period_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.579ns (3.921ns logic, 2.658ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  43.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Destination:          clks_rsts_mgment.general_poreset.value[31:0] (DSP)
  Requirement:          50.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         spec_clk rising at 0.000ns
  Destination Clock:    spec_clk rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.value[31:0] to clks_rsts_mgment.general_poreset.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y10.P27      Tdspcko_P_PREG        1.200   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    SLICE_X7Y42.A6       net (fanout=1)        0.499   clks_rsts_mgment.un1_general_poreset(27)
    SLICE_X7Y42.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_1_4
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B2       net (fanout=1)        0.452   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_4
    SLICE_X6Y42.B        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A5       net (fanout=2)        0.226   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_3
    SLICE_X6Y42.A        Tilo                  0.203   clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_0_2
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30
    SLICE_X9Y41.A5       net (fanout=3)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_30
    SLICE_X9Y41.A        Tilo                  0.259   clks_rsts_mgment.general_poreset.count.un2_value
                                                       clks_rsts_mgment.general_poreset.count_done_0_sqmuxa_30_RNISGOR4
    DSP48_X0Y10.OPMODE5  net (fanout=2)        0.611   clks_rsts_mgment.general_poreset.count.un2_value_i
    DSP48_X0Y10.CLK      Tdspdck_OPMODE_PREG   2.054   clks_rsts_mgment.general_poreset.value[31:0]
                                                       clks_rsts_mgment.general_poreset.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (4.178ns logic, 2.399ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 45.857ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 4.143ns (241.371MHz) (Tdspper_AREG_PREG)
  Physical resource: spec_led_blink_counter.value[31:0]/CLK
  Logical resource: spec_led_blink_counter.value[31:0]/CLK
  Location pin: DSP48_X1Y25.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 46.876ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: clks_rsts_mgment.un7_word_being_sent_0_0/CLKAWRCLK
  Logical resource: clks_rsts_mgment.un7_word_being_sent_0_0/CLKAWRCLK
  Location pin: RAMB8_X2Y17.CLKAWRCLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: spec_led_period_counter.value[31:0]/CLK
  Logical resource: spec_led_period_counter.value[31:0]/CLK
  Location pin: DSP48_X1Y18.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 47.473ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.527ns (395.726MHz) (Tdspper_PREG)
  Physical resource: clks_rsts_mgment.general_poreset.value[31:0]/CLK
  Logical resource: clks_rsts_mgment.general_poreset.value[31:0]/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Logical resource: clks_rsts_mgment.spec_clk_gbuf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clks_rsts_mgment.spec_clk_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clks_rsts_mgment.pll_sclk_oreg/CLK0
  Logical resource: clks_rsts_mgment.pll_sclk_oreg/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_aux2_o_c/CLK0
  Logical resource: spec_aux3_o_1/CK0
  Location pin: OLOGIC_X27Y85.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: spec_aux0_i_c/CLK0
  Logical resource: spec_aux3_o_1_oreg/CLK0
  Location pin: ILOGIC_X27Y90.CLK0
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.inv_reset/CLK
  Logical resource: clks_rsts_mgment.general_poreset.count_done/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: pll_sclk_o_c/CLK
  Logical resource: clks_rsts_mgment.pll_sclk/CK
  Location pin: SLICE_X42Y31.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.N_225/CLK
  Logical resource: clks_rsts_mgment.byte_index[1]/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clks_rsts_mgment.N_225/CLK
  Logical resource: clks_rsts_mgment.byte_index[6]/CK
  Location pin: SLICE_X46Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_red/CLK
  Logical resource: spec_led_red/CK
  Location pin: SLICE_X46Y101.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: spec_led_period_done/CLK
  Logical resource: spec_led_period_counter.count_done/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: N_33_0/SR
  Logical resource: clks_rsts_mgment.bit_index[1]/SR
  Location pin: SLICE_X44Y33.SR
  Clock network: rst_n_a_i_c_i
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.bit_index[0]/CK
  Location pin: SLICE_X44Y31.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.bit_index[2]/CK
  Location pin: SLICE_X44Y31.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.bit_index(3)/CLK
  Logical resource: clks_rsts_mgment.bit_index[3]/CK
  Location pin: SLICE_X44Y31.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: N_33_0/CLK
  Logical resource: clks_rsts_mgment.bit_index[1]/CK
  Location pin: SLICE_X44Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(4)/CLK
  Logical resource: clks_rsts_mgment.byte_index[2]/CK
  Location pin: SLICE_X48Y32.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(4)/CLK
  Logical resource: clks_rsts_mgment.byte_index[3]/CK
  Location pin: SLICE_X48Y32.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.595ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(4)/CLK
  Logical resource: clks_rsts_mgment.byte_index[4]/CK
  Location pin: SLICE_X48Y32.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st_i(4)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st_i[4]/CK
  Location pin: SLICE_X47Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[1]/CK
  Location pin: SLICE_X49Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[2]/CK
  Location pin: SLICE_X49Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.pll_init_st(3)/CLK
  Logical resource: clks_rsts_mgment.pll_init_st[3]/CK
  Location pin: SLICE_X49Y33.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(5)/CLK
  Logical resource: clks_rsts_mgment.byte_index[0]/CK
  Location pin: SLICE_X49Y34.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clks_rsts_mgment.byte_index(5)/CLK
  Logical resource: clks_rsts_mgment.byte_index[5]/CK
  Location pin: SLICE_X49Y34.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------
Slack: 49.606ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: spec_led_blink_done/CLK
  Logical resource: spec_led_blink_counter.count_done/CK
  Location pin: SLICE_X49Y101.CLK
  Clock network: spec_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;

 102790 paths analyzed, 7063 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.644ns.
--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.081ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      7.081ns (2.530ns logic, 4.551ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.990ns (Levels of Logic = 9)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.A5      net (fanout=64)       0.662   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_4
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.990ns (2.634ns logic, 4.356ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.959ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (2.539ns logic, 4.420ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.938ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.D5      net (fanout=64)       0.649   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyd                0.261   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_3
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (2.592ns logic, 4.346ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (2.508ns logic, 4.420ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.915ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.A5      net (fanout=64)       0.508   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_0
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.915ns (2.710ns logic, 4.205ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  0.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_control_block.in_en_ctrl[0] (FF)
  Destination:          term_en_1_o (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.396ns (0.900 - 0.504)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_control_block.in_en_ctrl[0] to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.391   in_en_ctrl(3)
                                                       reg_control_block.in_en_ctrl[0]
    OLOGIC_X26Y2.D1      net (fanout=3)        6.612   in_en_ctrl(0)
    OLOGIC_X26Y2.CLK0    Todck                 0.803   term_en_1_o_c
                                                       term_en_1_o
    -------------------------------------------------  ---------------------------
    Total                                      7.806ns (1.194ns logic, 6.612ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.880ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.B5      net (fanout=64)       0.472   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyb                0.380   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_1
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.880ns (2.711ns logic, 4.169ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.876ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.C6      net (fanout=64)       0.571   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyc                0.277   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_2
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.876ns (2.608ns logic, 4.268ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.868ns (Levels of Logic = 9)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.A5      net (fanout=64)       0.662   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_4
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.868ns (2.643ns logic, 4.225ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 9)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.AX      net (fanout=64)       0.694   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (2.454ns logic, 4.388ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.837ns (Levels of Logic = 9)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.A5      net (fanout=64)       0.662   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_4
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (2.612ns logic, 4.225ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.812ns (Levels of Logic = 8)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y88.AX      net (fanout=64)       0.822   acam_timing_block.window_prepulse
    SLICE_X30Y88.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.812ns (2.378ns logic, 4.434ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.816ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.D5      net (fanout=64)       0.649   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyd                0.261   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_3
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.816ns (2.601ns logic, 4.215ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 4)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y92.A3      net (fanout=64)       0.951   acam_timing_block.window_prepulse
    SLICE_X30Y92.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_24
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (2.254ns logic, 4.551ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 3)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y93.A5      net (fanout=64)       1.063   acam_timing_block.window_prepulse
    SLICE_X30Y93.DMUX    Topad                 0.566   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_28
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (2.139ns logic, 4.660ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.CX      net (fanout=64)       0.676   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Tcxcy                 0.093   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.424ns logic, 4.373ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[27] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.802ns (Levels of Logic = 9)
  Clock Path Skew:      -0.523ns (0.458 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X33Y92.D5      net (fanout=1)        0.423   acam_timing_block.window_delayer_counter.decount.value_6(27)
    SLICE_X33Y92.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(27)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[27]
                                                       acam_timing_block.window_delayer_counter.value[27]
    -------------------------------------------------  ---------------------------
    Total                                      6.802ns (2.454ns logic, 4.348ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y91.A5      net (fanout=64)       0.864   acam_timing_block.window_prepulse
    SLICE_X30Y91.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_20
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.330ns logic, 4.467ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 10)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.DX      net (fanout=64)       0.674   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Tdxcy                 0.087   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (2.418ns logic, 4.371ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.793ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.A5      net (fanout=64)       0.508   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_0
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.793ns (2.719ns logic, 4.074ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.D5      net (fanout=64)       0.649   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyd                0.261   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_3
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (2.570ns logic, 4.215ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[28] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.784ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.AMUX    Tcina                 0.202   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.A5      net (fanout=1)        0.407   acam_timing_block.window_delayer_counter.decount.value_6(28)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[28]
                                                       acam_timing_block.window_delayer_counter.value[28]
    -------------------------------------------------  ---------------------------
    Total                                      6.784ns (2.449ns logic, 4.335ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[31] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 9)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.B5      net (fanout=64)       0.446   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Topcyb                0.380   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_5
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X35Y90.A5      net (fanout=1)        0.623   acam_timing_block.window_delayer_counter.decount.value_6(31)
    SLICE_X35Y90.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(31)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[31]
                                                       acam_timing_block.window_delayer_counter.value[31]
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.635ns logic, 4.140ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[5] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 4)
  Clock Path Skew:      -0.528ns (0.453 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X33Y85.B1      net (fanout=1)        0.879   acam_timing_block.window_delayer_counter.decount.value_6(5)
    SLICE_X33Y85.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(7)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[5]
                                                       acam_timing_block.window_delayer_counter.value[5]
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (2.064ns logic, 4.710ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.A5      net (fanout=64)       0.508   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcya                0.379   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_0
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (2.688ns logic, 4.074ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.758ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.B5      net (fanout=64)       0.472   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyb                0.380   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_1
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.758ns (2.720ns logic, 4.038ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.C6      net (fanout=64)       0.571   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyc                0.277   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_2
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (2.617ns logic, 4.137ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[23] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 8)
  Clock Path Skew:      -0.525ns (0.456 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.AX      net (fanout=64)       0.854   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.DMUX    Tcind                 0.302   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X33Y91.D5      net (fanout=1)        0.423   acam_timing_block.window_delayer_counter.decount.value_6(23)
    SLICE_X33Y91.CLK     Tas                   0.322   acam_timing_block.un1_window_delayer_counter(23)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[23]
                                                       acam_timing_block.window_delayer_counter.value[23]
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (2.378ns logic, 4.345ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  0.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.727ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.B5      net (fanout=64)       0.472   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyb                0.380   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_1
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.727ns (2.689ns logic, 4.038ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[30] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.723ns (Levels of Logic = 10)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y86.C6      net (fanout=64)       0.571   acam_timing_block.window_prepulse
    SLICE_X30Y86.COUT    Topcyc                0.277   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_axb_2
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_3
    SLICE_X30Y87.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_3/O
    SLICE_X30Y87.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.CMUX    Tcinc                 0.261   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.C6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(30)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[30]
                                                       acam_timing_block.window_delayer_counter.value[30]
    -------------------------------------------------  ---------------------------
    Total                                      6.723ns (2.586ns logic, 4.137ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               one_second_block.s_acam_refclk[3] (FF)
  Destination:          acam_timing_block.window_delayer_counter.value[29] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.720ns (Levels of Logic = 9)
  Clock Path Skew:      -0.521ns (0.460 - 0.981)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: one_second_block.s_acam_refclk[3] to acam_timing_block.window_delayer_counter.value[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q4    Tickq                 0.992   acam_timing_block.refclk_r(3)
                                                       one_second_block.s_acam_refclk[3]
    SLICE_X31Y88.B6      net (fanout=4)        2.974   acam_timing_block.refclk_r(3)
    SLICE_X31Y88.B       Tilo                  0.259   acam_timing_block.window_prepulse
                                                       acam_timing_block.window_delayer_counter.decount.value_6_0_d
    SLICE_X30Y87.AX      net (fanout=64)       0.694   acam_timing_block.window_prepulse
    SLICE_X30Y87.COUT    Taxcy                 0.199   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_7
    SLICE_X30Y88.CIN     net (fanout=1)        0.082   acam_timing_block.window_delayer_counter.decount.value_6_cry_7/O
    SLICE_X30Y88.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_11
    SLICE_X30Y89.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_11/O
    SLICE_X30Y89.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_15
    SLICE_X30Y90.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_15/O
    SLICE_X30Y90.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_19
    SLICE_X30Y91.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_19/O
    SLICE_X30Y91.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_23
    SLICE_X30Y92.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_23/O
    SLICE_X30Y92.COUT    Tbyp                  0.076   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
                                                       acam_timing_block.window_delayer_counter.decount.value_6_cry_27
    SLICE_X30Y93.CIN     net (fanout=1)        0.003   acam_timing_block.window_delayer_counter.decount.value_6_cry_27/O
    SLICE_X30Y93.BMUX    Tcinb                 0.292   acam_timing_block.window_delayer_counter.decount.value_6(31)
                                                       acam_timing_block.window_delayer_counter.decount.value_6_s_31
    SLICE_X32Y94.B6      net (fanout=1)        0.492   acam_timing_block.window_delayer_counter.decount.value_6(29)
    SLICE_X32Y94.CLK     Tas                   0.341   acam_timing_block.un1_window_delayer_counter(30)
                                                       acam_timing_block.window_delayer_counter.value_lm_0[29]
                                                       acam_timing_block.window_delayer_counter.value[29]
    -------------------------------------------------  ---------------------------
    Total                                      6.720ns (2.463ns logic, 4.257ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y34.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y32.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y32.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y40.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y38.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Logical resource: clks_rsts_mgment.tdc_clk125_gbuf/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: clks_rsts_mgment.tdc_clk_buf
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_1_o_c/CLK0
  Logical resource: term_en_1_o/CK0
  Location pin: OLOGIC_X26Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_2_o_c/CLK0
  Logical resource: term_en_2_o/CK0
  Location pin: OLOGIC_X26Y119.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_3_o_c/CLK0
  Logical resource: term_en_3_o/CK0
  Location pin: OLOGIC_X26Y118.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_4_o_c/CLK0
  Logical resource: term_en_4_o/CK0
  Location pin: OLOGIC_X12Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: term_en_5_o_c/CLK0
  Logical resource: term_en_5_o/CK0
  Location pin: OLOGIC_X2Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig1_o_c/CLK0
  Logical resource: tdc_led_trig1_o/CK0
  Location pin: OLOGIC_X16Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig2_o_c/CLK0
  Logical resource: tdc_led_trig2_o/CK0
  Location pin: OLOGIC_X16Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig3_o_c/CLK0
  Logical resource: tdc_led_trig3_o/CK0
  Location pin: OLOGIC_X18Y1.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig4_o_c/CLK0
  Logical resource: tdc_led_trig4_o/CK0
  Location pin: OLOGIC_X18Y0.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: tdc_led_trig5_o_c/CLK0
  Logical resource: tdc_led_trig5_o/CK0
  Location pin: OLOGIC_X26Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_aux4_o_c/CLK0
  Logical resource: spec_aux5_o_1/CK0
  Location pin: OLOGIC_X27Y115.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cs_n_o_c/CLK0
  Logical resource: acam_data_block.cs_n_o/CK0
  Location pin: OLOGIC_X21Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rd_n_o_c/CLK0
  Logical resource: acam_data_block.rd_n_o/CK0
  Location pin: OLOGIC_X14Y2.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: mute_inputs_o_c/CLK0
  Logical resource: mute_inputs_o/CK0
  Location pin: OLOGIC_X25Y117.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: wr_n_o_c/CLK0
  Logical resource: acam_data_block.wr_n_o/CK0
  Location pin: OLOGIC_X14Y3.CLK0
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: spec_led_red_o_c/CLK0
  Logical resource: spec_led_red_o/CK0
  Location pin: OLOGIC_X1Y116.CLK0
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_error_o_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = 
MAXDELAY FROM         TIMEGRP "gnum_interface_block_cmp_clk_in_rx_pllout_x1" TO 
TIMEGRP         "rx_error_o" 3 ns;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.696ns.
--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.cmp_p2l_dma_master.rx_error_o (FF)
  Destination:          rx_error_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.rx_error_o to rx_error_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y92.OQ     Tockq                 0.842   rx_error_o_c
                                                       gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    J17.O                net (fanout=1)        0.233   rx_error_o_c
    J17.PAD              Tioop                 1.621   rx_error_o
                                                       rx_error_o_obuf
                                                       rx_error_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - data path)
  Source:               gnum_interface_block.l2p_edb_o (FF)
  Destination:          l2p_edb_o (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.l2p_edb_o to l2p_edb_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y45.OQ     Tockq                 0.842   l2p_edb_o_c
                                                       gnum_interface_block.l2p_edb_o
    U20.O                net (fanout=1)        0.233   l2p_edb_o_c
    U20.PAD              Tioop                 1.621   l2p_edb_o
                                                       l2p_edb_o_obuf
                                                       l2p_edb_o
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (2.463ns logic, 0.233ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_l2p_rdy_i_gnum_interface_block_cmp_clk_in_rx_pllout_x1 = 
MAXDELAY FROM         TIMEGRP "l2p_rdy_i" TO TIMEGRP         
"gnum_interface_block_cmp_clk_in_rx_pllout_x1" 3 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.260ns.
--------------------------------------------------------------------------------
Slack:                  0.740ns (requirement - data path)
  Source:               l2p_rdy_i (PAD)
  Destination:          gnum_interface_block.l2p_rdy_t (FF)
  Requirement:          3.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: l2p_rdy_i to gnum_interface_block.l2p_rdy_t
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U19.I                Tiopi                 0.890   l2p_rdy_i
                                                       l2p_rdy_i
                                                       l2p_rdy_i_ibuf
                                                       ProtoComp354.IMUX.36
    ILOGIC_X27Y33.D      net (fanout=1)        0.184   l2p_rdy_i_c
    ILOGIC_X27Y33.CLK0   Tidock                1.186   gnum_interface_block.l2p_rdy_t
                                                       ProtoComp379.D2OFFBYP_SRC.2
                                                       gnum_interface_block.l2p_rdy_t
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (2.076ns logic, 0.184ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1034_0 = MAXDELAY FROM TIMEGRP "from_1034_0" TO TIMEGRP 
"tdc_clk_p_i_rise"         22 ns;

 420 paths analyzed, 420 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.441ns.
--------------------------------------------------------------------------------
Slack:                  12.559ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      9.441ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_formatting_block.acam_fine_timestamp[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp356.IMUX.4
    SLICE_X17Y56.AX      net (fanout=15)       8.588   data_bus_io_in(4)
    SLICE_X17Y56.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[4]
    -------------------------------------------------  ---------------------------
    Total                                      9.441ns (0.853ns logic, 8.588ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  13.044ns (requirement - data path)
  Source:               data_bus_io(8) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[8] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.956ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(8) to data_formatting_block.acam_fine_timestamp[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y5.I                 Tiopi                 0.790   data_bus_io(8)
                                                       data_bus_io(8)
                                                       data_bus_io_iobuf[8]/IBUF
                                                       ProtoComp356.IMUX.8
    SLICE_X16Y60.AX      net (fanout=15)       8.030   data_bus_io_in(8)
    SLICE_X16Y60.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[8]
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (0.926ns logic, 8.030ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  13.535ns (requirement - data path)
  Source:               data_bus_io(24) (PAD)
  Destination:          data_formatting_block.acam_start_nb[6] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.465ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(24) to data_formatting_block.acam_start_nb[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y9.I                 Tiopi                 0.790   data_bus_io(24)
                                                       data_bus_io(24)
                                                       data_bus_io_iobuf[24]/IBUF
                                                       ProtoComp356.IMUX.20
    SLICE_X8Y61.CX       net (fanout=15)       7.539   data_bus_io_in(24)
    SLICE_X8Y61.CLK      Tdick                 0.136   data_formatting_block.acam_start_nb(7)
                                                       data_formatting_block.acam_start_nb[6]
    -------------------------------------------------  ---------------------------
    Total                                      8.465ns (0.926ns logic, 7.539ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  13.737ns (requirement - data path)
  Source:               data_bus_io(13) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[13] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.263ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(13) to data_formatting_block.acam_fine_timestamp[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 0.790   data_bus_io(13)
                                                       data_bus_io(13)
                                                       data_bus_io_iobuf[13]/IBUF
                                                       ProtoComp356.IMUX.15
    SLICE_X17Y60.BX      net (fanout=15)       7.410   data_bus_io_in(13)
    SLICE_X17Y60.CLK     Tdick                 0.063   mem_class_data_wr(15)
                                                       data_formatting_block.acam_fine_timestamp[13]
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (0.853ns logic, 7.410ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  13.887ns (requirement - data path)
  Source:               data_bus_io(25) (PAD)
  Destination:          data_formatting_block.acam_start_nb[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(25) to data_formatting_block.acam_start_nb[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB9.I                Tiopi                 0.790   data_bus_io(25)
                                                       data_bus_io(25)
                                                       data_bus_io_iobuf[25]/IBUF
                                                       ProtoComp356.IMUX.22
    SLICE_X8Y61.DX       net (fanout=15)       7.187   data_bus_io_in(25)
    SLICE_X8Y61.CLK      Tdick                 0.136   data_formatting_block.acam_start_nb(7)
                                                       data_formatting_block.acam_start_nb[7]
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (0.926ns logic, 7.187ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  14.036ns (requirement - data path)
  Source:               data_bus_io(10) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[10] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.964ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(10) to data_formatting_block.acam_fine_timestamp[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 0.790   data_bus_io(10)
                                                       data_bus_io(10)
                                                       data_bus_io_iobuf[10]/IBUF
                                                       ProtoComp356.IMUX.10
    SLICE_X16Y60.CX      net (fanout=15)       7.038   data_bus_io_in(10)
    SLICE_X16Y60.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[10]
    -------------------------------------------------  ---------------------------
    Total                                      7.964ns (0.926ns logic, 7.038ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.122ns (requirement - data path)
  Source:               data_bus_io(9) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[9] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.878ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(9) to data_formatting_block.acam_fine_timestamp[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.790   data_bus_io(9)
                                                       data_bus_io(9)
                                                       data_bus_io_iobuf[9]/IBUF
                                                       ProtoComp356.IMUX.9
    SLICE_X16Y60.BX      net (fanout=15)       6.952   data_bus_io_in(9)
    SLICE_X16Y60.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[9]
    -------------------------------------------------  ---------------------------
    Total                                      7.878ns (0.926ns logic, 6.952ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  14.199ns (requirement - data path)
  Source:               data_bus_io(26) (PAD)
  Destination:          data_formatting_block.acam_channel[0] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(26) to data_formatting_block.acam_channel[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.790   data_bus_io(26)
                                                       data_bus_io(26)
                                                       data_bus_io_iobuf[26]/IBUF
                                                       ProtoComp356.IMUX.24
    SLICE_X16Y58.BX      net (fanout=15)       6.875   data_bus_io_in(26)
    SLICE_X16Y58.CLK     Tdick                 0.136   mem_class_data_wr(100)
                                                       data_formatting_block.acam_channel[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (0.926ns logic, 6.875ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  14.249ns (requirement - data path)
  Source:               data_bus_io(11) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[11] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.751ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(11) to data_formatting_block.acam_fine_timestamp[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R8.I                 Tiopi                 0.790   data_bus_io(11)
                                                       data_bus_io(11)
                                                       data_bus_io_iobuf[11]/IBUF
                                                       ProtoComp356.IMUX.11
    SLICE_X16Y60.DX      net (fanout=15)       6.825   data_bus_io_in(11)
    SLICE_X16Y60.CLK     Tdick                 0.136   mem_class_data_wr(11)
                                                       data_formatting_block.acam_fine_timestamp[11]
    -------------------------------------------------  ---------------------------
    Total                                      7.751ns (0.926ns logic, 6.825ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  14.316ns (requirement - data path)
  Source:               data_bus_io(22) (PAD)
  Destination:          data_formatting_block.acam_start_nb[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(22) to data_formatting_block.acam_start_nb[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W10.I                Tiopi                 0.790   data_bus_io(22)
                                                       data_bus_io(22)
                                                       data_bus_io_iobuf[22]/IBUF
                                                       ProtoComp356.IMUX.16
    SLICE_X8Y61.AX       net (fanout=15)       6.758   data_bus_io_in(22)
    SLICE_X8Y61.CLK      Tdick                 0.136   data_formatting_block.acam_start_nb(7)
                                                       data_formatting_block.acam_start_nb[4]
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (0.926ns logic, 6.758ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  14.350ns (requirement - data path)
  Source:               data_bus_io(21) (PAD)
  Destination:          data_formatting_block.acam_start_nb[3] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(21) to data_formatting_block.acam_start_nb[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.790   data_bus_io(21)
                                                       data_bus_io(21)
                                                       data_bus_io_iobuf[21]/IBUF
                                                       ProtoComp356.IMUX.14
    SLICE_X9Y60.DX       net (fanout=15)       6.797   data_bus_io_in(21)
    SLICE_X9Y60.CLK      Tdick                 0.063   data_formatting_block.acam_start_nb(3)
                                                       data_formatting_block.acam_start_nb[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (0.853ns logic, 6.797ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  14.400ns (requirement - data path)
  Source:               data_bus_io(27) (PAD)
  Destination:          data_formatting_block.acam_channel[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.600ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(27) to data_formatting_block.acam_channel[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.790   data_bus_io(27)
                                                       data_bus_io(27)
                                                       data_bus_io_iobuf[27]/IBUF
                                                       ProtoComp356.IMUX.26
    SLICE_X16Y58.CX      net (fanout=15)       6.674   data_bus_io_in(27)
    SLICE_X16Y58.CLK     Tdick                 0.136   mem_class_data_wr(100)
                                                       data_formatting_block.acam_channel[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (0.926ns logic, 6.674ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  14.407ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_6[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp356.IMUX.4
    SLICE_X29Y36.AX      net (fanout=15)       6.740   data_bus_io_in(4)
    SLICE_X29Y36.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[4]
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (0.853ns logic, 6.740ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  14.587ns (requirement - data path)
  Source:               data_bus_io(5) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[5] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(5) to data_formatting_block.acam_fine_timestamp[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA12.I               Tiopi                 0.790   data_bus_io(5)
                                                       data_bus_io(5)
                                                       data_bus_io_iobuf[5]/IBUF
                                                       ProtoComp356.IMUX.5
    SLICE_X17Y56.BX      net (fanout=15)       6.560   data_bus_io_in(5)
    SLICE_X17Y56.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[5]
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (0.853ns logic, 6.560ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack:                  14.620ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.380ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_4[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp356.IMUX.4
    SLICE_X29Y33.AX      net (fanout=15)       6.527   data_bus_io_in(4)
    SLICE_X29Y33.CLK     Tdick                 0.063   acam_config_rdbk_4(7)
                                                       data_engine_block.acam_config_rdbk_4[4]
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (0.853ns logic, 6.527ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.632ns (requirement - data path)
  Source:               data_bus_io(24) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[24] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(24) to data_engine_block.acam_config_rdbk_4[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y9.I                 Tiopi                 0.790   data_bus_io(24)
                                                       data_bus_io(24)
                                                       data_bus_io_iobuf[24]/IBUF
                                                       ProtoComp356.IMUX.20
    SLICE_X19Y40.AX      net (fanout=15)       6.515   data_bus_io_in(24)
    SLICE_X19Y40.CLK     Tdick                 0.063   acam_config_rdbk_4(27)
                                                       data_engine_block.acam_config_rdbk_4[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.368ns (0.853ns logic, 6.515ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  14.685ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to data_formatting_block.acam_fine_timestamp[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp356.IMUX.7
    SLICE_X17Y56.DX      net (fanout=15)       6.462   data_bus_io_in(7)
    SLICE_X17Y56.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (0.853ns logic, 6.462ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  14.692ns (requirement - data path)
  Source:               data_bus_io(24) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[24] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.308ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(24) to data_engine_block.acam_config_rdbk_6[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y9.I                 Tiopi                 0.790   data_bus_io(24)
                                                       data_bus_io(24)
                                                       data_bus_io_iobuf[24]/IBUF
                                                       ProtoComp356.IMUX.20
    SLICE_X19Y39.AX      net (fanout=15)       6.455   data_bus_io_in(24)
    SLICE_X19Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(27)
                                                       data_engine_block.acam_config_rdbk_6[24]
    -------------------------------------------------  ---------------------------
    Total                                      7.308ns (0.853ns logic, 6.455ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  14.693ns (requirement - data path)
  Source:               data_bus_io(3) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[3] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.307ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(3) to data_formatting_block.acam_fine_timestamp[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W8.I                 Tiopi                 0.790   data_bus_io(3)
                                                       data_bus_io(3)
                                                       data_bus_io_iobuf[3]/IBUF
                                                       ProtoComp356.IMUX.3
    SLICE_X17Y55.DX      net (fanout=15)       6.454   data_bus_io_in(3)
    SLICE_X17Y55.CLK     Tdick                 0.063   mem_class_data_wr(3)
                                                       data_formatting_block.acam_fine_timestamp[3]
    -------------------------------------------------  ---------------------------
    Total                                      7.307ns (0.853ns logic, 6.454ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  14.722ns (requirement - data path)
  Source:               data_bus_io(2) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[2] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.278ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(2) to data_formatting_block.acam_fine_timestamp[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V7.I                 Tiopi                 0.790   data_bus_io(2)
                                                       data_bus_io(2)
                                                       data_bus_io_iobuf[2]/IBUF
                                                       ProtoComp356.IMUX.2
    SLICE_X17Y55.CX      net (fanout=15)       6.425   data_bus_io_in(2)
    SLICE_X17Y55.CLK     Tdick                 0.063   mem_class_data_wr(3)
                                                       data_formatting_block.acam_fine_timestamp[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.278ns (0.853ns logic, 6.425ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  14.793ns (requirement - data path)
  Source:               data_bus_io(7) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[7] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.207ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(7) to data_engine_block.acam_config_rdbk_6[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB12.I               Tiopi                 0.790   data_bus_io(7)
                                                       data_bus_io(7)
                                                       data_bus_io_iobuf[7]/IBUF
                                                       ProtoComp356.IMUX.7
    SLICE_X29Y36.DX      net (fanout=15)       6.354   data_bus_io_in(7)
    SLICE_X29Y36.CLK     Tdick                 0.063   acam_config_rdbk_6(7)
                                                       data_engine_block.acam_config_rdbk_6[7]
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (0.853ns logic, 6.354ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack:                  14.817ns (requirement - data path)
  Source:               data_bus_io(23) (PAD)
  Destination:          data_formatting_block.acam_start_nb[5] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.183ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(23) to data_formatting_block.acam_start_nb[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y10.I                Tiopi                 0.790   data_bus_io(23)
                                                       data_bus_io(23)
                                                       data_bus_io_iobuf[23]/IBUF
                                                       ProtoComp356.IMUX.18
    SLICE_X8Y61.BX       net (fanout=15)       6.257   data_bus_io_in(23)
    SLICE_X8Y61.CLK      Tdick                 0.136   data_formatting_block.acam_start_nb(7)
                                                       data_formatting_block.acam_start_nb[5]
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (0.926ns logic, 6.257ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  14.833ns (requirement - data path)
  Source:               data_bus_io(18) (PAD)
  Destination:          data_formatting_block.acam_start_nb[0] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(18) to data_formatting_block.acam_start_nb[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA8.I                Tiopi                 0.790   data_bus_io(18)
                                                       data_bus_io(18)
                                                       data_bus_io_iobuf[18]/IBUF
                                                       ProtoComp356.IMUX.25
    SLICE_X9Y60.AX       net (fanout=15)       6.314   data_bus_io_in(18)
    SLICE_X9Y60.CLK      Tdick                 0.063   data_formatting_block.acam_start_nb(3)
                                                       data_formatting_block.acam_start_nb[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (0.853ns logic, 6.314ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack:                  14.902ns (requirement - data path)
  Source:               data_bus_io(25) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[25] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(25) to data_engine_block.acam_config_rdbk_6[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB9.I                Tiopi                 0.790   data_bus_io(25)
                                                       data_bus_io(25)
                                                       data_bus_io_iobuf[25]/IBUF
                                                       ProtoComp356.IMUX.22
    SLICE_X19Y39.BX      net (fanout=15)       6.245   data_bus_io_in(25)
    SLICE_X19Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(27)
                                                       data_engine_block.acam_config_rdbk_6[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (0.853ns logic, 6.245ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  14.949ns (requirement - data path)
  Source:               data_bus_io(25) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[25] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(25) to data_engine_block.acam_config_rdbk_4[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB9.I                Tiopi                 0.790   data_bus_io(25)
                                                       data_bus_io(25)
                                                       data_bus_io_iobuf[25]/IBUF
                                                       ProtoComp356.IMUX.22
    SLICE_X19Y40.BX      net (fanout=15)       6.198   data_bus_io_in(25)
    SLICE_X19Y40.CLK     Tdick                 0.063   acam_config_rdbk_4(27)
                                                       data_engine_block.acam_config_rdbk_4[25]
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (0.853ns logic, 6.198ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  14.975ns (requirement - data path)
  Source:               data_bus_io(0) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[0] (FF)
  Requirement:          22.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(0) to data_formatting_block.acam_fine_timestamp[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W6.I                 Tiopi                 0.790   data_bus_io(0)
                                                       data_bus_io(0)
                                                       data_bus_io_iobuf[0]/IBUF
                                                       ProtoComp356.IMUX
    SLICE_X17Y55.AX      net (fanout=15)       6.172   data_bus_io_in(0)
    SLICE_X17Y55.CLK     Tdick                 0.063   mem_class_data_wr(3)
                                                       data_formatting_block.acam_fine_timestamp[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (0.853ns logic, 6.172ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  15.104ns (requirement - data path)
  Source:               data_bus_io(1) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.896ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(1) to data_formatting_block.acam_fine_timestamp[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.790   data_bus_io(1)
                                                       data_bus_io(1)
                                                       data_bus_io_iobuf[1]/IBUF
                                                       ProtoComp356.IMUX.1
    SLICE_X17Y55.BX      net (fanout=15)       6.043   data_bus_io_in(1)
    SLICE_X17Y55.CLK     Tdick                 0.063   mem_class_data_wr(3)
                                                       data_formatting_block.acam_fine_timestamp[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.896ns (0.853ns logic, 6.043ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  15.145ns (requirement - data path)
  Source:               data_bus_io(3) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_6[3] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(3) to data_engine_block.acam_config_rdbk_6[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W8.I                 Tiopi                 0.790   data_bus_io(3)
                                                       data_bus_io(3)
                                                       data_bus_io_iobuf[3]/IBUF
                                                       ProtoComp356.IMUX.3
    SLICE_X23Y39.DX      net (fanout=15)       6.002   data_bus_io_in(3)
    SLICE_X23Y39.CLK     Tdick                 0.063   acam_config_rdbk_6(3)
                                                       data_engine_block.acam_config_rdbk_6[3]
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (0.853ns logic, 6.002ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  15.225ns (requirement - data path)
  Source:               data_bus_io(4) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_5[4] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(4) to data_engine_block.acam_config_rdbk_5[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.790   data_bus_io(4)
                                                       data_bus_io(4)
                                                       data_bus_io_iobuf[4]/IBUF
                                                       ProtoComp356.IMUX.4
    SLICE_X29Y25.AX      net (fanout=15)       5.922   data_bus_io_in(4)
    SLICE_X29Y25.CLK     Tdick                 0.063   acam_config_rdbk_5(7)
                                                       data_engine_block.acam_config_rdbk_5[4]
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (0.853ns logic, 5.922ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  15.246ns (requirement - data path)
  Source:               data_bus_io(22) (PAD)
  Destination:          data_engine_block.acam_config_rdbk_4[22] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.754ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(22) to data_engine_block.acam_config_rdbk_4[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W10.I                Tiopi                 0.790   data_bus_io(22)
                                                       data_bus_io(22)
                                                       data_bus_io_iobuf[22]/IBUF
                                                       ProtoComp356.IMUX.16
    SLICE_X22Y33.CX      net (fanout=15)       5.878   data_bus_io_in(22)
    SLICE_X22Y33.CLK     Tdick                 0.086   acam_config_rdbk_4(23)
                                                       data_engine_block.acam_config_rdbk_4[22]
    -------------------------------------------------  ---------------------------
    Total                                      6.754ns (0.876ns logic, 5.878ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  15.249ns (requirement - data path)
  Source:               data_bus_io(19) (PAD)
  Destination:          data_formatting_block.acam_start_nb[1] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.751ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(19) to data_formatting_block.acam_start_nb[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.790   data_bus_io(19)
                                                       data_bus_io(19)
                                                       data_bus_io_iobuf[19]/IBUF
                                                       ProtoComp356.IMUX.27
    SLICE_X9Y60.BX       net (fanout=15)       5.898   data_bus_io_in(19)
    SLICE_X9Y60.CLK      Tdick                 0.063   data_formatting_block.acam_start_nb(3)
                                                       data_formatting_block.acam_start_nb[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (0.853ns logic, 5.898ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  15.276ns (requirement - data path)
  Source:               data_bus_io(6) (PAD)
  Destination:          data_formatting_block.acam_fine_timestamp[6] (FF)
  Requirement:          22.000ns
  Data Path Delay:      6.724ns (Levels of Logic = 1)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_bus_io(6) to data_formatting_block.acam_fine_timestamp[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 0.790   data_bus_io(6)
                                                       data_bus_io(6)
                                                       data_bus_io_iobuf[6]/IBUF
                                                       ProtoComp356.IMUX.6
    SLICE_X17Y56.CX      net (fanout=15)       5.871   data_bus_io_in(6)
    SLICE_X17Y56.CLK     Tdick                 0.063   mem_class_data_wr(7)
                                                       data_formatting_block.acam_fine_timestamp[6]
    -------------------------------------------------  ---------------------------
    Total                                      6.724ns (0.853ns logic, 5.871ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1035_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1035_0" 22         ns;

 9114 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  15.269ns.
--------------------------------------------------------------------------------
Slack:                  6.731ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(13) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.269ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C1      net (fanout=27)       4.527   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0[13]
    SLICE_X36Y12.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(13)
    SLICE_X36Y12.A       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0_RNIN6MH2[13]
    AB6.O                net (fanout=1)        3.079   N_1766_i
    AB6.PAD              Tioop                 2.001   data_bus_io(13)
                                                       data_bus_io_iobuf[13]/OBUFT
                                                       data_bus_io(13)
    -------------------------------------------------  ---------------------------
    Total                                     15.269ns (3.320ns logic, 11.949ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.828ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(13) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.172ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C1      net (fanout=27)       4.527   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0[13]
    SLICE_X36Y12.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(13)
    SLICE_X36Y12.A       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0_RNIN6MH2[13]
    AB6.O                net (fanout=1)        3.079   N_1766_i
    AB6.PAD              Tioop                 2.001   data_bus_io(13)
                                                       data_bus_io_iobuf[13]/OBUFT
                                                       data_bus_io(13)
    -------------------------------------------------  ---------------------------
    Total                                     15.172ns (3.337ns logic, 11.835ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.844ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.156ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C1      net (fanout=27)       4.492   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0[18]
    SLICE_X32Y14.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(18)
    SLICE_X32Y14.A       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNII3OH2[18]
    AA8.O                net (fanout=1)        3.001   N_1761_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     15.156ns (3.320ns logic, 11.836ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.859ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.141ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A4      net (fanout=27)       4.225   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       data_bus_io_iobuf_RNO_1[16]
    SLICE_X30Y13.C5      net (fanout=1)        0.716   m23_0
    SLICE_X30Y13.C       Tilo                  0.204   acam_config_8(19)
                                                       data_bus_io_iobuf_RNO[16]
    Y7.O                 net (fanout=1)        2.989   N_1763_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     15.141ns (3.319ns logic, 11.822ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  6.901ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(20) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.099ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(20)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C3      net (fanout=27)       4.189   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0[20]
    SLICE_X33Y18.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(20)
    SLICE_X33Y18.A       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0_RNILALH2[20]
    T10.O                net (fanout=1)        3.153   N_1759_i
    T10.PAD              Tioop                 2.001   data_bus_io(20)
                                                       data_bus_io_iobuf[20]/OBUFT
                                                       data_bus_io(20)
    -------------------------------------------------  ---------------------------
    Total                                     15.099ns (3.428ns logic, 11.671ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  6.941ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.059ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C1      net (fanout=27)       4.492   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0[18]
    SLICE_X32Y14.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(18)
    SLICE_X32Y14.A       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNII3OH2[18]
    AA8.O                net (fanout=1)        3.001   N_1761_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     15.059ns (3.337ns logic, 11.722ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.956ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.044ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A4      net (fanout=27)       4.225   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       data_bus_io_iobuf_RNO_1[16]
    SLICE_X30Y13.C5      net (fanout=1)        0.716   m23_0
    SLICE_X30Y13.C       Tilo                  0.204   acam_config_8(19)
                                                       data_bus_io_iobuf_RNO[16]
    Y7.O                 net (fanout=1)        2.989   N_1763_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (3.336ns logic, 11.708ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.960ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(13) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.040ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C1      net (fanout=27)       4.527   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0[13]
    SLICE_X36Y12.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(13)
    SLICE_X36Y12.A       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0_RNIN6MH2[13]
    AB6.O                net (fanout=1)        3.079   N_1766_i
    AB6.PAD              Tioop                 2.001   data_bus_io(13)
                                                       data_bus_io_iobuf[13]/OBUFT
                                                       data_bus_io(13)
    -------------------------------------------------  ---------------------------
    Total                                     15.040ns (3.337ns logic, 11.703ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.998ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(20) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      15.002ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(20)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C3      net (fanout=27)       4.189   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0[20]
    SLICE_X33Y18.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(20)
    SLICE_X33Y18.A       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0_RNILALH2[20]
    T10.O                net (fanout=1)        3.153   N_1759_i
    T10.PAD              Tioop                 2.001   data_bus_io(20)
                                                       data_bus_io_iobuf[20]/OBUFT
                                                       data_bus_io(20)
    -------------------------------------------------  ---------------------------
    Total                                     15.002ns (3.445ns logic, 11.557ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.073ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.927ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C1      net (fanout=27)       4.492   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0[18]
    SLICE_X32Y14.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(18)
    SLICE_X32Y14.A       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNII3OH2[18]
    AA8.O                net (fanout=1)        3.001   N_1761_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     14.927ns (3.337ns logic, 11.590ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.088ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.912ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A4      net (fanout=27)       4.225   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       data_bus_io_iobuf_RNO_1[16]
    SLICE_X30Y13.C5      net (fanout=1)        0.716   m23_0
    SLICE_X30Y13.C       Tilo                  0.204   acam_config_8(19)
                                                       data_bus_io_iobuf_RNO[16]
    Y7.O                 net (fanout=1)        2.989   N_1763_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     14.912ns (3.336ns logic, 11.576ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.099ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(13) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.901ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C1      net (fanout=27)       4.527   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0[13]
    SLICE_X36Y12.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(13)
    SLICE_X36Y12.A       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0_RNIN6MH2[13]
    AB6.O                net (fanout=1)        3.079   N_1766_i
    AB6.PAD              Tioop                 2.001   data_bus_io(13)
                                                       data_bus_io_iobuf[13]/OBUFT
                                                       data_bus_io(13)
    -------------------------------------------------  ---------------------------
    Total                                     14.901ns (3.320ns logic, 11.581ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  7.130ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(20) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.870ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(20)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C3      net (fanout=27)       4.189   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0[20]
    SLICE_X33Y18.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(20)
    SLICE_X33Y18.A       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0_RNILALH2[20]
    T10.O                net (fanout=1)        3.153   N_1759_i
    T10.PAD              Tioop                 2.001   data_bus_io(20)
                                                       data_bus_io_iobuf[20]/OBUFT
                                                       data_bus_io(20)
    -------------------------------------------------  ---------------------------
    Total                                     14.870ns (3.445ns logic, 11.425ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.146ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(12) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.854ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C1      net (fanout=27)       4.081   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0[12]
    SLICE_X35Y11.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(12)
    SLICE_X35Y11.A       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIHQLH2[12]
    AA6.O                net (fanout=1)        3.016   N_1767_i
    AA6.PAD              Tioop                 2.001   data_bus_io(12)
                                                       data_bus_io_iobuf[12]/OBUFT
                                                       data_bus_io(12)
    -------------------------------------------------  ---------------------------
    Total                                     14.854ns (3.428ns logic, 11.426ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  7.208ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(23) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.792ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(23)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C2      net (fanout=27)       4.167   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C       Tilo                  0.204   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_0[23]
    SLICE_X34Y17.A1      net (fanout=1)        0.474   data_engine_block.dat_o_0_iv_i_0(23)
    SLICE_X34Y17.A       Tilo                  0.203   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_a12_3_RNIB1I71[23]
    Y10.O                net (fanout=1)        2.942   N_5059_i
    Y10.PAD              Tioop                 2.001   data_bus_io(23)
                                                       data_bus_io_iobuf[23]/OBUFT
                                                       data_bus_io(23)
    -------------------------------------------------  ---------------------------
    Total                                     14.792ns (3.317ns logic, 11.475ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  7.212ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(18) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.788ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C1      net (fanout=27)       4.492   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y14.C       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0[18]
    SLICE_X32Y14.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(18)
    SLICE_X32Y14.A       Tilo                  0.205   acam_config_10(19)
                                                       data_engine_block.dat_o_0_iv_0_RNII3OH2[18]
    AA8.O                net (fanout=1)        3.001   N_1761_i
    AA8.PAD              Tioop                 2.001   data_bus_io(18)
                                                       data_bus_io_iobuf[18]/OBUFT
                                                       data_bus_io(18)
    -------------------------------------------------  ---------------------------
    Total                                     14.788ns (3.320ns logic, 11.468ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.227ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(16) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.773ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A4      net (fanout=27)       4.225   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X32Y16.A       Tilo                  0.205   acam_config_rdbk_5(15)
                                                       data_bus_io_iobuf_RNO_1[16]
    SLICE_X30Y13.C5      net (fanout=1)        0.716   m23_0
    SLICE_X30Y13.C       Tilo                  0.204   acam_config_8(19)
                                                       data_bus_io_iobuf_RNO[16]
    Y7.O                 net (fanout=1)        2.989   N_1763_i
    Y7.PAD               Tioop                 2.001   data_bus_io(16)
                                                       data_bus_io_iobuf[16]/OBUFT
                                                       data_bus_io(16)
    -------------------------------------------------  ---------------------------
    Total                                     14.773ns (3.319ns logic, 11.454ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  7.243ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(12) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.757ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C1      net (fanout=27)       4.081   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0[12]
    SLICE_X35Y11.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(12)
    SLICE_X35Y11.A       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIHQLH2[12]
    AA6.O                net (fanout=1)        3.016   N_1767_i
    AA6.PAD              Tioop                 2.001   data_bus_io(12)
                                                       data_bus_io_iobuf[12]/OBUFT
                                                       data_bus_io(12)
    -------------------------------------------------  ---------------------------
    Total                                     14.757ns (3.445ns logic, 11.312ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.269ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(20) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.731ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(20)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C3      net (fanout=27)       4.189   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y18.C       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0[20]
    SLICE_X33Y18.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(20)
    SLICE_X33Y18.A       Tilo                  0.259   acam_config_rdbk_10(23)
                                                       data_engine_block.dat_o_0_iv_0_RNILALH2[20]
    T10.O                net (fanout=1)        3.153   N_1759_i
    T10.PAD              Tioop                 2.001   data_bus_io(20)
                                                       data_bus_io_iobuf[20]/OBUFT
                                                       data_bus_io(20)
    -------------------------------------------------  ---------------------------
    Total                                     14.731ns (3.428ns logic, 11.303ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.281ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(14) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.719ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D6      net (fanout=27)       3.844   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D       Tilo                  0.259   acam_config_6(15)
                                                       data_engine_block.dat_o_0_iv_0[14]
    SLICE_X34Y12.C3      net (fanout=1)        0.492   data_engine_block.dat_o_0_iv_0(14)
    SLICE_X34Y12.C       Tilo                  0.204   acam_config_8(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIPIMH2[14]
    U9.O                 net (fanout=1)        3.118   N_1765_i
    U9.PAD               Tioop                 2.001   data_bus_io(14)
                                                       data_bus_io_iobuf[14]/OBUFT
                                                       data_bus_io(14)
    -------------------------------------------------  ---------------------------
    Total                                     14.719ns (3.373ns logic, 11.346ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  7.305ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(23) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.695ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(23)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C2      net (fanout=27)       4.167   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C       Tilo                  0.204   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_0[23]
    SLICE_X34Y17.A1      net (fanout=1)        0.474   data_engine_block.dat_o_0_iv_i_0(23)
    SLICE_X34Y17.A       Tilo                  0.203   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_a12_3_RNIB1I71[23]
    Y10.O                net (fanout=1)        2.942   N_5059_i
    Y10.PAD              Tioop                 2.001   data_bus_io(23)
                                                       data_bus_io_iobuf[23]/OBUFT
                                                       data_bus_io(23)
    -------------------------------------------------  ---------------------------
    Total                                     14.695ns (3.334ns logic, 11.361ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  7.375ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(12) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.625ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C1      net (fanout=27)       4.081   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0[12]
    SLICE_X35Y11.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(12)
    SLICE_X35Y11.A       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIHQLH2[12]
    AA6.O                net (fanout=1)        3.016   N_1767_i
    AA6.PAD              Tioop                 2.001   data_bus_io(12)
                                                       data_bus_io_iobuf[12]/OBUFT
                                                       data_bus_io(12)
    -------------------------------------------------  ---------------------------
    Total                                     14.625ns (3.445ns logic, 11.180ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  7.378ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(14) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.622ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D6      net (fanout=27)       3.844   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D       Tilo                  0.259   acam_config_6(15)
                                                       data_engine_block.dat_o_0_iv_0[14]
    SLICE_X34Y12.C3      net (fanout=1)        0.492   data_engine_block.dat_o_0_iv_0(14)
    SLICE_X34Y12.C       Tilo                  0.204   acam_config_8(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIPIMH2[14]
    U9.O                 net (fanout=1)        3.118   N_1765_i
    U9.PAD               Tioop                 2.001   data_bus_io(14)
                                                       data_bus_io_iobuf[14]/OBUFT
                                                       data_bus_io(14)
    -------------------------------------------------  ---------------------------
    Total                                     14.622ns (3.390ns logic, 11.232ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  7.437ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(23) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.563ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(23)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C2      net (fanout=27)       4.167   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C       Tilo                  0.204   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_0[23]
    SLICE_X34Y17.A1      net (fanout=1)        0.474   data_engine_block.dat_o_0_iv_i_0(23)
    SLICE_X34Y17.A       Tilo                  0.203   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_a12_3_RNIB1I71[23]
    Y10.O                net (fanout=1)        2.942   N_5059_i
    Y10.PAD              Tioop                 2.001   data_bus_io(23)
                                                       data_bus_io_iobuf[23]/OBUFT
                                                       data_bus_io(23)
    -------------------------------------------------  ---------------------------
    Total                                     14.563ns (3.334ns logic, 11.229ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  7.473ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(19) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.527ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y15.C2      net (fanout=27)       3.979   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y15.C       Tilo                  0.259   data_engine_block.dat_o_0_iv_2(19)
                                                       data_engine_block.dat_o_0_iv_0[19]
    SLICE_X33Y15.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(19)
    SLICE_X33Y15.A       Tilo                  0.259   data_engine_block.dat_o_0_iv_2(19)
                                                       data_engine_block.dat_o_0_iv_0_RNIJJOH2[19]
    AB8.O                net (fanout=1)        2.791   N_1760_i
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     14.527ns (3.428ns logic, 11.099ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  7.494ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          data_bus_io(13) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.506ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to data_bus_io(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X19Y19.C2      net (fanout=10)       1.887   data_engine_block.config_adr_counter(0)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    SLICE_X16Y23.C4      net (fanout=19)       1.279   acm_adr(0)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C1      net (fanout=27)       4.527   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y12.C       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0[13]
    SLICE_X36Y12.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_0(13)
    SLICE_X36Y12.A       Tilo                  0.205   data_engine_block.dat_o_0_iv_2(13)
                                                       data_engine_block.dat_o_0_iv_0_RNIN6MH2[13]
    AB6.O                net (fanout=1)        3.079   N_1766_i
    AB6.PAD              Tioop                 2.001   data_bus_io(13)
                                                       data_bus_io_iobuf[13]/OBUFT
                                                       data_bus_io(13)
    -------------------------------------------------  ---------------------------
    Total                                     14.506ns (3.283ns logic, 11.223ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  7.510ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          data_bus_io(14) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.490ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to data_bus_io(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D6      net (fanout=27)       3.844   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y12.D       Tilo                  0.259   acam_config_6(15)
                                                       data_engine_block.dat_o_0_iv_0[14]
    SLICE_X34Y12.C3      net (fanout=1)        0.492   data_engine_block.dat_o_0_iv_0(14)
    SLICE_X34Y12.C       Tilo                  0.204   acam_config_8(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIPIMH2[14]
    U9.O                 net (fanout=1)        3.118   N_1765_i
    U9.PAD               Tioop                 2.001   data_bus_io(14)
                                                       data_bus_io_iobuf[14]/OBUFT
                                                       data_bus_io(14)
    -------------------------------------------------  ---------------------------
    Total                                     14.490ns (3.390ns logic, 11.100ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  7.513ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(21) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.487ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(21)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y19.A1      net (fanout=27)       3.717   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y19.A       Tilo                  0.203   data_engine_block.dat_o_0_iv_i_0(21)
                                                       data_engine_block.dat_o_0_iv_i_0[21]
    SLICE_X35Y18.C5      net (fanout=1)        0.325   data_engine_block.dat_o_0_iv_i_0(21)
    SLICE_X35Y18.C       Tilo                  0.259   acam_config_8(23)
                                                       data_engine_block.data_config_decoding.acam_data_wr64_0_0_a2_lut6_2_RNI4JHR1
    U10.O                net (fanout=1)        3.181   N_5057_i
    U10.PAD              Tioop                 2.001   data_bus_io(21)
                                                       data_bus_io_iobuf[21]/OBUFT
                                                       data_bus_io(21)
    -------------------------------------------------  ---------------------------
    Total                                     14.487ns (3.372ns logic, 11.115ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.514ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(12) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.486ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C1      net (fanout=27)       4.081   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X35Y11.C       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0[12]
    SLICE_X35Y11.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(12)
    SLICE_X35Y11.A       Tilo                  0.259   acam_config_10(15)
                                                       data_engine_block.dat_o_0_iv_0_RNIHQLH2[12]
    AA6.O                net (fanout=1)        3.016   N_1767_i
    AA6.PAD              Tioop                 2.001   data_bus_io(12)
                                                       data_bus_io_iobuf[12]/OBUFT
                                                       data_bus_io(12)
    -------------------------------------------------  ---------------------------
    Total                                     14.486ns (3.428ns logic, 11.058ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.534ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          data_bus_io(15) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.466ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to data_bus_io(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y11.C5      net (fanout=27)       3.902   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X36Y11.C       Tilo                  0.205   acam_config_4(15)
                                                       data_engine_block.dat_o_0_iv_i_0[15]
    SLICE_X36Y11.A1      net (fanout=1)        0.451   data_engine_block.dat_o_0_iv_i_0(15)
    SLICE_X36Y11.A       Tilo                  0.205   acam_config_4(15)
                                                       data_engine_block.dat_o_0_iv_i_0_RNIB41N2[15]
    V9.O                 net (fanout=1)        2.901   N_5063_i
    V9.PAD               Tioop                 2.001   data_bus_io(15)
                                                       data_bus_io_iobuf[15]/OBUFT
                                                       data_bus_io(15)
    -------------------------------------------------  ---------------------------
    Total                                     14.466ns (3.320ns logic, 11.146ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  7.570ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          data_bus_io(19) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.430ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to data_bus_io(19)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y15.C2      net (fanout=27)       3.979   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X33Y15.C       Tilo                  0.259   data_engine_block.dat_o_0_iv_2(19)
                                                       data_engine_block.dat_o_0_iv_0[19]
    SLICE_X33Y15.A2      net (fanout=1)        0.437   data_engine_block.dat_o_0_iv_0(19)
    SLICE_X33Y15.A       Tilo                  0.259   data_engine_block.dat_o_0_iv_2(19)
                                                       data_engine_block.dat_o_0_iv_0_RNIJJOH2[19]
    AB8.O                net (fanout=1)        2.791   N_1760_i
    AB8.PAD              Tioop                 2.001   data_bus_io(19)
                                                       data_bus_io_iobuf[19]/OBUFT
                                                       data_bus_io(19)
    -------------------------------------------------  ---------------------------
    Total                                     14.430ns (3.445ns logic, 10.985ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  7.576ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          data_bus_io(23) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      14.424ns (Levels of Logic = 5)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to data_bus_io(23)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    SLICE_X16Y23.C2      net (fanout=12)       1.645   acm_adr(1)
    SLICE_X16Y23.C       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C2      net (fanout=27)       4.167   data_engine_block.un1_acam_config_rdbk_04_4_0
    SLICE_X34Y17.C       Tilo                  0.204   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_0[23]
    SLICE_X34Y17.A1      net (fanout=1)        0.474   data_engine_block.dat_o_0_iv_i_0(23)
    SLICE_X34Y17.A       Tilo                  0.203   data_engine_block.data_config_decoding.acam_data_wr64
                                                       data_engine_block.dat_o_0_iv_i_a12_3_RNIB1I71[23]
    Y10.O                net (fanout=1)        2.942   N_5059_i
    Y10.PAD              Tioop                 2.001   data_bus_io(23)
                                                       data_bus_io_iobuf[23]/OBUFT
                                                       data_bus_io(23)
    -------------------------------------------------  ---------------------------
    Total                                     14.424ns (3.317ns logic, 11.107ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1035_1 = MAXDELAY FROM TIMEGRP "from_1035_1" TO TIMEGRP 
"to_1035_0" 20 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1036_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1036_0" 22         ns;

 23 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.699ns.
--------------------------------------------------------------------------------
Slack:                  13.301ns (requirement - data path)
  Source:               data_engine_block.engine_st[0] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.699ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[0] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[0]
    SLICE_X17Y19.A2      net (fanout=13)       1.506   data_engine_block.engine_st(0)
    SLICE_X17Y19.AMUX    Tilo                  0.313   data_engine_block.data_config_decoding.acam_data_wr64_1
                                                       data_engine_block.data_config_decoding.acam_data_wr70_3_0_a2_lut6_2_o5
    Y15.O                net (fanout=24)       4.471   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (2.722ns logic, 5.977ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.369ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.631ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[2]
    SLICE_X15Y19.B3      net (fanout=4)        0.961   data_engine_block.engine_st(2)
    SLICE_X15Y19.B       Tilo                  0.259   N_1811
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X16Y23.D4      net (fanout=8)        0.826   N_427
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.631ns (2.873ns logic, 5.758ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.453ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[2] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.547ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[2] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.CQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[2]
    SLICE_X17Y19.A4      net (fanout=8)        1.354   data_engine_block.config_adr_counter(2)
    SLICE_X17Y19.AMUX    Tilo                  0.313   data_engine_block.data_config_decoding.acam_data_wr64_1
                                                       data_engine_block.data_config_decoding.acam_data_wr70_3_0_a2_lut6_2_o5
    Y15.O                net (fanout=24)       4.471   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.547ns (2.722ns logic, 5.825ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.496ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X15Y19.B5      net (fanout=5)        0.851   data_engine_block.engine_st(7)
    SLICE_X15Y19.B       Tilo                  0.259   N_1811
                                                       data_engine_block.acam_adr_cnst_i_a2[0]
    SLICE_X16Y23.D4      net (fanout=8)        0.826   N_427
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (2.856ns logic, 5.648ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  13.522ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X17Y19.A1      net (fanout=15)       1.302   data_engine_block.engine_st(6)
    SLICE_X17Y19.AMUX    Tilo                  0.313   data_engine_block.data_config_decoding.acam_data_wr64_1
                                                       data_engine_block.data_config_decoding.acam_data_wr70_3_0_a2_lut6_2_o5
    Y15.O                net (fanout=24)       4.471   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (2.705ns logic, 5.773ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  13.548ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.452ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X21Y17.A2      net (fanout=12)       2.247   data_engine_block.engine_st(5)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    U12.O                net (fanout=12)       3.500   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.452ns (2.705ns logic, 5.747ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  13.641ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.359ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[4]
    SLICE_X17Y19.A5      net (fanout=6)        1.183   data_engine_block.engine_st(4)
    SLICE_X17Y19.AMUX    Tilo                  0.313   data_engine_block.data_config_decoding.acam_data_wr64_1
                                                       data_engine_block.data_config_decoding.acam_data_wr70_3_0_a2_lut6_2_o5
    Y15.O                net (fanout=24)       4.471   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.359ns (2.705ns logic, 5.654ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  13.645ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.355ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X21Y17.A3      net (fanout=10)       2.133   data_engine_block.engine_st(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    U12.O                net (fanout=12)       3.500   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (2.722ns logic, 5.633ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  13.654ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(2) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.346ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X17Y19.A3      net (fanout=12)       1.170   data_engine_block.engine_st(5)
    SLICE_X17Y19.AMUX    Tilo                  0.313   data_engine_block.data_config_decoding.acam_data_wr64_1
                                                       data_engine_block.data_config_decoding.acam_data_wr70_3_0_a2_lut6_2_o5
    Y15.O                net (fanout=24)       4.471   acm_adr(2)
    Y15.PAD              Tioop                 2.001   address_o(2)
                                                       address_o_obuf[2]
                                                       address_o(2)
    -------------------------------------------------  ---------------------------
    Total                                      8.346ns (2.705ns logic, 5.641ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  13.777ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[1] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[1] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[1]
    SLICE_X21Y17.A1      net (fanout=11)       2.001   data_engine_block.config_adr_counter(1)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    U12.O                net (fanout=12)       3.500   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (2.722ns logic, 5.501ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.903ns (requirement - data path)
  Source:               data_engine_block.engine_st[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.097ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[3]
    SLICE_X10Y25.C1      net (fanout=3)        0.473   data_engine_block.engine_st(3)
    SLICE_X10Y25.C       Tilo                  0.204   data_engine_block.engine_st(9)
                                                       data_engine_block.acam_adr_cnst_i_a2_0_lut6_2_o6[3]
    SLICE_X16Y23.D5      net (fanout=1)        0.852   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.097ns (2.801ns logic, 5.296ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  13.916ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(1) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.084ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X21Y17.A5      net (fanout=15)       1.879   data_engine_block.engine_st(6)
    SLICE_X21Y17.AMUX    Tilo                  0.313   N_2395
                                                       acam_data_block.acam_data_stc_2_lut6_2_o5
    U12.O                net (fanout=12)       3.500   acm_adr(1)
    U12.PAD              Tioop                 2.001   address_o(1)
                                                       address_o_obuf[1]
                                                       address_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      8.084ns (2.705ns logic, 5.379ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  13.963ns (requirement - data path)
  Source:               data_engine_block.engine_st[8] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      8.037ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[8] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.DQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[8]
    SLICE_X16Y23.B3      net (fanout=6)        0.821   data_engine_block.engine_st(8)
    SLICE_X16Y23.B       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X16Y23.D1      net (fanout=1)        0.443   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      8.037ns (2.802ns logic, 5.235ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  14.041ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[0] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[0] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.AQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[0]
    SLICE_X19Y19.C2      net (fanout=10)       1.887   data_engine_block.config_adr_counter(0)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=19)       3.404   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (2.668ns logic, 5.291ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  14.083ns (requirement - data path)
  Source:               data_engine_block.engine_st[1] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.917ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[1] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[1]
    SLICE_X16Y23.B5      net (fanout=10)       0.684   data_engine_block.engine_st(1)
    SLICE_X16Y23.B       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr_cnst_i_a2_1_lut6_2_o6[3]
    SLICE_X16Y23.D1      net (fanout=1)        0.443   data_engine_block.acam_adr_cnst_i_a2_1(3)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (2.819ns logic, 5.098ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  14.094ns (requirement - data path)
  Source:               data_engine_block.engine_st[4] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.906ns (Levels of Logic = 3)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[4] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.BQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[4]
    SLICE_X10Y25.C4      net (fanout=6)        0.282   data_engine_block.engine_st(4)
    SLICE_X10Y25.C       Tilo                  0.204   data_engine_block.engine_st(9)
                                                       data_engine_block.acam_adr_cnst_i_a2_0_lut6_2_o6[3]
    SLICE_X16Y23.D5      net (fanout=1)        0.852   data_engine_block.acam_adr_cnst_i_a2_0(3)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.906ns (2.801ns logic, 5.105ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.339ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X16Y23.D2      net (fanout=12)       1.093   data_engine_block.engine_st(5)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (2.597ns logic, 5.064ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  14.391ns (requirement - data path)
  Source:               data_engine_block.engine_st[2] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.609ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[2] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CQ       Tcko                  0.408   data_engine_block.engine_st(2)
                                                       data_engine_block.engine_st[2]
    SLICE_X19Y19.C4      net (fanout=4)        1.537   data_engine_block.engine_st(2)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=19)       3.404   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.609ns (2.668ns logic, 4.941ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  14.398ns (requirement - data path)
  Source:               data_engine_block.engine_st[5] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[5] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(5)
                                                       data_engine_block.engine_st[5]
    SLICE_X19Y19.C6      net (fanout=12)       1.547   data_engine_block.engine_st(5)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=19)       3.404   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (2.651ns logic, 4.951ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  14.404ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.596ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X19Y19.C3      net (fanout=15)       1.541   data_engine_block.engine_st(6)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=19)       3.404   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (2.651ns logic, 4.945ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  14.581ns (requirement - data path)
  Source:               data_engine_block.config_adr_counter[3] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.419ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.config_adr_counter[3] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DQ       Tcko                  0.408   data_engine_block.config_adr_counter(3)
                                                       data_engine_block.config_adr_counter[3]
    SLICE_X16Y23.D6      net (fanout=8)        0.834   data_engine_block.config_adr_counter(3)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.419ns (2.614ns logic, 4.805ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  14.658ns (requirement - data path)
  Source:               data_engine_block.engine_st[6] (FF)
  Destination:          address_o(3) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.342ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[6] to address_o(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.AQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[6]
    SLICE_X16Y23.D3      net (fanout=15)       0.774   data_engine_block.engine_st(6)
    SLICE_X16Y23.D       Tilo                  0.205   acm_adr(3)
                                                       data_engine_block.acam_adr[3]
    AB15.O               net (fanout=22)       3.971   acm_adr(3)
    AB15.PAD             Tioop                 2.001   address_o(3)
                                                       address_o_obuf[3]
                                                       address_o(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (2.597ns logic, 4.745ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  14.803ns (requirement - data path)
  Source:               data_engine_block.engine_st[7] (FF)
  Destination:          address_o(0) (PAD)
  Requirement:          22.000ns
  Data Path Delay:      7.197ns (Levels of Logic = 2)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: data_engine_block.engine_st[7] to address_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.CQ      Tcko                  0.391   data_engine_block.engine_st(8)
                                                       data_engine_block.engine_st[7]
    SLICE_X19Y19.C5      net (fanout=5)        1.142   data_engine_block.engine_st(7)
    SLICE_X19Y19.C       Tilo                  0.259   acam_config_rdbk_5(11)
                                                       data_engine_block.acam_adr[0]
    T12.O                net (fanout=19)       3.404   acm_adr(0)
    T12.PAD              Tioop                 2.001   address_o(0)
                                                       address_o_obuf[0]
                                                       address_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (2.651ns logic, 4.546ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1037_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" THRU 
TIMEGRP         "thru_1037_0" TO TIMEGRP "tdc_clk_p_i_rise" 16 ns;

 13270 paths analyzed, 928 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.912ns.
--------------------------------------------------------------------------------
Slack:                  6.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.827ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X17Y7.A2       net (fanout=152)      4.034   csr_adr(2)
    SLICE_X17Y7.A        Tilo                  0.259   acam_config_rdbk_7(15)
                                                       reg_control_block.reg_dat_o_6_lut6_2_o6[13]
    SLICE_X24Y12.A3      net (fanout=1)        1.191   N_3753
    SLICE_X24Y12.A       Tilo                  0.205   acam_ififo2(15)
                                                       reg_control_block.reg_dat_o_25[13]
    SLICE_X33Y17.D2      net (fanout=1)        1.361   N_3090
    SLICE_X33Y17.D       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X44Y29.A6      net (fanout=1)        1.838   N_1549
    SLICE_X44Y29.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(13)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.827ns (1.403ns logic, 8.424ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  6.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.462 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X13Y15.C4      net (fanout=107)      4.656   csr_adr(4)
    SLICE_X13Y15.C       Tilo                  0.259   acam_config_9(11)
                                                       reg_control_block.reg_dat_o_19[10]
    SLICE_X13Y15.D5      net (fanout=1)        0.209   reg_control_block.reg_dat_o_19[10]/O
    SLICE_X13Y15.D       Tilo                  0.259   acam_config_9(11)
                                                       reg_control_block.reg_dat_o_28[10]
    SLICE_X19Y18.A3      net (fanout=1)        0.981   N_1447
    SLICE_X19Y18.A       Tilo                  0.259   N_1546
                                                       reg_control_block.reg_dat_o_29[10]
    SLICE_X19Y18.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[10]/O
    SLICE_X19Y18.D       Tilo                  0.259   N_1546
                                                       reg_control_block.reg_dat_o_31[10]
    SLICE_X32Y28.C3      net (fanout=1)        1.752   N_1546
    SLICE_X32Y28.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(10)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_183_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10]
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (1.768ns logic, 7.914ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  6.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X36Y13.A2      net (fanout=237)      4.907   csr_adr(1)
    SLICE_X36Y13.A       Tilo                  0.205   N_1002
                                                       reg_control_block.reg_dat_o_16[13]
    SLICE_X33Y17.A1      net (fanout=1)        1.177   N_1065
    SLICE_X33Y17.A       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_29[13]
    SLICE_X33Y17.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[13]/O
    SLICE_X33Y17.D       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X44Y29.A6      net (fanout=1)        1.838   N_1549
    SLICE_X44Y29.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(13)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.641ns (1.403ns logic, 8.238ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  6.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X34Y10.D1      net (fanout=107)      5.208   csr_adr(4)
    SLICE_X34Y10.D       Tilo                  0.203   N_1194
                                                       reg_control_block.reg_dat_o_20[14]
    SLICE_X32Y23.A4      net (fanout=1)        1.314   N_1194
    SLICE_X32Y23.A       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_29[14]
    SLICE_X32Y23.D3      net (fanout=1)        0.277   reg_control_block.reg_dat_o_29[14]/O
    SLICE_X32Y23.D       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X45Y30.B4      net (fanout=1)        1.320   N_1550
    SLICE_X45Y30.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(14)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.326ns logic, 8.119ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  6.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.387ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X24Y12.B3      net (fanout=234)      4.670   csr_adr(0)
    SLICE_X24Y12.B       Tilo                  0.205   acam_ififo2(15)
                                                       reg_control_block.reg_dat_o_18[13]
    SLICE_X24Y12.A5      net (fanout=1)        0.169   N_2999
    SLICE_X24Y12.A       Tilo                  0.205   acam_ififo2(15)
                                                       reg_control_block.reg_dat_o_25[13]
    SLICE_X33Y17.D2      net (fanout=1)        1.361   N_3090
    SLICE_X33Y17.D       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X44Y29.A6      net (fanout=1)        1.838   N_1549
    SLICE_X44Y29.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(13)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (1.349ns logic, 8.038ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  6.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.462 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X13Y15.D2      net (fanout=107)      4.787   csr_adr(4)
    SLICE_X13Y15.D       Tilo                  0.259   acam_config_9(11)
                                                       reg_control_block.reg_dat_o_28[10]
    SLICE_X19Y18.A3      net (fanout=1)        0.981   N_1447
    SLICE_X19Y18.A       Tilo                  0.259   N_1546
                                                       reg_control_block.reg_dat_o_29[10]
    SLICE_X19Y18.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[10]/O
    SLICE_X19Y18.D       Tilo                  0.259   N_1546
                                                       reg_control_block.reg_dat_o_31[10]
    SLICE_X32Y28.C3      net (fanout=1)        1.752   N_1546
    SLICE_X32Y28.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(10)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_183_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[10]
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (1.509ns logic, 7.836ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  6.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          reg_control_block.acam_config_6[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.489 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to reg_control_block.acam_config_6[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X28Y22.A3      net (fanout=104)      2.974   csr_adr(3)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X21Y36.B3      net (fanout=6)        1.980   N_1736_2
    SLICE_X21Y36.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       reg_control_block.un1_acam_config_04_4
    SLICE_X33Y12.CE      net (fanout=8)        3.121   N_1734
    SLICE_X33Y12.CLK     Tceck                 0.340   acam_config_6(15)
                                                       reg_control_block.acam_config_6[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.270ns (1.195ns logic, 8.075ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          reg_control_block.acam_config_6[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.489 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to reg_control_block.acam_config_6[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X28Y22.A3      net (fanout=104)      2.974   csr_adr(3)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X21Y36.B3      net (fanout=6)        1.980   N_1736_2
    SLICE_X21Y36.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       reg_control_block.un1_acam_config_04_4
    SLICE_X33Y12.CE      net (fanout=8)        3.121   N_1734
    SLICE_X33Y12.CLK     Tceck                 0.324   acam_config_6(15)
                                                       reg_control_block.acam_config_6[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (1.179ns logic, 8.075ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  6.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          reg_control_block.acam_config_6[15] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.489 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to reg_control_block.acam_config_6[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X28Y22.A3      net (fanout=104)      2.974   csr_adr(3)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X21Y36.B3      net (fanout=6)        1.980   N_1736_2
    SLICE_X21Y36.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       reg_control_block.un1_acam_config_04_4
    SLICE_X33Y12.CE      net (fanout=8)        3.121   N_1734
    SLICE_X33Y12.CLK     Tceck                 0.316   acam_config_6(15)
                                                       reg_control_block.acam_config_6[15]
    -------------------------------------------------  ---------------------------
    Total                                      9.246ns (1.171ns logic, 8.075ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  6.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          reg_control_block.acam_config_6[12] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.489 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to reg_control_block.acam_config_6[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X28Y22.A3      net (fanout=104)      2.974   csr_adr(3)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X21Y36.B3      net (fanout=6)        1.980   N_1736_2
    SLICE_X21Y36.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       reg_control_block.un1_acam_config_04_4
    SLICE_X33Y12.CE      net (fanout=8)        3.121   N_1734
    SLICE_X33Y12.CLK     Tceck                 0.295   acam_config_6(15)
                                                       reg_control_block.acam_config_6[12]
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (1.150ns logic, 8.075ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  6.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[22] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.208ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.496 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X23Y55.CE      net (fanout=9)        1.844   N_1743
    SLICE_X23Y55.CLK     Tceck                 0.340   window_delay(23)
                                                       reg_control_block.start_phase[22]
    -------------------------------------------------  ---------------------------
    Total                                      9.208ns (1.193ns logic, 8.015ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  6.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[4] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.483 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X30Y51.CE      net (fanout=9)        1.839   N_1743
    SLICE_X30Y51.CLK     Tceck                 0.331   window_delay(7)
                                                       reg_control_block.start_phase[4]
    -------------------------------------------------  ---------------------------
    Total                                      9.194ns (1.184ns logic, 8.010ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  6.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[21] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.192ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.496 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X23Y55.CE      net (fanout=9)        1.844   N_1743
    SLICE_X23Y55.CLK     Tceck                 0.324   window_delay(23)
                                                       reg_control_block.start_phase[21]
    -------------------------------------------------  ---------------------------
    Total                                      9.192ns (1.177ns logic, 8.015ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  6.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[30] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.189ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.498 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[30]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X25Y57.CE      net (fanout=9)        1.825   N_1743
    SLICE_X25Y57.CLK     Tceck                 0.340   window_delay(31)
                                                       reg_control_block.start_phase[30]
    -------------------------------------------------  ---------------------------
    Total                                      9.189ns (1.193ns logic, 7.996ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  6.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[23] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.496 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X23Y55.CE      net (fanout=9)        1.844   N_1743
    SLICE_X23Y55.CLK     Tceck                 0.316   window_delay(23)
                                                       reg_control_block.start_phase[23]
    -------------------------------------------------  ---------------------------
    Total                                      9.184ns (1.169ns logic, 8.015ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[29] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.498 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X25Y57.CE      net (fanout=9)        1.825   N_1743
    SLICE_X25Y57.CLK     Tceck                 0.324   window_delay(31)
                                                       reg_control_block.start_phase[29]
    -------------------------------------------------  ---------------------------
    Total                                      9.173ns (1.177ns logic, 7.996ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[6] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.483 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X30Y51.CE      net (fanout=9)        1.839   N_1743
    SLICE_X30Y51.CLK     Tceck                 0.295   window_delay(7)
                                                       reg_control_block.start_phase[6]
    -------------------------------------------------  ---------------------------
    Total                                      9.158ns (1.148ns logic, 8.010ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  6.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[7] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.154ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.483 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X30Y51.CE      net (fanout=9)        1.839   N_1743
    SLICE_X30Y51.CLK     Tceck                 0.291   window_delay(7)
                                                       reg_control_block.start_phase[7]
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (1.144ns logic, 8.010ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  6.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[20] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.163ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.496 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X23Y55.CE      net (fanout=9)        1.844   N_1743
    SLICE_X23Y55.CLK     Tceck                 0.295   window_delay(23)
                                                       reg_control_block.start_phase[20]
    -------------------------------------------------  ---------------------------
    Total                                      9.163ns (1.148ns logic, 8.015ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  6.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[31] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.165ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.498 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X25Y57.CE      net (fanout=9)        1.825   N_1743
    SLICE_X25Y57.CLK     Tceck                 0.316   window_delay(31)
                                                       reg_control_block.start_phase[31]
    -------------------------------------------------  ---------------------------
    Total                                      9.165ns (1.169ns logic, 7.996ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack:                  6.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X35Y17.A5      net (fanout=234)      5.083   csr_adr(0)
    SLICE_X35Y17.A       Tilo                  0.259   acam_config_3(23)
                                                       reg_control_block.reg_dat_o_16[23]
    SLICE_X32Y25.B5      net (fanout=1)        1.069   N_1075
    SLICE_X32Y25.B       Tilo                  0.205   N_1559
                                                       reg_control_block.reg_dat_o_26[23]
    SLICE_X32Y25.A5      net (fanout=1)        0.169   reg_control_block.reg_dat_o_26[23]/O
    SLICE_X32Y25.A       Tilo                  0.205   N_1559
                                                       reg_control_block.reg_dat_o_29[23]
    SLICE_X32Y25.D5      net (fanout=1)        0.305   reg_control_block.reg_dat_o_29[23]/O
    SLICE_X32Y25.D       Tilo                  0.205   N_1559
                                                       reg_control_block.reg_dat_o_31[23]
    SLICE_X32Y34.B4      net (fanout=1)        0.892   N_1559
    SLICE_X32Y34.CLK     Tas                   0.341   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(23)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_55_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[23]
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (1.606ns logic, 7.518ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[5] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.139ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.483 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X30Y51.CE      net (fanout=9)        1.839   N_1743
    SLICE_X30Y51.CLK     Tceck                 0.276   window_delay(7)
                                                       reg_control_block.start_phase[5]
    -------------------------------------------------  ---------------------------
    Total                                      9.139ns (1.129ns logic, 8.010ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  6.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          reg_control_block.start_phase[28] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.498 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to reg_control_block.start_phase[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X14Y14.A5      net (fanout=152)      3.358   csr_adr(2)
    SLICE_X14Y14.A       Tilo                  0.203   acam_config_rdbk_2(31)
                                                       reg_control_block.un1_acam_config_04_13_3_lut6_2_o6
    SLICE_X25Y36.A2      net (fanout=2)        2.813   N_1736_3
    SLICE_X25Y36.A       Tilo                  0.259   acam_config_rdbk_6(15)
                                                       reg_control_block.un1_acam_config_04_13
    SLICE_X25Y57.CE      net (fanout=9)        1.825   N_1743
    SLICE_X25Y57.CLK     Tceck                 0.295   window_delay(31)
                                                       reg_control_block.start_phase[28]
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (1.148ns logic, 7.996ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack:                  6.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X35Y13.D2      net (fanout=237)      4.962   csr_adr(1)
    SLICE_X35Y13.D       Tilo                  0.259   acam_status(15)
                                                       reg_control_block.reg_dat_o_28[13]
    SLICE_X33Y17.A6      net (fanout=1)        0.526   N_1450
    SLICE_X33Y17.A       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_29[13]
    SLICE_X33Y17.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[13]/O
    SLICE_X33Y17.D       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X44Y29.A6      net (fanout=1)        1.838   N_1549
    SLICE_X44Y29.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(13)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.099ns (1.457ns logic, 7.642ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.096ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.461 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[2] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]
    SLICE_X17Y7.B4       net (fanout=152)      3.924   csr_adr(2)
    SLICE_X17Y7.B        Tilo                  0.259   acam_config_rdbk_7(15)
                                                       reg_control_block.reg_dat_o_6_lut6_2_o6[14]
    SLICE_X24Y12.C4      net (fanout=1)        1.101   N_3754
    SLICE_X24Y12.C       Tilo                  0.205   acam_ififo2(15)
                                                       reg_control_block.reg_dat_o_25[14]
    SLICE_X32Y23.D5      net (fanout=1)        1.369   N_3091
    SLICE_X32Y23.D       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X45Y30.B4      net (fanout=1)        1.320   N_1550
    SLICE_X45Y30.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(14)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (1.382ns logic, 7.714ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  6.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[16] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.460 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[0] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]
    SLICE_X20Y8.B5       net (fanout=234)      5.344   csr_adr(0)
    SLICE_X20Y8.B        Tilo                  0.205   acam_ififo2(19)
                                                       reg_control_block.reg_dat_o_18_RNIK8GI[16]
    SLICE_X32Y18.D5      net (fanout=1)        1.719   N_3243
    SLICE_X32Y18.D       Tilo                  0.205   acam_config_rdbk_5(19)
                                                       reg_control_block.un1_acam_config_04_7_5_0_lut6_2_RNIRJ2I7
    SLICE_X33Y27.A3      net (fanout=1)        0.905   N_3257
    SLICE_X33Y27.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(19)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_62_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[16]
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (1.123ns logic, 7.968ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] (FF)
  Destination:          reg_control_block.in_en_ctrl[7] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.473 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[3] to reg_control_block.in_en_ctrl[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]
    SLICE_X28Y22.A3      net (fanout=104)      2.974   csr_adr(3)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X25Y41.D4      net (fanout=6)        1.918   N_1736_2
    SLICE_X25Y41.D       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din(47)
                                                       reg_control_block.un1_acam_config_04_11
    SLICE_X43Y56.CE      net (fanout=10)       3.038   N_1741
    SLICE_X43Y56.CLK     Tceck                 0.316   in_en_ctrl(7)
                                                       reg_control_block.in_en_ctrl[7]
    -------------------------------------------------  ---------------------------
    Total                                      9.101ns (1.171ns logic, 7.930ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  6.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.076ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.461 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X37Y15.A1      net (fanout=237)      4.960   csr_adr(1)
    SLICE_X37Y15.A       Tilo                  0.259   acam_config_1(15)
                                                       reg_control_block.reg_dat_o_16[14]
    SLICE_X32Y23.B6      net (fanout=1)        0.763   N_1066
    SLICE_X32Y23.B       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_26[14]
    SLICE_X32Y23.A5      net (fanout=1)        0.169   reg_control_block.reg_dat_o_26[14]/O
    SLICE_X32Y23.A       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_29[14]
    SLICE_X32Y23.D3      net (fanout=1)        0.277   reg_control_block.reg_dat_o_29[14]/O
    SLICE_X32Y23.D       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X45Y30.B4      net (fanout=1)        1.320   N_1550
    SLICE_X45Y30.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(14)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.076ns (1.587ns logic, 7.489ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.461 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X35Y12.C2      net (fanout=107)      4.799   csr_adr(4)
    SLICE_X35Y12.C       Tilo                  0.259   acam_config_5(15)
                                                       reg_control_block.reg_dat_o_29_RNO[14]
    SLICE_X32Y23.A1      net (fanout=1)        1.291   N_817
    SLICE_X32Y23.A       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_29[14]
    SLICE_X32Y23.D3      net (fanout=1)        0.277   reg_control_block.reg_dat_o_29[14]/O
    SLICE_X32Y23.D       Tilo                  0.205   acam_config_rdbk_5(23)
                                                       reg_control_block.reg_dat_o_31[14]
    SLICE_X45Y30.B4      net (fanout=1)        1.320   N_1550
    SLICE_X45Y30.CLK     Tas                   0.322   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(14)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_179_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.069ns (1.382ns logic, 7.687ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] (FF)
  Destination:          reg_control_block.one_hz_phase[24] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.480 - 0.510)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[1] to reg_control_block.one_hz_phase[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.391   csr_adr(3)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]
    SLICE_X25Y14.D3      net (fanout=237)      3.799   csr_adr(1)
    SLICE_X25Y14.D       Tilo                  0.259   acam_config_rdbk_1(31)
                                                       reg_control_block.clear_ctrl_regc_9_lut6_2_o6
    SLICE_X22Y31.A4      net (fanout=2)        1.780   N_1744_3
    SLICE_X22Y31.A       Tilo                  0.203   N_1744
                                                       reg_control_block.un1_acam_config_04_14
    SLICE_X12Y46.CE      net (fanout=8)        2.308   N_1744
    SLICE_X12Y46.CLK     Tceck                 0.335   pulse_delay(27)
                                                       reg_control_block.one_hz_phase[24]
    -------------------------------------------------  ---------------------------
    Total                                      9.075ns (1.188ns logic, 7.887ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  6.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          reg_control_block.acam_config_6[14] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.083ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.489 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to reg_control_block.acam_config_6[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X28Y22.A1      net (fanout=107)      2.787   csr_adr(4)
    SLICE_X28Y22.A       Tilo                  0.205   reg_control_block.un1_acam_config_04_7_5_0
                                                       reg_control_block.un1_acam_config_04_11_2_lut6_2_o6
    SLICE_X21Y36.B3      net (fanout=6)        1.980   N_1736_2
    SLICE_X21Y36.B       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.wb_cyc_t
                                                       reg_control_block.un1_acam_config_04_4
    SLICE_X33Y12.CE      net (fanout=8)        3.121   N_1734
    SLICE_X33Y12.CLK     Tceck                 0.340   acam_config_6(15)
                                                       reg_control_block.acam_config_6[14]
    -------------------------------------------------  ---------------------------
    Total                                      9.083ns (1.195ns logic, 7.888ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  6.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13] (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.048ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.460 - 0.502)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.wb_adr_t[4] to gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.AQ      Tcko                  0.391   csr_adr(7)
                                                       gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]
    SLICE_X35Y13.C3      net (fanout=107)      4.443   csr_adr(4)
    SLICE_X35Y13.C       Tilo                  0.259   acam_status(15)
                                                       reg_control_block.reg_dat_o_19[13]
    SLICE_X35Y13.D5      net (fanout=1)        0.209   reg_control_block.reg_dat_o_19[13]/O
    SLICE_X35Y13.D       Tilo                  0.259   acam_status(15)
                                                       reg_control_block.reg_dat_o_28[13]
    SLICE_X33Y17.A6      net (fanout=1)        0.526   N_1450
    SLICE_X33Y17.A       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_29[13]
    SLICE_X33Y17.D3      net (fanout=1)        0.316   reg_control_block.reg_dat_o_29[13]/O
    SLICE_X33Y17.D       Tilo                  0.259   N_1549
                                                       reg_control_block.reg_dat_o_31[13]
    SLICE_X44Y29.A6      net (fanout=1)        1.838   N_1549
    SLICE_X44Y29.CLK     Tas                   0.289   gnum_interface_block.cmp_wbmaster32.wb_dat_i_t(13)
                                                       gnum_interface_block.cmp_wbmaster32.p_din_mux.un26_s_wb_dat_i_muxed.N_180_i
                                                       gnum_interface_block.cmp_wbmaster32.wb_dat_i_t[13]
    -------------------------------------------------  ---------------------------
    Total                                      9.048ns (1.716ns logic, 7.332ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_1038_0 = MAXDELAY FROM TIMEGRP "tdc_clk_p_i_rise" TO 
TIMEGRP "to_1038_0" 14         ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.154ns.
--------------------------------------------------------------------------------
Slack:                  10.846ns (requirement - data path)
  Source:               acam_timing_block.start_from_fpga (FF)
  Destination:          start_from_fpga_o (PAD)
  Requirement:          14.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: acam_timing_block.start_from_fpga to start_from_fpga_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X24Y1.OQ      Tockq                 0.842   start_from_fpga_o_c
                                                       acam_timing_block.start_from_fpga
    W17.O                net (fanout=1)        0.311   start_from_fpga_o_c
    W17.PAD              Tioop                 2.001   start_from_fpga_o
                                                       start_from_fpga_o_obuf
                                                       start_from_fpga_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1039_0_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.001ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          spec_aux3_o_1 (FF)
  Data Path Delay:      4.001ns (Levels of Logic = 2)
  Destination Clock:    spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to spec_aux3_o_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    C22.I                   Tiopi                 1.150   spec_aux0_i
                                                          spec_aux0_i
                                                          spec_aux0_i_ibuf
                                                          ProtoComp354.IMUX.31
    ILOGIC_X27Y90.D         net (fanout=1)        0.117   spec_aux0_i_c_direct
    ILOGIC_X27Y90.FABRICOUT Tidi                  0.942   spec_aux0_i_c
                                                          ProtoComp385.D2OBYP_SRC
    OLOGIC_X27Y85.D1        net (fanout=1)        0.989   spec_aux0_i_c
    OLOGIC_X27Y85.CLK0      Todck                 0.803   spec_aux2_o_c
                                                          spec_aux3_o_1
    ----------------------------------------------------  ---------------------------
    Total                                         4.001ns (2.895ns logic, 1.106ns route)
                                                          (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Delay:                  2.453ns (data path)
  Source:               spec_aux0_i (PAD)
  Destination:          spec_aux3_o_1_oreg (FF)
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Destination Clock:    spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux0_i to spec_aux3_o_1_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 1.150   spec_aux0_i
                                                       spec_aux0_i
                                                       spec_aux0_i_ibuf
                                                       ProtoComp354.IMUX.31
    ILOGIC_X27Y90.D      net (fanout=1)        0.117   spec_aux0_i_c_direct
    ILOGIC_X27Y90.CLK0   Tidock                1.186   spec_aux0_i_c
                                                       ProtoComp385.D2OFFBYP_SRC
                                                       spec_aux3_o_1_oreg
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (2.336ns logic, 0.117ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1040_0_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.098ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          spec_aux5_o_1 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to spec_aux5_o_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    D21.I                   Tiopi                 1.150   spec_aux1_i
                                                          spec_aux1_i
                                                          spec_aux1_i_ibuf
                                                          ProtoComp354.IMUX.32
    ILOGIC_X27Y87.D         net (fanout=1)        0.184   spec_aux1_i_c_direct
    ILOGIC_X27Y87.FABRICOUT Tidi                  0.942   spec_aux1_i_c
                                                          ProtoComp385.D2OBYP_SRC.1
    OLOGIC_X27Y115.D1       net (fanout=1)        2.019   spec_aux1_i_c
    OLOGIC_X27Y115.CLK0     Todck                 0.803   spec_aux4_o_c
                                                          spec_aux5_o_1
    ----------------------------------------------------  ---------------------------
    Total                                         5.098ns (2.895ns logic, 2.203ns route)
                                                          (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Delay:                  2.520ns (data path)
  Source:               spec_aux1_i (PAD)
  Destination:          spec_aux5_o_1_oreg (FF)
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Destination Clock:    clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux1_i to spec_aux5_o_1_oreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D21.I                Tiopi                 1.150   spec_aux1_i
                                                       spec_aux1_i
                                                       spec_aux1_i_ibuf
                                                       ProtoComp354.IMUX.32
    ILOGIC_X27Y87.D      net (fanout=1)        0.184   spec_aux1_i_c_direct
    ILOGIC_X27Y87.CLK0   Tidock                1.186   spec_aux1_i_c
                                                       ProtoComp385.D2OFFBYP_SRC.1
                                                       spec_aux5_o_1_oreg
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (2.336ns logic, 0.184ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1041_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.056ns (data path)
  Source:               spec_aux3_o_1 (FF)
  Destination:          spec_aux2_o (PAD)
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux3_o_1 to spec_aux2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y85.OQ     Tockq                 0.842   spec_aux2_o_c
                                                       spec_aux3_o_1
    G19.O                net (fanout=1)        0.233   spec_aux2_o_c
    G19.PAD              Tioop                 1.981   spec_aux2_o
                                                       spec_aux2_o_obuf
                                                       spec_aux2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (2.823ns logic, 0.233ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1042_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.923ns (data path)
  Source:               spec_aux3_o_1_oreg (FF)
  Destination:          spec_aux3_o (PAD)
  Data Path Delay:      4.923ns (Levels of Logic = 1)
  Source Clock:         spec_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux3_o_1_oreg to spec_aux3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y90.Q4     Tickq                 0.992   spec_aux0_i_c
                                                       spec_aux3_o_1_oreg
    F20.O                net (fanout=1)        1.950   spec_aux3_o_1_oreg
    F20.PAD              Tioop                 1.981   spec_aux3_o
                                                       spec_aux3_o_obuf
                                                       spec_aux3_o
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (2.973ns logic, 1.950ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1043_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.056ns (data path)
  Source:               spec_aux5_o_1 (FF)
  Destination:          spec_aux4_o (PAD)
  Data Path Delay:      3.056ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux5_o_1 to spec_aux4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y115.OQ    Tockq                 0.842   spec_aux4_o_c
                                                       spec_aux5_o_1
    F18.O                net (fanout=1)        0.233   spec_aux4_o_c
    F18.PAD              Tioop                 1.981   spec_aux4_o
                                                       spec_aux4_o_obuf
                                                       spec_aux4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (2.823ns logic, 0.233ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1044_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.574ns (data path)
  Source:               spec_aux5_o_1_oreg (FF)
  Destination:          spec_aux5_o (PAD)
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_aux5_o_1_oreg to spec_aux5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y87.Q4     Tickq                 0.992   spec_aux1_i_c
                                                       spec_aux5_o_1_oreg
    C20.O                net (fanout=1)        1.601   spec_aux5_o_1_oreg
    C20.PAD              Tioop                 1.981   spec_aux5_o
                                                       spec_aux5_o_obuf
                                                       spec_aux5_o
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (2.973ns logic, 1.601ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1045_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.293ns (data path)
  Source:               spec_led_green_o (FF)
  Destination:          spec_led_green_o (PAD)
  Data Path Delay:      9.293ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_green_o to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X26Y116.Q4    Tickq                 0.992   spec_led_green_o_c
                                                       spec_led_green_o
    E5.O                 net (fanout=1)        6.300   spec_led_green_o_c
    E5.PAD               Tioop                 2.001   spec_led_green_o
                                                       spec_led_green_o_obuf
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      9.293ns (2.993ns logic, 6.300ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1046_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               spec_led_red_o (FF)
  Destination:          spec_led_red_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: spec_led_red_o to spec_led_red_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y116.OQ     Tockq                 0.842   spec_led_red_o_c
                                                       spec_led_red_o
    D5.O                 net (fanout=1)        0.362   spec_led_red_o_c
    D5.PAD               Tioop                 2.001   spec_led_red_o
                                                       spec_led_red_o_obuf
                                                       spec_led_red_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1047_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_status_o (FF)
  Destination:          tdc_led_status_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_status_o to tdc_led_status_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X17Y0.OQ      Tockq                 0.842   tdc_led_status_o_c
                                                       tdc_led_status_o
    W13.O                net (fanout=1)        0.311   tdc_led_status_o_c
    W13.PAD              Tioop                 2.001   tdc_led_status_o
                                                       tdc_led_status_o_obuf
                                                       tdc_led_status_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1048_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig1_o (FF)
  Destination:          tdc_led_trig1_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig1_o to tdc_led_trig1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X16Y1.OQ      Tockq                 0.842   tdc_led_trig1_o_c
                                                       tdc_led_trig1_o
    W14.O                net (fanout=1)        0.311   tdc_led_trig1_o_c
    W14.PAD              Tioop                 2.001   tdc_led_trig1_o
                                                       tdc_led_trig1_o_obuf
                                                       tdc_led_trig1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1049_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig2_o (FF)
  Destination:          tdc_led_trig2_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig2_o to tdc_led_trig2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X16Y0.OQ      Tockq                 0.842   tdc_led_trig2_o_c
                                                       tdc_led_trig2_o
    Y14.O                net (fanout=1)        0.311   tdc_led_trig2_o_c
    Y14.PAD              Tioop                 2.001   tdc_led_trig2_o
                                                       tdc_led_trig2_o_obuf
                                                       tdc_led_trig2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1050_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig3_o (FF)
  Destination:          tdc_led_trig3_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig3_o to tdc_led_trig3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y1.OQ      Tockq                 0.842   tdc_led_trig3_o_c
                                                       tdc_led_trig3_o
    Y16.O                net (fanout=1)        0.311   tdc_led_trig3_o_c
    Y16.PAD              Tioop                 2.001   tdc_led_trig3_o
                                                       tdc_led_trig3_o_obuf
                                                       tdc_led_trig3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1051_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.154ns (data path)
  Source:               tdc_led_trig4_o (FF)
  Destination:          tdc_led_trig4_o (PAD)
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig4_o to tdc_led_trig4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X18Y0.OQ      Tockq                 0.842   tdc_led_trig4_o_c
                                                       tdc_led_trig4_o
    W15.O                net (fanout=1)        0.311   tdc_led_trig4_o_c
    W15.PAD              Tioop                 2.001   tdc_led_trig4_o
                                                       tdc_led_trig4_o_obuf
                                                       tdc_led_trig4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1052_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.205ns (data path)
  Source:               tdc_led_trig5_o (FF)
  Destination:          tdc_led_trig5_o (PAD)
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: tdc_led_trig5_o to tdc_led_trig5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y3.OQ      Tockq                 0.842   tdc_led_trig5_o_c
                                                       tdc_led_trig5_o
    V17.O                net (fanout=1)        0.362   tdc_led_trig5_o_c
    V17.PAD              Tioop                 2.001   tdc_led_trig5_o
                                                       tdc_led_trig5_o_obuf
                                                       tdc_led_trig5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_1053_0_path" TIG;

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.521ns (data path)
  Source:               gnum_interface_block.cmp_dma_controller.dma_error_irq (FF)
  Destination:          irq_p_o (PAD)
  Data Path Delay:      9.521ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_error_irq to irq_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y59.AQ      Tcko                  0.408   dma_irq(1)
                                                       gnum_interface_block.cmp_dma_controller.dma_error_irq
    SLICE_X33Y58.D2      net (fanout=1)        0.822   dma_irq(1)
    SLICE_X33Y58.DMUX    Tilo                  0.313   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irqe_lut6_2_o5
    U16.O                net (fanout=1)        5.977   N_3568_i
    U16.PAD              Tioop                 2.001   irq_p_o
                                                       irq_p_o_obuf
                                                       irq_p_o
    -------------------------------------------------  ---------------------------
    Total                                      9.521ns (2.722ns logic, 6.799ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  9.085ns (data path)
  Source:               gnum_interface_block.cmp_dma_controller.dma_done_irq (FF)
  Destination:          irq_p_o (PAD)
  Data Path Delay:      9.085ns (Levels of Logic = 2)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_dma_controller.dma_done_irq to irq_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.DQ      Tcko                  0.391   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irq
    SLICE_X33Y58.D4      net (fanout=1)        0.403   dma_irq(0)
    SLICE_X33Y58.DMUX    Tilo                  0.313   dma_irq(0)
                                                       gnum_interface_block.cmp_dma_controller.dma_done_irqe_lut6_2_o5
    U16.O                net (fanout=1)        5.977   N_3568_i
    U16.PAD              Tioop                 2.001   irq_p_o
                                                       irq_p_o_obuf
                                                       irq_p_o
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (2.705ns logic, 6.380ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_un1_cmp_clk_in = PERIOD TIMEGRP      
   "gnum_interface_block_un1_cmp_clk_in"         
TS_gnum_interface_block_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "gnum_interface_block_cmp_clk_in_rx_pllout_x1_0"         
TS_gnum_interface_block_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 28222 paths analyzed, 9884 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.526ns.
--------------------------------------------------------------------------------
Slack:                  -0.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.rx_error_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.366ns (0.947 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y45.B6      net (fanout=3)        0.346   gnum_interface_block.rst_reg
    SLICE_X51Y45.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write(7)
                                                       gnum_interface_block.rst_reg_RNIJR32
    OLOGIC_X27Y92.SR     net (fanout=847)      4.182   gnum_interface_block.rst_reg_i
    OLOGIC_X27Y92.CLK0   Torsrck               0.542   rx_error_o_c
                                                       gnum_interface_block.cmp_p2l_dma_master.rx_error_o
    -------------------------------------------------  ---------------------------
    Total                                      5.817ns (1.289ns logic, 4.528ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.479 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X15Y45.A4      net (fanout=235)      4.084   gnum_interface_block.next_item_valid
    SLICE_X15Y45.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_nextl_reg(27)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[24]
                                                       gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24]
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (0.769ns logic, 4.084ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.506 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X11Y49.B4      net (fanout=235)      4.082   gnum_interface_block.next_item_valid
    SLICE_X11Y49.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_hstarth_reg(23)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[21]
                                                       gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21]
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (0.769ns logic, 4.082ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.810ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.480 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] to gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.AMUX    Tshcko                0.455   gnum_interface_block.cmp_p2l_dma_master.m11_0_4
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]
    SLICE_X28Y52.A1      net (fanout=10)       1.775   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(2)
    SLICE_X28Y52.A       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa_0_a2
    SLICE_X15Y46.CE      net (fanout=8)        2.035   gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa
    SLICE_X15Y46.CLK     Tceck                 0.340   gnum_interface_block.next_item_next_l(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.000ns logic, 3.810ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.480 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] to gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.AMUX    Tshcko                0.455   gnum_interface_block.cmp_p2l_dma_master.m11_0_4
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]
    SLICE_X28Y52.A1      net (fanout=10)       1.775   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(2)
    SLICE_X28Y52.A       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa_0_a2
    SLICE_X15Y46.CE      net (fanout=8)        2.035   gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa
    SLICE_X15Y46.CLK     Tceck                 0.324   gnum_interface_block.next_item_next_l(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25]
    -------------------------------------------------  ---------------------------
    Total                                      4.794ns (0.984ns logic, 3.810ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.479 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X15Y45.D5      net (fanout=235)      4.020   gnum_interface_block.next_item_valid
    SLICE_X15Y45.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_nextl_reg(27)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[27]
                                                       gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (0.769ns logic, 4.020ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.506 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X11Y49.A3      net (fanout=235)      4.046   gnum_interface_block.next_item_valid
    SLICE_X11Y49.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_hstarth_reg(23)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4_i_m2[20]
                                                       gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (0.769ns logic, 4.046ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.480 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] to gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.AMUX    Tshcko                0.455   gnum_interface_block.cmp_p2l_dma_master.m11_0_4
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]
    SLICE_X28Y52.A1      net (fanout=10)       1.775   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(2)
    SLICE_X28Y52.A       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa_0_a2
    SLICE_X15Y46.CE      net (fanout=8)        2.035   gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa
    SLICE_X15Y46.CLK     Tceck                 0.316   gnum_interface_block.next_item_next_l(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.976ns logic, 3.810ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_des.p2l_dframe_o (FF)
  Destination:          gnum_interface_block.cmp_p2l_decode32.target_mwr (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.575 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_des.p2l_dframe_o to gnum_interface_block.cmp_p2l_decode32.target_mwr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.391   gnum_interface_block.des_pd_dframe
                                                       gnum_interface_block.cmp_p2l_des.p2l_dframe_o
    SLICE_X31Y56.A3      net (fanout=10)       2.448   gnum_interface_block.des_pd_dframe
    SLICE_X31Y56.A       Tilo                  0.259   gnum_interface_block.N_511_i
                                                       gnum_interface_block.cmp_p2l_decode32.des_p2l_valid_d_RNIMUCN_o6
    SLICE_X27Y46.CE      net (fanout=4)        1.368   gnum_interface_block.N_511_i
    SLICE_X27Y46.CLK     Tceck                 0.295   gnum_interface_block.p2l_target_mwr
                                                       gnum_interface_block.cmp_p2l_decode32.target_mwr
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.945ns logic, 3.816ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_des.p2l_dframe_o (FF)
  Destination:          gnum_interface_block.cmp_p2l_decode32.target_mrd (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.575 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_des.p2l_dframe_o to gnum_interface_block.cmp_p2l_decode32.target_mrd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.391   gnum_interface_block.des_pd_dframe
                                                       gnum_interface_block.cmp_p2l_des.p2l_dframe_o
    SLICE_X31Y56.A3      net (fanout=10)       2.448   gnum_interface_block.des_pd_dframe
    SLICE_X31Y56.A       Tilo                  0.259   gnum_interface_block.N_511_i
                                                       gnum_interface_block.cmp_p2l_decode32.des_p2l_valid_d_RNIMUCN_o6
    SLICE_X26Y46.CE      net (fanout=4)        1.368   gnum_interface_block.N_511_i
    SLICE_X26Y46.CLK     Tceck                 0.291   gnum_interface_block.p2l_target_mrd
                                                       gnum_interface_block.cmp_p2l_decode32.target_mrd
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.941ns logic, 3.816ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.480 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2] to gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.AMUX    Tshcko                0.455   gnum_interface_block.cmp_p2l_dma_master.m11_0_4
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]
    SLICE_X28Y52.A1      net (fanout=10)       1.775   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(2)
    SLICE_X28Y52.A       Tilo                  0.205   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read(15)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa_0_a2
    SLICE_X15Y46.CE      net (fanout=8)        2.035   gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o_1_sqmuxa
    SLICE_X15Y46.CLK     Tceck                 0.295   gnum_interface_block.next_item_next_l(27)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24]
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (0.955ns logic, 3.810ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.363   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3]
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (1.313ns logic, 3.455ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.767ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.362   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1]
    -------------------------------------------------  ---------------------------
    Total                                      4.767ns (1.312ns logic, 3.455ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.361   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2]
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.311ns logic, 3.455ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.503 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AMUX    Tshcko                0.461   gnum_interface_block.cmp_p2l_dma_master.N_1342_i
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]
    SLICE_X38Y53.A1      net (fanout=9)        1.515   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(0)
    SLICE_X38Y53.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa_0_a2
    SLICE_X10Y51.CE      net (fanout=7)        2.264   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
    SLICE_X10Y51.CLK     Tceck                 0.331   gnum_interface_block.next_item_host_addr_h(23)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (0.995ns logic, 3.779ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.745ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.340   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (1.290ns logic, 3.455ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.324   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25]
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.274ns logic, 3.455ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.506 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X34Y47.A6      net (fanout=235)      2.234   gnum_interface_block.next_item_valid
    SLICE_X34Y47.A       Tilo                  0.203   gnum_interface_block.cmp_dma_controller.dma_cstart_load
                                                       gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i
    SLICE_X23Y51.CE      net (fanout=8)        1.520   gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i
    SLICE_X23Y51.CLK     Tceck                 0.340   gnum_interface_block.cmp_dma_controller.dma_cstart_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6]
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.990ns logic, 3.754ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.AQ      Tcko                  0.391   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(5)
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]
    SLICE_X38Y53.A2      net (fanout=10)       1.545   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(1)
    SLICE_X38Y53.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa_0_a2
    SLICE_X10Y51.CE      net (fanout=7)        2.264   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
    SLICE_X10Y51.CLK     Tceck                 0.331   gnum_interface_block.next_item_host_addr_h(23)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (0.925ns logic, 3.809ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.503 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AMUX    Tshcko                0.461   gnum_interface_block.cmp_p2l_dma_master.N_1342_i
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]
    SLICE_X38Y53.A1      net (fanout=9)        1.515   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(0)
    SLICE_X38Y53.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa_0_a2
    SLICE_X10Y51.CE      net (fanout=7)        2.264   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
    SLICE_X10Y51.CLK     Tceck                 0.295   gnum_interface_block.next_item_host_addr_h(23)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22]
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (0.959ns logic, 3.779ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3] to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.BQ      Tcko                  0.408   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state(7)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3]
    SLICE_X32Y60.D4      net (fanout=69)       2.171   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state(3)
    SLICE_X32Y60.D       Tilo                  0.205   gnum_interface_block.N_4_0_i
                                                       gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_error_o_RNIJBGG_o6
    SLICE_X38Y73.CE      net (fanout=8)        1.594   gnum_interface_block.N_4_0_i
    SLICE_X38Y73.CLK     Tceck                 0.331   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(23)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.709ns (0.944ns logic, 3.765ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.503 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AMUX    Tshcko                0.461   gnum_interface_block.cmp_p2l_dma_master.N_1342_i
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]
    SLICE_X38Y53.A1      net (fanout=9)        1.515   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(0)
    SLICE_X38Y53.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa_0_a2
    SLICE_X10Y51.CE      net (fanout=7)        2.264   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
    SLICE_X10Y51.CLK     Tceck                 0.291   gnum_interface_block.next_item_host_addr_h(23)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23]
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (0.955ns logic, 3.779ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.574 - 0.581)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X38Y50.D5      net (fanout=3)        1.142   gnum_interface_block.rst_reg
    SLICE_X38Y50.D       Tilo                  0.203   gnum_interface_block.m5_0
                                                       gnum_interface_block.rst_reg_RNI26E8
    SLICE_X29Y68.C6      net (fanout=1)        1.784   gnum_interface_block.m5_0
    SLICE_X29Y68.C       Tilo                  0.259   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(22)
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo_RNIQ3EO
    SLICE_X31Y68.CE      net (fanout=6)        0.529   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din_1_sqmuxa
    SLICE_X31Y68.CLK     Tceck                 0.316   gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din(27)
                                                       gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27]
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.266ns logic, 3.455ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.507 - 0.484)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y45.B6      net (fanout=3)        0.346   gnum_interface_block.rst_reg
    SLICE_X51Y45.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write(7)
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X23Y50.SR      net (fanout=847)      3.344   gnum_interface_block.rst_reg_i
    SLICE_X23Y50.CLK     Trck                  0.313   gnum_interface_block.next_item_carrier_addr(7)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7]
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (1.060ns logic, 3.690ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_des.p2l_dframe_o (FF)
  Destination:          gnum_interface_block.cmp_p2l_decode32.target_mwr (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 1)
  Clock Path Skew:      -0.030ns (0.575 - 0.605)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_des.p2l_dframe_o to gnum_interface_block.cmp_p2l_decode32.target_mwr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AQ      Tcko                  0.391   gnum_interface_block.des_pd_dframe
                                                       gnum_interface_block.cmp_p2l_des.p2l_dframe_o
    SLICE_X27Y46.A6      net (fanout=10)       3.984   gnum_interface_block.des_pd_dframe
    SLICE_X27Y46.CLK     Tas                   0.322   gnum_interface_block.p2l_target_mwr
                                                       gnum_interface_block.cmp_p2l_decode32.target_mwr_RNO
                                                       gnum_interface_block.cmp_p2l_decode32.target_mwr
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.713ns logic, 3.984ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.485 - 0.484)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y45.B6      net (fanout=3)        0.346   gnum_interface_block.rst_reg
    SLICE_X51Y45.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write(7)
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y60.SR      net (fanout=847)      3.310   gnum_interface_block.rst_reg_i
    SLICE_X35Y60.CLK     Trck                  0.324   gnum_interface_block.dma_ctrl_p2l_done
                                                       gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.727ns (1.071ns logic, 3.656ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.506 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X11Y49.D5      net (fanout=235)      3.964   gnum_interface_block.next_item_valid
    SLICE_X11Y49.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_hstarth_reg(23)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_hstarth_reg_4[23]
                                                       gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23]
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.769ns logic, 3.964ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.506 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X34Y47.A6      net (fanout=235)      2.234   gnum_interface_block.next_item_valid
    SLICE_X34Y47.A       Tilo                  0.203   gnum_interface_block.cmp_dma_controller.dma_cstart_load
                                                       gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i
    SLICE_X23Y51.CE      net (fanout=8)        1.520   gnum_interface_block.cmp_dma_controller.dma_cstart_reg_1_sqmuxa_i
    SLICE_X23Y51.CLK     Tceck                 0.324   gnum_interface_block.cmp_dma_controller.dma_cstart_reg(7)
                                                       gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5]
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (0.974ns logic, 3.754ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3] (FF)
  Destination:          gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.234 - 0.255)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3] to gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.BQ      Tcko                  0.408   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state(7)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3]
    SLICE_X32Y60.D4      net (fanout=69)       2.171   gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state(3)
    SLICE_X32Y60.D       Tilo                  0.205   gnum_interface_block.N_4_0_i
                                                       gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_error_o_RNIJBGG_o6
    SLICE_X39Y73.CE      net (fanout=8)        1.590   gnum_interface_block.N_4_0_i
    SLICE_X39Y73.CLK     Tceck                 0.324   gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt(29)
                                                       gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29]
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.937ns logic, 3.761ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o (FF)
  Destination:          gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.479 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o to gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.AQ      Tcko                  0.447   gnum_interface_block.next_item_valid
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o
    SLICE_X15Y45.C6      net (fanout=235)      3.929   gnum_interface_block.next_item_valid
    SLICE_X15Y45.CLK     Tas                   0.322   gnum_interface_block.cmp_dma_controller.dma_nextl_reg(27)
                                                       gnum_interface_block.cmp_dma_controller.p_regs.dma_nextl_reg_4[26]
                                                       gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26]
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.769ns logic, 3.929ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.rst_reg (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.485 - 0.484)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.rst_reg to gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y45.AMUX    Tshcko                0.488   un1_gnum_interface_block_i
                                                       gnum_interface_block.rst_reg
    SLICE_X51Y45.B6      net (fanout=3)        0.346   gnum_interface_block.rst_reg
    SLICE_X51Y45.B       Tilo                  0.259   gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write(7)
                                                       gnum_interface_block.rst_reg_RNIJR32
    SLICE_X35Y60.SR      net (fanout=847)      3.310   gnum_interface_block.rst_reg_i
    SLICE_X35Y60.CLK     Trck                  0.313   gnum_interface_block.dma_ctrl_p2l_done
                                                       gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (1.060ns logic, 3.656ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] (FF)
  Destination:          gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21] (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.719ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.503 - 0.498)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Destination Clock:    gnum_interface_block.sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0] to gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.AMUX    Tshcko                0.461   gnum_interface_block.cmp_p2l_dma_master.N_1342_i
                                                       gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]
    SLICE_X38Y53.A1      net (fanout=9)        1.515   gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt(0)
    SLICE_X38Y53.A       Tilo                  0.203   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa_0_a2
    SLICE_X10Y51.CE      net (fanout=7)        2.264   gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o_1_sqmuxa
    SLICE_X10Y51.CLK     Tceck                 0.276   gnum_interface_block.next_item_host_addr_h(23)
                                                       gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21]
    -------------------------------------------------  ---------------------------
    Total                                      4.719ns (0.940ns logic, 3.779ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gnum_interface_block_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "gnum_interface_block_cmp_clk_in_rx_pllout_x1_0"
        TS_gnum_interface_block_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y38.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y16.CLKB
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Logical resource: gnum_interface_block.cmp_clk_in.bufg_135/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gnum_interface_block.cmp_clk_in.rx_pllout_x1
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: rx_error_o_c/CLK0
  Logical resource: gnum_interface_block.cmp_p2l_dma_master.rx_error_o/CK0
  Location pin: OLOGIC_X27Y92.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.361ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: l2p_edb_o_c/CLK0
  Logical resource: gnum_interface_block.l2p_edb_o/CK0
  Location pin: OLOGIC_X27Y45.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y31.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/SR
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y37.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l2p_rdy_t/SR
  Logical resource: gnum_interface_block.l2p_rdy_t/SR
  Location pin: ILOGIC_X27Y33.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/SR
  Location pin: ILOGIC_X27Y49.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/SR
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/SR
  Location pin: ILOGIC_X27Y46.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y31.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.p_rd_d_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.p_rd_d_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y37.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Logical resource: gnum_interface_block.l2p_rdy_t/CLK0
  Location pin: ILOGIC_X27Y33.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(0)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[0]/CLK0
  Location pin: ILOGIC_X27Y49.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 3.941ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: gnum_interface_block.l_wr_rdy_t(1)/CLK0
  Logical resource: gnum_interface_block.l_wr_rdy_t[1]/CLK0
  Location pin: ILOGIC_X27Y46.CLK0
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]/CK
  Location pin: SLICE_X36Y60.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(10)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]/SR
  Location pin: SLICE_X36Y60.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]/CK
  Location pin: SLICE_X36Y61.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]/SR
  Location pin: SLICE_X36Y61.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/CLK
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]/CK
  Location pin: SLICE_X36Y61.CLK
  Clock network: gnum_interface_block.sys_clk
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l(14)/SR
  Logical resource: gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]/SR
  Location pin: SLICE_X36Y61.SR
  Clock network: gnum_interface_block.rst_reg_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP 
"spec_clk_i";

 45 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  13.116ns.
--------------------------------------------------------------------------------
Slack:                  34.884ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 3)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO9   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X44Y33.D1      net (fanout=1)        1.234   clks_rsts_mgment.un4_word_being_sent(15)
    SLICE_X44Y33.D       Tilo                  0.203   N_33_0
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X40Y34.C4      net (fanout=1)        0.932   N_33_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.166ns (4.059ns logic, 6.107ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  34.888ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.162ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO6   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.B2      net (fanout=1)        0.787   clks_rsts_mgment.un4_word_being_sent_i(12)
    SLICE_X41Y34.BMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o5
    SLICE_X40Y34.A1      net (fanout=1)        0.619   N_3676
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (4.374ns logic, 5.788ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  34.898ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.152ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO13  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B4      net (fanout=1)        1.099   clks_rsts_mgment.un7_word_being_sent_i(3)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.152ns (4.266ns logic, 5.886ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  34.929ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.121ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO15  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.A1      net (fanout=1)        1.130   clks_rsts_mgment.un7_word_being_sent_i(5)
    SLICE_X41Y34.A       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X40Y34.D2      net (fanout=1)        0.612   N_63
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.121ns (4.320ns logic, 5.801ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  34.994ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.056ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO12  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.B1      net (fanout=1)        0.954   clks_rsts_mgment.un7_word_being_sent_i(2)
    SLICE_X41Y34.B       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o6
    SLICE_X40Y34.A2      net (fanout=1)        0.400   N_3672
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.056ns (4.320ns logic, 5.736ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  35.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      10.042ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO10  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X39Y34.A1      net (fanout=1)        0.985   clks_rsts_mgment.un7_word_being_sent_i(0)
    SLICE_X39Y34.A       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X40Y34.A5      net (fanout=1)        0.355   N_3670
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                     10.042ns (4.320ns logic, 5.722ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  35.099ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.951ns (Levels of Logic = 3)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO8   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X44Y33.D4      net (fanout=1)        1.019   clks_rsts_mgment.un4_word_being_sent(14)
    SLICE_X44Y33.D       Tilo                  0.203   N_33_0
                                                       pll_sdi_o_obuf_RNO_0
    SLICE_X40Y34.C4      net (fanout=1)        0.932   N_33_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (4.059ns logic, 5.892ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  35.135ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.915ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOPADOP0 Trcko_DOPA            1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.B5      net (fanout=1)        0.540   clks_rsts_mgment.un7_word_being_sent_i(6)
    SLICE_X41Y34.BMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o5
    SLICE_X40Y34.A1      net (fanout=1)        0.619   N_3676
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (4.374ns logic, 5.541ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  35.183ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.867ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO13  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B4      net (fanout=1)        1.099   clks_rsts_mgment.un7_word_being_sent_i(3)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.867ns (4.266ns logic, 5.601ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  35.194ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.856ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO5   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.A3      net (fanout=1)        0.865   clks_rsts_mgment.un4_word_being_sent_i(11)
    SLICE_X41Y34.A       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X40Y34.D2      net (fanout=1)        0.612   N_63
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.856ns (4.320ns logic, 5.536ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  35.300ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.750ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO2   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.B3      net (fanout=1)        0.648   clks_rsts_mgment.un4_word_being_sent_i(8)
    SLICE_X41Y34.B       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o6
    SLICE_X40Y34.A2      net (fanout=1)        0.400   N_3672
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.750ns (4.320ns logic, 5.430ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  35.302ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.748ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO14  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B3      net (fanout=1)        0.695   clks_rsts_mgment.un7_word_being_sent_i(4)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.748ns (4.266ns logic, 5.482ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  35.340ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO1   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X39Y34.A4      net (fanout=1)        0.862   clks_rsts_mgment.un4_word_being_sent_i(7)
    SLICE_X39Y34.AMUX    Tilo                  0.313   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X40Y34.D4      net (fanout=1)        0.415   N_51
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (4.374ns logic, 5.336ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  35.361ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.689ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO11  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X39Y34.A3      net (fanout=1)        0.841   clks_rsts_mgment.un7_word_being_sent_i(1)
    SLICE_X39Y34.AMUX    Tilo                  0.313   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X40Y34.D4      net (fanout=1)        0.415   N_51
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.689ns (4.374ns logic, 5.315ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  35.373ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.677ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOPADOP1 Trcko_DOPA            1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.A2      net (fanout=1)        0.807   clks_rsts_mgment.un7_word_being_sent_i(7)
    SLICE_X41Y34.AMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X40Y34.D3      net (fanout=1)        0.437   N_69
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.677ns (4.374ns logic, 5.303ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack:                  35.391ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.659ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO7   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X41Y34.A4      net (fanout=1)        0.789   clks_rsts_mgment.un4_word_being_sent_i(13)
    SLICE_X41Y34.AMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X40Y34.D3      net (fanout=1)        0.437   N_69
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (4.374ns logic, 5.285ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  35.415ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO0   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X39Y34.A5      net (fanout=1)        0.578   clks_rsts_mgment.un4_word_being_sent_i(6)
    SLICE_X39Y34.A       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X40Y34.A5      net (fanout=1)        0.355   N_3670
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (4.320ns logic, 5.315ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  35.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.593ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO4   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B5      net (fanout=1)        0.540   clks_rsts_mgment.un4_word_being_sent_i(10)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.593ns (4.266ns logic, 5.327ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  35.530ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.520ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO3   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B6      net (fanout=1)        0.467   clks_rsts_mgment.un4_word_being_sent_i(9)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.520ns (4.266ns logic, 5.254ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  35.587ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.463ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO14  Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B3      net (fanout=1)        0.695   clks_rsts_mgment.un7_word_being_sent_i(4)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.463ns (4.266ns logic, 5.197ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  35.742ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.308ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO4   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B5      net (fanout=1)        0.540   clks_rsts_mgment.un4_word_being_sent_i(10)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.308ns (4.266ns logic, 5.042ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  35.815ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.un7_word_being_sent_0_0 (RAM)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.235ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.un7_word_being_sent_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    RAMB8_X2Y17.CLKAWRCLKnet (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.un7_word_being_sent_0_0 to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y17.DOADO3   Trcko_DOA             1.650   clks_rsts_mgment.un7_word_being_sent_0_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0
    SLICE_X40Y34.B6      net (fanout=1)        0.467   clks_rsts_mgment.un4_word_being_sent_i(9)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (4.266ns logic, 4.969ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  35.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.141ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X39Y34.A2      net (fanout=11)       1.343   clks_rsts_mgment.pll_init_st(3)
    SLICE_X39Y34.A       Tilo                  0.259   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o6
    SLICE_X40Y34.A5      net (fanout=1)        0.355   N_3670
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.141ns (3.061ns logic, 6.080ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  36.037ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.010ns (Levels of Logic = 4)
  Clock Path Delay:     2.928ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X44Y31.CLK     net (fanout=19)       1.226   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.999ns logic, 1.929ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.AQ      Tcko                  0.447   clks_rsts_mgment.bit_index(3)
                                                       clks_rsts_mgment.bit_index[0]
    SLICE_X40Y34.B1      net (fanout=6)        1.160   clks_rsts_mgment.bit_index(0)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.010ns (3.063ns logic, 5.947ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  36.045ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      9.005ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X41Y34.B4      net (fanout=11)       0.889   clks_rsts_mgment.pll_init_st(3)
    SLICE_X41Y34.BMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o5
    SLICE_X40Y34.A1      net (fanout=1)        0.619   N_3676
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.005ns (3.115ns logic, 5.890ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  36.088ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.962ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X40Y34.B2      net (fanout=11)       1.168   clks_rsts_mgment.pll_init_st(3)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.A3      net (fanout=2)        0.405   N_81
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.962ns (3.007ns logic, 5.955ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  36.118ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.932ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X39Y34.A2      net (fanout=11)       1.343   clks_rsts_mgment.pll_init_st(3)
    SLICE_X39Y34.AMUX    Tilo                  0.313   gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din(27)
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_o5
    SLICE_X40Y34.D4      net (fanout=1)        0.415   N_51
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.932ns (3.115ns logic, 5.817ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  36.318ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.732ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X41Y34.B4      net (fanout=11)       0.889   clks_rsts_mgment.pll_init_st(3)
    SLICE_X41Y34.B       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_0_o6
    SLICE_X40Y34.A2      net (fanout=1)        0.400   N_3672
    SLICE_X40Y34.A       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_1
    SLICE_X40Y34.C1      net (fanout=1)        0.441   N_25_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (3.061ns logic, 5.671ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  36.322ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.bit_index[0] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.725ns (Levels of Logic = 4)
  Clock Path Delay:     2.928ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.bit_index[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X44Y31.CLK     net (fanout=19)       1.226   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.999ns logic, 1.929ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.bit_index[0] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.AQ      Tcko                  0.447   clks_rsts_mgment.bit_index(3)
                                                       clks_rsts_mgment.bit_index[0]
    SLICE_X40Y34.B1      net (fanout=6)        1.160   clks_rsts_mgment.bit_index(0)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.725ns (3.063ns logic, 5.662ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  36.373ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.677ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X40Y34.B2      net (fanout=11)       1.168   clks_rsts_mgment.pll_init_st(3)
    SLICE_X40Y34.B       Tilo                  0.205   N_28_0
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI23L9
    SLICE_X40Y34.D1      net (fanout=2)        0.443   N_81
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.677ns (3.007ns logic, 5.670ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  36.411ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.639ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X41Y34.A5      net (fanout=11)       0.907   clks_rsts_mgment.pll_init_st(3)
    SLICE_X41Y34.A       Tilo                  0.259   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o6
    SLICE_X40Y34.D2      net (fanout=1)        0.612   N_63
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.639ns (3.061ns logic, 5.578ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  36.532ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               clks_rsts_mgment.pll_init_st[3] (FF)
  Destination:          pll_sdi_o (PAD)
  Source Clock:         spec_clk rising at 0.000ns
  Requirement:          48.000ns
  Data Path Delay:      8.518ns (Levels of Logic = 4)
  Clock Path Delay:     2.925ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: spec_clk_i to clks_rsts_mgment.pll_init_st[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.790   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.703   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    SLICE_X49Y33.CLK     net (fanout=19)       1.223   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.999ns logic, 1.926ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.pll_init_st[3] to pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y33.DQ      Tcko                  0.391   clks_rsts_mgment.pll_init_st(3)
                                                       clks_rsts_mgment.pll_init_st[3]
    SLICE_X41Y34.A5      net (fanout=11)       0.907   clks_rsts_mgment.pll_init_st(3)
    SLICE_X41Y34.AMUX    Tilo                  0.313   N_3672
                                                       clks_rsts_mgment.un7_word_being_sent_0_0_RNI1NA6_1_o5
    SLICE_X40Y34.D3      net (fanout=1)        0.437   N_69
    SLICE_X40Y34.D       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO_2
    SLICE_X40Y34.C6      net (fanout=1)        0.118   N_28_0
    SLICE_X40Y34.C       Tilo                  0.205   N_28_0
                                                       pll_sdi_o_obuf_RNO
    AA18.O               net (fanout=1)        3.941   N_35_0
    AA18.PAD             Tioop                 2.001   pll_sdi_o
                                                       pll_sdi_o_obuf
                                                       pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.518ns (3.115ns logic, 5.403ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "start_from_fpga_o" OFFSET = OUT 6 ns AFTER COMP 
"tdc_clk_p_i";

 9 paths analyzed, 9 endpoints analyzed, 9 failing endpoints
 9 timing errors detected.
 Minimum allowable offset is   6.834ns.
--------------------------------------------------------------------------------
Slack:                  -0.834ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_5_o (FF)
  Destination:          term_en_5_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.604ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X2Y116.CLK0   net (fanout=752)      1.734   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.159ns logic, 2.445ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_5_o to term_en_5_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y116.OQ     Tockq                 0.842   term_en_5_o_c
                                                       term_en_5_o
    E6.O                 net (fanout=1)        0.362   term_en_5_o_c
    E6.PAD               Tioop                 2.001   term_en_5_o
                                                       term_en_5_o_obuf
                                                       term_en_5_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.833ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_4_o (FF)
  Destination:          term_en_4_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.603ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X12Y117.CLK0  net (fanout=752)      1.733   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.603ns (1.159ns logic, 2.444ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_4_o to term_en_4_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y117.OQ    Tockq                 0.842   term_en_4_o_c
                                                       term_en_4_o
    H10.O                net (fanout=1)        0.362   term_en_4_o_c
    H10.PAD              Tioop                 2.001   term_en_4_o
                                                       term_en_4_o_obuf
                                                       term_en_4_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.829ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.rd_n_o (FF)
  Destination:          rd_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y2.CLK0    net (fanout=752)      1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.rd_n_o to rd_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y2.OQ      Tockq                 0.842   rd_n_o_c
                                                       acam_data_block.rd_n_o
    AB13.O               net (fanout=1)        0.362   rd_n_o_c
    AB13.PAD             Tioop                 2.001   rd_n_o
                                                       rd_n_o_obuf
                                                       rd_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.829ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.wr_n_o (FF)
  Destination:          wr_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.599ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X14Y3.CLK0    net (fanout=752)      1.729   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.159ns logic, 2.440ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.wr_n_o to wr_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 0.842   wr_n_o_c
                                                       acam_data_block.wr_n_o
    Y13.O                net (fanout=1)        0.362   wr_n_o_c
    Y13.PAD              Tioop                 2.001   wr_n_o
                                                       wr_n_o_obuf
                                                       wr_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.828ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_1_o (FF)
  Destination:          term_en_1_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.598ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X26Y2.CLK0    net (fanout=752)      1.728   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (1.159ns logic, 2.439ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: term_en_1_o to term_en_1_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y2.OQ      Tockq                 0.842   term_en_1_o_c
                                                       term_en_1_o
    W18.O                net (fanout=1)        0.362   term_en_1_o_c
    W18.PAD              Tioop                 2.001   term_en_1_o
                                                       term_en_1_o_obuf
                                                       term_en_1_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.827ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               acam_data_block.cs_n_o (FF)
  Destination:          cs_n_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.597ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X21Y2.CLK0    net (fanout=752)      1.727   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.159ns logic, 2.438ns route)
                                                       (32.2% logic, 67.8% route)

  Maximum Data Path at Slow Process Corner: acam_data_block.cs_n_o to cs_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y2.OQ      Tockq                 0.842   cs_n_o_c
                                                       acam_data_block.cs_n_o
    T14.O                net (fanout=1)        0.362   cs_n_o_c
    T14.PAD              Tioop                 2.001   cs_n_o
                                                       cs_n_o_obuf
                                                       cs_n_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.813ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mute_inputs_o (FF)
  Destination:          mute_inputs_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.205ns (Levels of Logic = 1)
  Clock Path Delay:     3.583ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to mute_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X25Y117.CLK0  net (fanout=752)      1.713   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (1.159ns logic, 2.424ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: mute_inputs_o to mute_inputs_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y117.OQ    Tockq                 0.842   mute_inputs_o_c
                                                       mute_inputs_o
    C19.O                net (fanout=1)        0.362   mute_inputs_o_c
    C19.PAD              Tioop                 2.001   mute_inputs_o
                                                       mute_inputs_o_obuf
                                                       mute_inputs_o
    -------------------------------------------------  ---------------------------
    Total                                      3.205ns (2.843ns logic, 0.362ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.763ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_2_o (FF)
  Destination:          term_en_2_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.584ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X26Y119.CLK0  net (fanout=752)      1.714   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.159ns logic, 2.425ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: term_en_2_o to term_en_2_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y119.OQ    Tockq                 0.842   term_en_2_o_c
                                                       term_en_2_o
    B20.O                net (fanout=1)        0.311   term_en_2_o_c
    B20.PAD              Tioop                 2.001   term_en_2_o
                                                       term_en_2_o_obuf
                                                       term_en_2_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.763ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               term_en_3_o (FF)
  Destination:          term_en_3_o (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 1)
  Clock Path Delay:     3.584ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: tdc_clk_p_i to term_en_3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.950   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.711   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    OLOGIC_X26Y118.CLK0  net (fanout=752)      1.714   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.159ns logic, 2.425ns route)
                                                       (32.3% logic, 67.7% route)

  Maximum Data Path at Slow Process Corner: term_en_3_o to term_en_3_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X26Y118.OQ    Tockq                 0.842   term_en_3_o_c
                                                       term_en_3_o
    A20.O                net (fanout=1)        0.311   term_en_3_o_c
    A20.PAD              Tioop                 2.001   term_en_3_o
                                                       term_en_3_o_obuf
                                                       term_en_3_o
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (2.843ns logic, 0.311ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "acam_refclk_i" OFFSET = IN 6 ns BEFORE COMP 
"tdc_clk_p_i";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  5.835ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef2_i (PAD)
  Destination:          acam_data_block.ef2 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.299ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef2_i to acam_data_block.ef2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 0.790   ef2_i
                                                       ef2_i
                                                       ef2_i_ibuf
                                                       ProtoComp354.IMUX.20
    IODELAY_X15Y1.IDATAINnet (fanout=1)        0.153   ef2_i_c
    IODELAY_X15Y1.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef2_ML_IODELAY2
                                                       acam_data_block.ef2_ML_IODELAY2
    ILOGIC_X15Y1.DDLY    net (fanout=1)        0.007   acam_data_block.ef2_ML_IODELAY2_SIG_ML
    ILOGIC_X15Y1.CLK0    Tidockd               0.302   acam_ef2
                                                       ProtoComp380.D2OFFBYP_SRC.1
                                                       acam_data_block.ef2
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X15Y1.CLK0    net (fanout=752)      1.620   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.017ns logic, 2.282ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  5.835ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lf2_i (PAD)
  Destination:          acam_data_block.lf2 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.299ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lf2_i to acam_data_block.lf2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T11.I                Tiopi                 0.790   lf2_i
                                                       lf2_i
                                                       lf2_i_ibuf
                                                       ProtoComp354.IMUX.23
    IODELAY_X15Y0.IDATAINnet (fanout=1)        0.153   lf2_i_c
    IODELAY_X15Y0.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.lf2_ML_IODELAY2
                                                       acam_data_block.lf2_ML_IODELAY2
    ILOGIC_X15Y0.DDLY    net (fanout=1)        0.007   acam_data_block.lf2_ML_IODELAY2_SIG_ML
    ILOGIC_X15Y0.CLK0    Tidockd               0.302   acam_lf2
                                                       ProtoComp380.D2OFFBYP_SRC.3
                                                       acam_data_block.lf2
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.lf2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X15Y0.CLK0    net (fanout=752)      1.620   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.017ns logic, 2.282ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  5.856ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               int_flag_i (PAD)
  Destination:          acam_timing_block.int_flag_r[2] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.320ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_flag_i to acam_timing_block.int_flag_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W11.I                Tiopi                 0.790   int_flag_i
                                                       int_flag_i
                                                       int_flag_i_ibuf
                                                       ProtoComp354.IMUX.42
    IODELAY_X11Y0.IDATAINnet (fanout=1)        0.153   int_flag_i_c
    IODELAY_X11Y0.DATAOUTTioddo_IDATAIN        2.187   acam_timing_block.int_flag_r[2]_ML_IODELAY2
                                                       acam_timing_block.int_flag_r[2]_ML_IODELAY2
    ILOGIC_X11Y0.DDLY    net (fanout=1)        0.007   acam_timing_block.int_flag_r[2]_ML_IODELAY2_SIG_ML
    ILOGIC_X11Y0.CLK0    Tidockd               0.302   acam_timing_block.int_flag_r(2)
                                                       ProtoComp386.D2OFFBYP_SRC.1
                                                       acam_timing_block.int_flag_r[2]
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_timing_block.int_flag_r[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X11Y0.CLK0    net (fanout=752)      1.641   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.017ns logic, 2.303ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lf1_i (PAD)
  Destination:          acam_data_block.lf1 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lf1_i to acam_data_block.lf1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.790   lf1_i
                                                       lf1_i
                                                       lf1_i_ibuf
                                                       ProtoComp354.IMUX.22
    IODELAY_X12Y0.IDATAINnet (fanout=1)        0.153   lf1_i_c
    IODELAY_X12Y0.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.lf1_ML_IODELAY2
                                                       acam_data_block.lf1_ML_IODELAY2
    ILOGIC_X12Y0.DDLY    net (fanout=1)        0.007   acam_data_block.lf1_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y0.CLK0    Tidockd               0.302   acam_lf1
                                                       ProtoComp380.D2OFFBYP_SRC.2
                                                       acam_data_block.lf1
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.lf1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y0.CLK0    net (fanout=752)      1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.857ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               ef1_i (PAD)
  Destination:          acam_data_block.ef1 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ef1_i to acam_data_block.ef1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W12.I                Tiopi                 0.790   ef1_i
                                                       ef1_i
                                                       ef1_i_ibuf
                                                       ProtoComp354.IMUX.19
    IODELAY_X12Y1.IDATAINnet (fanout=1)        0.153   ef1_i_c
    IODELAY_X12Y1.DATAOUTTioddo_IDATAIN        2.187   acam_data_block.ef1_ML_IODELAY2
                                                       acam_data_block.ef1_ML_IODELAY2
    ILOGIC_X12Y1.DDLY    net (fanout=1)        0.007   acam_data_block.ef1_ML_IODELAY2_SIG_ML
    ILOGIC_X12Y1.CLK0    Tidockd               0.302   acam_ef1
                                                       ProtoComp380.D2OFFBYP_SRC
                                                       acam_data_block.ef1
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (3.279ns logic, 0.160ns route)
                                                       (95.3% logic, 4.7% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to acam_data_block.ef1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X12Y1.CLK0    net (fanout=752)      1.642   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.017ns logic, 2.304ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.875ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               acam_refclk_i (PAD)
  Destination:          one_second_block.s_acam_refclk[3] (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.381ns (Levels of Logic = 3)
  Clock Path Delay:     3.281ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: acam_refclk_i to one_second_block.s_acam_refclk[3]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    E16.I                   Tiopi                 0.790   acam_refclk_i
                                                          acam_refclk_i
                                                          acam_refclk_i_ibuf
                                                          ProtoComp354.IMUX.34
    IODELAY_X14Y117.IDATAIN net (fanout=1)        0.095   acam_refclk_c
    IODELAY_X14Y117.DATAOUT Tioddo_IDATAIN        2.187   one_second_block.s_acam_refclk[3]_ML_IODELAY2
                                                          one_second_block.s_acam_refclk[3]_ML_IODELAY2
    ILOGIC_X14Y117.DDLY     net (fanout=1)        0.007   one_second_block.s_acam_refclk[3]_ML_IODELAY2_SIG_ML
    ILOGIC_X14Y117.CLK0     Tidockd               0.302   acam_timing_block.refclk_r(3)
                                                          ProtoComp386.D2OFFBYP_SRC
                                                          one_second_block.s_acam_refclk[3]
    ----------------------------------------------------  ---------------------------
    Total                                         3.381ns (3.279ns logic, 0.102ns route)
                                                          (97.0% logic, 3.0% route)

  Minimum Clock Path at Slow Process Corner: tdc_clk_p_i to one_second_block.s_acam_refclk[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.820   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.662   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.197   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X14Y117.CLK0  net (fanout=752)      1.602   clk
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.017ns logic, 2.264ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "clk" 

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Offset is  -0.429ns.
--------------------------------------------------------------------------------
Offset:                 -0.429ns (data path - clock path + uncertainty)
  Source:               pll_ld_i (PAD)
  Destination:          spec_led_green_o (FF)
  Destination Clock:    clk rising at 0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Clock Path Delay:     1.676ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: pll_ld_i to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C18.I                Tiopi                 0.367   pll_ld_i
                                                       pll_ld_i
                                                       pll_ld_i_ibuf
                                                       ProtoComp354.IMUX.37
    ILOGIC_X26Y116.D     net (fanout=1)        0.098   pll_ld_i_c
    ILOGIC_X26Y116.CLK0  Tidock                0.757   spec_led_green_o_c
                                                       ProtoComp389.D2OFFBYP_SRC
                                                       spec_led_green_o
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (1.124ns logic, 0.098ns route)
                                                       (92.0% logic, 8.0% route)

  Minimum Clock Path at Fast Process Corner: tdc_clk_p_i to spec_led_green_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.I                Tiopi                 0.457   tdc_clk_p_i
                                                       tdc_clk_p_i
                                                       clks_rsts_mgment.tdc_clk125_ibuf/IBUFDS
                                                       ProtoComp353.IMUX
    BUFGMUX_X3Y7.I0      net (fanout=1)        0.232   clks_rsts_mgment.tdc_clk_buf
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   clks_rsts_mgment.tdc_clk125_gbuf
                                                       clks_rsts_mgment.tdc_clk125_gbuf
    ILOGIC_X26Y116.CLK0  net (fanout=752)      0.928   clk
    -------------------------------------------------  ---------------------------
    Total                                      1.676ns (0.516ns logic, 1.160ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.sys_clk" 

 71 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.539ns.
--------------------------------------------------------------------------------
Offset:                 11.539ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.state[8] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      14.866ns (Levels of Logic = 3)
  Clock Path Delay:     2.381ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=32)       5.254   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X48Y45.A3      net (fanout=2)        4.227   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X48Y45.A       Tilo                  0.203   un1_gnum_interface_block_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X57Y67.SR      net (fanout=7)        2.550   un1_gnum_interface_block_i
    SLICE_X57Y67.CLK     Trck                  0.324   gnum_interface_block.cmp_clk_in.counter(0)
                                                       gnum_interface_block.cmp_clk_in.state[8]
    -------------------------------------------------  ---------------------------
    Total                                     14.866ns (2.835ns logic, 12.031ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.state[8]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X57Y67.CLK       net (fanout=745)      1.191   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.381ns (-0.481ns logic, 2.862ns route)

--------------------------------------------------------------------------------
Offset:                 11.528ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.counter[0] (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      14.855ns (Levels of Logic = 3)
  Clock Path Delay:     2.381ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.counter[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=32)       5.254   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X48Y45.A3      net (fanout=2)        4.227   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X48Y45.A       Tilo                  0.203   un1_gnum_interface_block_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X57Y67.SR      net (fanout=7)        2.550   un1_gnum_interface_block_i
    SLICE_X57Y67.CLK     Trck                  0.313   gnum_interface_block.cmp_clk_in.counter(0)
                                                       gnum_interface_block.cmp_clk_in.counter[0]
    -------------------------------------------------  ---------------------------
    Total                                     14.855ns (2.824ns logic, 12.031ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.counter[0]
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X57Y67.CLK       net (fanout=745)      1.191   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.381ns (-0.481ns logic, 2.862ns route)

--------------------------------------------------------------------------------
Offset:                 11.527ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          gnum_interface_block.cmp_clk_in.busyd (FF)
  Destination Clock:    gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      14.854ns (Levels of Logic = 3)
  Clock Path Delay:     2.381ns (Levels of Logic = 6)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to gnum_interface_block.cmp_clk_in.busyd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    PLL_ADV_X0Y2.RST     net (fanout=32)       5.254   rst_n_a_i_c_i
    PLL_ADV_X0Y2.LOCKED  Tplldo_LOCKED         1.131   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                       gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    SLICE_X48Y45.A3      net (fanout=2)        4.227   gnum_interface_block.un1_cmp_clk_in_2
    SLICE_X48Y45.A       Tilo                  0.203   un1_gnum_interface_block_i
                                                       gnum_interface_block.cmp_clk_in.rx_bufpll_inst_RNIU3M7_o6
    SLICE_X58Y67.SR      net (fanout=7)        2.588   un1_gnum_interface_block_i
    SLICE_X58Y67.CLK     Trck                  0.274   gnum_interface_block.cmp_clk_in.cal_clk
                                                       gnum_interface_block.cmp_clk_in.busyd
    -------------------------------------------------  ---------------------------
    Total                                     14.854ns (2.785ns logic, 12.069ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_clk_in.busyd
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.820   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        1.592   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.401   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.549   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.105   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.486   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -5.596   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.488   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.197   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X58Y67.CLK       net (fanout=745)      1.191   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.381ns (-0.481ns logic, 2.862ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.sys_clk" 

 4 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  14.534ns.
--------------------------------------------------------------------------------
Offset:                 14.534ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p2l_rdy_o (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      10.171ns (Levels of Logic = 2)
  Clock Path Delay:     2.809ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X19Y33.CLK       net (fanout=745)      1.246   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.809ns (-0.381ns logic, 3.190ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p2l_rdy_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.BQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y82.B6      net (fanout=3)        4.823   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X53Y82.B       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
                                                       gnum_interface_block.p2l_rdy_o
    J16.O                net (fanout=1)        3.077   p2l_rdy_o_c
    J16.PAD              Tioop                 1.621   p2l_rdy_o
                                                       p2l_rdy_o_obuf
                                                       p2l_rdy_o
    -------------------------------------------------  ---------------------------
    Total                                     10.171ns (2.271ns logic, 7.900ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Offset:                 14.303ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(0) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      9.940ns (Levels of Logic = 2)
  Clock Path Delay:     2.809ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X19Y33.CLK       net (fanout=745)      1.246   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.809ns (-0.381ns logic, 3.190ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.BQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y82.A5      net (fanout=3)        4.892   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X53Y82.A       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb_RNI5S81
    L15.O                net (fanout=2)        2.777   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
    L15.PAD              Tioop                 1.621   p_wr_rdy_o(0)
                                                       p_wr_rdy_o_obuf[0]
                                                       p_wr_rdy_o(0)
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.271ns logic, 7.669ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Offset:                 14.277ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          p_wr_rdy_o(1) (PAD)
  Source Clock:         gnum_interface_block.sys_clk rising at 1.250ns
  Data Path Delay:      9.914ns (Levels of Logic = 2)
  Clock Path Delay:     2.809ns (Levels of Logic = 7)
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT2   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFGMUX_X3Y13.I0       net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.rx_pllout_x1
    BUFGMUX_X3Y13.O        Tgi0o                 0.209   gnum_interface_block.cmp_clk_in.bufg_135
                                                         gnum_interface_block.cmp_clk_in.bufg_135
    SLICE_X19Y33.CLK       net (fanout=745)      1.246   gnum_interface_block.sys_clk
    ---------------------------------------------------  ---------------------------
    Total                                        2.809ns (-0.381ns logic, 3.190ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i to p_wr_rdy_o(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y33.BQ      Tcko                  0.391   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X53Y82.A5      net (fanout=3)        4.892   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full
    SLICE_X53Y82.A       Tilo                  0.259   gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb_RNI5S81
    K16.O                net (fanout=2)        2.751   gnum_interface_block.cmp_wbmaster32.to_wb_fifo_full_i
    K16.PAD              Tioop                 1.621   p_wr_rdy_o(1)
                                                       p_wr_rdy_o_obuf[1]
                                                       p_wr_rdy_o(1)
    -------------------------------------------------  ---------------------------
    Total                                      9.914ns (2.271ns logic, 7.643ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock "spec_clk" 

 59 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.867ns.
--------------------------------------------------------------------------------
Offset:                 6.867ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          spec_led_blink_counter.value[31:0] (DSP)
  Destination Clock:    spec_clk rising at 0.000ns
  Data Path Delay:      9.520ns (Levels of Logic = 2)
  Clock Path Delay:     2.678ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    SLICE_X48Y101.C1     net (fanout=32)       5.395   rst_n_a_i_c_i
    SLICE_X48Y101.C      Tilo                  0.204   spec_led_blink_counter.decount.un7_value_30_0
                                                       spec_led_blink_counter.un1_reset_1_i_s_i
    DSP48_X1Y25.OPMODE0  net (fanout=2)        0.655   N_5064_i
    DSP48_X1Y25.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_blink_counter.value[31:0]
                                                       spec_led_blink_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      9.520ns (3.470ns logic, 6.050ns route)
                                                       (36.4% logic, 63.6% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    DSP48_X1Y25.CLK      net (fanout=19)       1.160   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.881ns logic, 1.797ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Offset:                 6.707ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          spec_led_blink_counter.value[31:0] (DSP)
  Destination Clock:    spec_clk rising at 0.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 2)
  Clock Path Delay:     2.678ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    SLICE_X48Y101.C1     net (fanout=32)       5.395   rst_n_a_i_c_i
    SLICE_X48Y101.C      Tilo                  0.204   spec_led_blink_counter.decount.un7_value_30_0
                                                       spec_led_blink_counter.un1_reset_1_i_s_i
    DSP48_X1Y25.OPMODE1  net (fanout=2)        0.495   N_5064_i
    DSP48_X1Y25.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_blink_counter.value[31:0]
                                                       spec_led_blink_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (3.470ns logic, 5.890ns route)
                                                       (37.1% logic, 62.9% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    DSP48_X1Y25.CLK      net (fanout=19)       1.160   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.881ns logic, 1.797ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Offset:                 6.400ns (data path - clock path + uncertainty)
  Source:               rst_n_a_i (PAD)
  Destination:          spec_led_blink_counter.value[31:0] (DSP)
  Destination Clock:    spec_clk rising at 0.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 2)
  Clock Path Delay:     2.678ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_a_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.I                Tiopi                 1.177   rst_n_a_i
                                                       rst_n_a_i
                                                       rst_n_a_i_ibuf
                                                       ProtoComp361.IINV
                                                       ProtoComp361.IMUX
    SLICE_X48Y101.A3     net (fanout=32)       5.023   rst_n_a_i_c_i
    SLICE_X48Y101.A      Tilo                  0.203   spec_led_blink_counter.decount.un7_value_30_0
                                                       spec_led_blink_counter.un1_reset_1_i_s
    DSP48_X1Y25.OPMODE3  net (fanout=3)        0.561   N_5064
    DSP48_X1Y25.CLK      Tdspdck_OPMODE_PREG   2.089   spec_led_blink_counter.value[31:0]
                                                       spec_led_blink_counter.value[31:0]
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (3.469ns logic, 5.584ns route)
                                                       (38.3% logic, 61.7% route)

  Minimum Clock Path at Slow Process Corner: spec_clk_i to spec_led_blink_counter.value[31:0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H12.I                Tiopi                 0.684   spec_clk_i
                                                       spec_clk_i
                                                       clks_rsts_mgment.spec_clk_ibuf
                                                       ProtoComp354.IMUX.21
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.637   clks_rsts_mgment.spec_clk_buf
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   clks_rsts_mgment.spec_clk_gbuf
                                                       clks_rsts_mgment.spec_clk_gbuf
    DSP48_X1Y25.CLK      net (fanout=19)       1.160   spec_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.881ns logic, 1.797ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET IN BEFORE analysis for clock 
"gnum_interface_block.io_clk" 

 22 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   0.195ns.
--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(10) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(10) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J19.I                Tiopi                 0.467   p2l_data_i(10)
                                                       p2l_data_i(10)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.iob_clk_in
                                                       ProtoComp354.IMUX.11
    ILOGIC_X27Y77.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(10)
    ILOGIC_X27Y77.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y77.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(6) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(6) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G20.I                Tiopi                 0.467   p2l_data_i(6)
                                                       p2l_data_i(6)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.iob_clk_in
                                                       ProtoComp354.IMUX.6
    ILOGIC_X27Y73.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(6)
    ILOGIC_X27Y73.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y73.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------
Offset:                 -0.642ns (data path - clock path + uncertainty)
  Source:               p2l_data_i(12) (PAD)
  Destination:          gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m (FF)
  Destination Clock:    gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Delay:     1.663ns (Levels of Logic = 6)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Data Path at Fast Process Corner: p2l_data_i(12) to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E20.I                Tiopi                 0.467   p2l_data_i(12)
                                                       p2l_data_i(12)
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.iob_clk_in
                                                       ProtoComp354.IMUX.13
    ILOGIC_X27Y79.D      net (fanout=1)        0.128   gnum_interface_block.cmp_p2l_des.cmp_data_in.rx_data_in(12)
    ILOGIC_X27Y79.CLK0   Tisdck_D              0.130   gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
                                                       gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.597ns logic, 0.128ns route)
                                                       (82.3% logic, 17.7% route)

  Minimum Clock Path at Fast Process Corner: p2l_clk_p_i to gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M20.I                  Tiopi                 0.457   p2l_clk_p_i
                                                         p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.139   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        0.163   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.005   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        1.607   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.506   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.122   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.306   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -4.009   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.671   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.110   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    ILOGIC_X27Y79.CLK0     net (fanout=41)       0.586   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        1.663ns (-1.550ns logic, 3.213ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained OFFSET OUT AFTER analysis for clock 
"gnum_interface_block.io_clk" 

 20 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.684ns.
--------------------------------------------------------------------------------
Offset:                 7.684ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N (FF)
  Destination:          l2p_clk_n_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y60.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N to l2p_clk_n_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y60.OQ     Toscko_OQ             0.938   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N
    K22.PAD              Tioop                 1.671   l2p_clk_n_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out/N
                                                       l2p_clk_n_o
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (2.609ns logic, 0.233ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------
Offset:                 7.644ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m (FF)
  Destination:          l2p_clk_p_o (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 1)
  Clock Path Delay:     4.546ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y61.CLK0     net (fanout=41)       1.523   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.546ns (-0.345ns logic, 4.891ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m to l2p_clk_p_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y61.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m
    K21.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_clk_out.tx_data_out(0)
    K21.PAD              Tioop                 1.671   l2p_clk_p_o
                                                       gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.io_clk_out
                                                       l2p_clk_p_o
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (2.569ns logic, 0.233ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------
Offset:                 7.578ns (clock path + data path + uncertainty)
  Source:               gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m (FF)
  Destination:          l2p_data_o(6) (PAD)
  Source Clock:         gnum_interface_block.io_clk rising at 0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.530ns (Levels of Logic = 7)
  Clock Uncertainty:    0.296ns

  Clock Uncertainty:          0.296ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.115ns
    Phase Error (PE):           0.233ns

  Maximum Clock Path at Slow Process Corner: p2l_clk_n_i to gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    M19.PADOUT             Tiopp                 0.000   p2l_clk_n_i
                                                         p2l_clk_n_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.DIFFI_IN           net (fanout=1)        0.001   gnum_interface_block.cmp_clk_in.iob_clk_in/SLAVEBUF.DIFFIN
    M20.I                  Tiodi                 0.950   p2l_clk_p_i
                                                         gnum_interface_block.cmp_clk_in.iob_clk_in/IBUFDS
                                                         ProtoComp353.IMUX.1
    IODELAY_X27Y62.IDATAIN net (fanout=2)        0.141   gnum_interface_block.cmp_clk_in.rx_clk_in
    IODELAY_X27Y62.DATAOUT Tioddo_IDATAIN        2.187   gnum_interface_block.cmp_clk_in.iodelay_s
                                                         gnum_interface_block.cmp_clk_in.iodelay_s
    ILOGIC_X27Y62.DDLY     net (fanout=1)        0.007   gnum_interface_block.cmp_clk_in.ddly_s
    ILOGIC_X27Y62.DFB      Tisdo_DDLY_DFB        2.550   gnum_interface_block.cmp_clk_in.iserdes_s
                                                         gnum_interface_block.cmp_clk_in.iserdes_s
    BUFIO2_X4Y21.I         net (fanout=1)        0.699   gnum_interface_block.cmp_clk_in.P_clk
    BUFIO2_X4Y21.DIVCLK    Tbufcko_DIVCLK        0.111   gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
                                                         gnum_interface_block.cmp_clk_in.P_clk_bufio2_inst
    PLL_ADV_X0Y2.CLKIN1    net (fanout=1)        0.548   gnum_interface_block.cmp_clk_in.buf_P_clk
    PLL_ADV_X0Y2.CLKOUT0   Tpllcko_CLK          -6.388   gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
                                                         gnum_interface_block.cmp_clk_in.rx_pll_adv_inst
    BUFPLL_X2Y2.PLLIN      net (fanout=1)        1.972   gnum_interface_block.un1_cmp_clk_in
    BUFPLL_X2Y2.IOCLK      Tbufco_PLLINIOCLK     0.245   gnum_interface_block.cmp_clk_in.rx_bufpll_inst
                                                         gnum_interface_block.cmp_clk_in.rx_bufpll_inst
    OLOGIC_X27Y40.CLK0     net (fanout=41)       1.507   gnum_interface_block.io_clk
    ---------------------------------------------------  ---------------------------
    Total                                        4.530ns (-0.345ns logic, 4.875ns route)

  Maximum Data Path at Slow Process Corner: gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m to l2p_data_o(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y40.OQ     Toscko_OQ             0.898   gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m
    W22.O                net (fanout=1)        0.233   gnum_interface_block.cmp_l2p_ser.cmp_data_out.tx_data_out(6)
    W22.PAD              Tioop                 1.621   l2p_data_o(6)
                                                       gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.io_clk_out
                                                       l2p_data_o(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (2.519ns logic, 0.233ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 13412 paths analyzed, 8205 endpoints analyzed, 233 failing endpoints
 233 timing errors detected. (0 setup errors, 233 hold errors)
 Minimum period is  16.563ns.
--------------------------------------------------------------------------------
Delay:                  16.563ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          acam_timing_block.start_from_fpga (FF)
  Data Path Delay:      16.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.351ns (3.287 - 2.936)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to acam_timing_block.start_from_fpga
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X15Y86.D2      net (fanout=47)       3.553   clks_rsts_mgment.inv_reset
    SLICE_X15Y86.D       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    OLOGIC_X24Y1.SR      net (fanout=345)     11.964   clks_rsts_mgment.inv_reset_i
    OLOGIC_X24Y1.CLK0    Tosrck                0.695   start_from_fpga_o_c
                                                       acam_timing_block.start_from_fpga
    -------------------------------------------------  ---------------------------
    Total                                     16.879ns (1.362ns logic, 15.517ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Delay:                  16.430ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          data_engine_block.acam_config_rdbk_7[29] (FF)
  Data Path Delay:      16.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (2.888 - 2.936)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to data_engine_block.acam_config_rdbk_7[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X15Y86.D2      net (fanout=47)       3.553   clks_rsts_mgment.inv_reset
    SLICE_X15Y86.D       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    SLICE_X18Y7.SR       net (fanout=345)     11.685   clks_rsts_mgment.inv_reset_i
    SLICE_X18Y7.CLK      Tsrck                 0.442   acam_config_rdbk_7(31)
                                                       data_engine_block.acam_config_rdbk_7[29]
    -------------------------------------------------  ---------------------------
    Total                                     16.347ns (1.109ns logic, 15.238ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Delay:                  16.427ns (data path - clock path skew + uncertainty)
  Source:               clks_rsts_mgment.general_poreset.count_done (FF)
  Destination:          data_engine_block.acam_config_rdbk_7[31] (FF)
  Data Path Delay:      16.344ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (2.888 - 2.936)
  Source Clock:         spec_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks_rsts_mgment.general_poreset.count_done to data_engine_block.acam_config_rdbk_7[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.408   clks_rsts_mgment.inv_reset
                                                       clks_rsts_mgment.general_poreset.count_done
    SLICE_X15Y86.D2      net (fanout=47)       3.553   clks_rsts_mgment.inv_reset
    SLICE_X15Y86.D       Tilo                  0.259   clks_rsts_mgment.inv_reset_i
                                                       clks_rsts_mgment.general_poreset.count_done_RNIGD6
    SLICE_X18Y7.SR       net (fanout=345)     11.685   clks_rsts_mgment.inv_reset_i
    SLICE_X18Y7.CLK      Tsrck                 0.439   acam_config_rdbk_7(31)
                                                       data_engine_block.acam_config_rdbk_7[31]
    -------------------------------------------------  ---------------------------
    Total                                     16.344ns (1.106ns logic, 15.238ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Hold Paths: Unconstrained path analysis 
--------------------------------------------------------------------------------
Slack (hold path):      -1.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.309ns (1.555 - 0.246)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8 to gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.AQ       Tcko                  0.198   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8
    SLICE_X0Y30.AX       net (fanout=1)        0.208   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>
    SLICE_X0Y30.CLK      Tckdi       (-Th)    -0.048   gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<8>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.246ns logic, 0.208ns route)
                                                       (54.2% logic, 45.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.156ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.307ns (1.558 - 0.251)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7 to gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y14.DQ      Tcko                  0.200   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7
    SLICE_X53Y13.DX      net (fanout=1)        0.200   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>
    SLICE_X53Y13.CLK     Tckdi       (-Th)    -0.059   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.259ns logic, 0.200ns route)
                                                       (56.4% logic, 43.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      -1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Positive Clock Path Skew: 1.308ns (1.558 - 0.250)
  Source Clock:         gnum_interface_block.sys_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.308ns

  Clock Uncertainty:          0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.233ns

  Minimum Data Path at Fast Process Corner: gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8 to gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y13.AQ      Tcko                  0.200   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8
    SLICE_X52Y13.DX      net (fanout=1)        0.222   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>
    SLICE_X52Y13.CLK     Tckdi       (-Th)    -0.041   gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>
                                                       gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.241ns logic, 0.222ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gnum_interface_block_cmp_clk_in_buf_P_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gnum_interface_block_cmp_clk|      5.000ns|      2.800ns|      5.526ns|            0|            1|            0|        28222|
|_in_buf_P_clk                  |             |             |             |             |             |             |             |
| TS_gnum_interface_block_un1_cm|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| p_clk_in                      |             |             |             |             |             |             |             |
| TS_gnum_interface_block_cmp_cl|      5.000ns|      5.526ns|          N/A|            1|            0|        28222|            0|
| k_in_rx_pllout_x1_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock p2l_clk_n_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.283(R)|      FAST  |    2.544(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.870(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.938(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.757(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.810(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.747(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.736(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.799(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.820(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.850(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.845(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |   11.538(R)|      SLOW  |    0.469(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock p2l_clk_p_i
---------------+------------+------------+------------+------------+----------------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                            | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)           | Phase  |
---------------+------------+------------+------------+------------+----------------------------+--------+
l2p_rdy_i      |   -0.283(R)|      FAST  |    2.543(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(0)  |   -0.001(R)|      FAST  |    2.869(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
l_wr_rdy_i(1)  |   -0.037(R)|      FAST  |    2.937(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p2l_data_i(0)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(1)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(2)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(3)  |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(4)  |   -0.652(R)|      FAST  |    3.756(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(5)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(6)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(7)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(8)  |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(9)  |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(10) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(11) |   -0.673(R)|      FAST  |    3.809(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(12) |   -0.642(R)|      FAST  |    3.746(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(13) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(14) |   -0.631(R)|      FAST  |    3.735(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_data_i(15) |   -0.662(R)|      FAST  |    3.798(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_dframe_i   |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p2l_valid_i    |   -0.683(R)|      FAST  |    3.819(R)|      SLOW  |gnum_interface_block.io_clk |   0.000|
p_rd_d_rdy_i(0)|    0.019(R)|      FAST  |    2.849(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
p_rd_d_rdy_i(1)|    0.024(R)|      FAST  |    2.844(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
rst_n_a_i      |   11.539(R)|      SLOW  |    0.468(R)|      SLOW  |gnum_interface_block.sys_clk|   1.250|
---------------+------------+------------+------------+------------+----------------------------+--------+

Setup/Hold to clock spec_clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n_a_i   |    6.867(R)|      SLOW  |   -1.104(R)|      SLOW  |spec_clk          |   0.000|
spec_aux0_i |    1.087(R)|      FAST  |    1.278(R)|      SLOW  |spec_clk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_n_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
data_bus_io(0) |    4.142(R)|      SLOW  |    0.124(R)|      SLOW  |clk               |   0.000|
data_bus_io(1) |    4.013(R)|      SLOW  |    0.033(R)|      SLOW  |clk               |   0.000|
data_bus_io(2) |    4.395(R)|      SLOW  |   -0.001(R)|      SLOW  |clk               |   0.000|
data_bus_io(3) |    4.424(R)|      SLOW  |    0.324(R)|      SLOW  |clk               |   0.000|
data_bus_io(4) |    6.558(R)|      SLOW  |    0.054(R)|      SLOW  |clk               |   0.000|
data_bus_io(5) |    4.530(R)|      SLOW  |    0.023(R)|      SLOW  |clk               |   0.000|
data_bus_io(6) |    3.841(R)|      SLOW  |   -0.090(R)|      SLOW  |clk               |   0.000|
data_bus_io(7) |    4.432(R)|      SLOW  |    0.058(R)|      SLOW  |clk               |   0.000|
data_bus_io(8) |    6.064(R)|      SLOW  |   -0.236(R)|      SLOW  |clk               |   0.000|
data_bus_io(9) |    4.986(R)|      SLOW  |   -0.172(R)|      SLOW  |clk               |   0.000|
data_bus_io(10)|    5.072(R)|      SLOW  |    0.028(R)|      SLOW  |clk               |   0.000|
data_bus_io(11)|    4.859(R)|      SLOW  |    0.077(R)|      SLOW  |clk               |   0.000|
data_bus_io(12)|    3.807(R)|      SLOW  |    0.508(R)|      SLOW  |clk               |   0.000|
data_bus_io(13)|    5.371(R)|      SLOW  |    0.406(R)|      SLOW  |clk               |   0.000|
data_bus_io(14)|    3.560(R)|      SLOW  |    0.463(R)|      SLOW  |clk               |   0.000|
data_bus_io(15)|    3.708(R)|      SLOW  |    0.653(R)|      SLOW  |clk               |   0.000|
data_bus_io(16)|    3.653(R)|      SLOW  |    0.476(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)|    3.816(R)|      SLOW  |    0.392(R)|      SLOW  |clk               |   0.000|
data_bus_io(18)|    4.275(R)|      SLOW  |    0.503(R)|      SLOW  |clk               |   0.000|
data_bus_io(19)|    3.859(R)|      SLOW  |    0.589(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)|    3.422(R)|      SLOW  |    0.074(R)|      SLOW  |clk               |   0.000|
data_bus_io(21)|    4.758(R)|      SLOW  |    0.295(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)|    4.790(R)|      SLOW  |    0.126(R)|      SLOW  |clk               |   0.000|
data_bus_io(23)|    4.289(R)|      SLOW  |   -0.046(R)|      SLOW  |clk               |   0.000|
data_bus_io(24)|    5.571(R)|      SLOW  |   -0.166(R)|      SLOW  |clk               |   0.000|
data_bus_io(25)|    5.219(R)|      SLOW  |   -0.152(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)|    4.913(R)|      SLOW  |   -0.305(R)|      SLOW  |clk               |   0.000|
data_bus_io(27)|    4.712(R)|      SLOW  |   -0.103(R)|      SLOW  |clk               |   0.000|
pll_ld_i       |   -0.429(R)|      FAST  |    1.803(R)|      SLOW  |clk               |   0.000|
spec_aux1_i    |    1.825(R)|      SLOW  |    1.386(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock tdc_clk_p_i
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
acam_refclk_i  |    0.125(R)|      SLOW  |    1.112(R)|      FAST  |clk               |   0.000|
data_bus_io(0) |    4.143(R)|      SLOW  |    0.123(R)|      SLOW  |clk               |   0.000|
data_bus_io(1) |    4.014(R)|      SLOW  |    0.032(R)|      SLOW  |clk               |   0.000|
data_bus_io(2) |    4.396(R)|      SLOW  |   -0.002(R)|      SLOW  |clk               |   0.000|
data_bus_io(3) |    4.425(R)|      SLOW  |    0.323(R)|      SLOW  |clk               |   0.000|
data_bus_io(4) |    6.559(R)|      SLOW  |    0.053(R)|      SLOW  |clk               |   0.000|
data_bus_io(5) |    4.531(R)|      SLOW  |    0.022(R)|      SLOW  |clk               |   0.000|
data_bus_io(6) |    3.842(R)|      SLOW  |   -0.091(R)|      SLOW  |clk               |   0.000|
data_bus_io(7) |    4.433(R)|      SLOW  |    0.057(R)|      SLOW  |clk               |   0.000|
data_bus_io(8) |    6.065(R)|      SLOW  |   -0.237(R)|      SLOW  |clk               |   0.000|
data_bus_io(9) |    4.987(R)|      SLOW  |   -0.173(R)|      SLOW  |clk               |   0.000|
data_bus_io(10)|    5.073(R)|      SLOW  |    0.027(R)|      SLOW  |clk               |   0.000|
data_bus_io(11)|    4.860(R)|      SLOW  |    0.076(R)|      SLOW  |clk               |   0.000|
data_bus_io(12)|    3.808(R)|      SLOW  |    0.507(R)|      SLOW  |clk               |   0.000|
data_bus_io(13)|    5.372(R)|      SLOW  |    0.405(R)|      SLOW  |clk               |   0.000|
data_bus_io(14)|    3.561(R)|      SLOW  |    0.462(R)|      SLOW  |clk               |   0.000|
data_bus_io(15)|    3.709(R)|      SLOW  |    0.652(R)|      SLOW  |clk               |   0.000|
data_bus_io(16)|    3.654(R)|      SLOW  |    0.475(R)|      SLOW  |clk               |   0.000|
data_bus_io(17)|    3.817(R)|      SLOW  |    0.391(R)|      SLOW  |clk               |   0.000|
data_bus_io(18)|    4.276(R)|      SLOW  |    0.502(R)|      SLOW  |clk               |   0.000|
data_bus_io(19)|    3.860(R)|      SLOW  |    0.588(R)|      SLOW  |clk               |   0.000|
data_bus_io(20)|    3.423(R)|      SLOW  |    0.073(R)|      SLOW  |clk               |   0.000|
data_bus_io(21)|    4.759(R)|      SLOW  |    0.294(R)|      SLOW  |clk               |   0.000|
data_bus_io(22)|    4.791(R)|      SLOW  |    0.125(R)|      SLOW  |clk               |   0.000|
data_bus_io(23)|    4.290(R)|      SLOW  |   -0.047(R)|      SLOW  |clk               |   0.000|
data_bus_io(24)|    5.572(R)|      SLOW  |   -0.167(R)|      SLOW  |clk               |   0.000|
data_bus_io(25)|    5.220(R)|      SLOW  |   -0.153(R)|      SLOW  |clk               |   0.000|
data_bus_io(26)|    4.914(R)|      SLOW  |   -0.306(R)|      SLOW  |clk               |   0.000|
data_bus_io(27)|    4.713(R)|      SLOW  |   -0.104(R)|      SLOW  |clk               |   0.000|
ef1_i          |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
ef2_i          |    0.165(R)|      SLOW  |    1.072(R)|      FAST  |clk               |   0.000|
int_flag_i     |    0.144(R)|      SLOW  |    1.093(R)|      FAST  |clk               |   0.000|
lf1_i          |    0.143(R)|      SLOW  |    1.094(R)|      FAST  |clk               |   0.000|
lf2_i          |    0.165(R)|      SLOW  |    1.072(R)|      FAST  |clk               |   0.000|
pll_ld_i       |   -0.429(R)|      FAST  |    1.802(R)|      SLOW  |clk               |   0.000|
spec_aux1_i    |    1.826(R)|      SLOW  |    1.385(R)|      SLOW  |clk               |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock p2l_clk_n_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
irq_p_o       |        12.332(R)|      SLOW  |         5.733(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_clk_n_o   |         7.684(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.644(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.569(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.578(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.952(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         7.576(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        14.534(R)|      SLOW  |         4.443(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        14.303(R)|      SLOW  |         6.995(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        14.277(R)|      SLOW  |         6.981(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         5.943(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock p2l_clk_p_i to Pad
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                            | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)           | Phase  |
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+
irq_p_o       |        12.331(R)|      SLOW  |         5.733(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_clk_n_o   |         7.683(R)|      SLOW  |         2.909(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_clk_p_o   |         7.643(R)|      SLOW  |         2.884(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(0) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(1) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(2) |         7.568(R)|      SLOW  |         2.812(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(3) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(4) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(5) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(6) |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(7) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(8) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(9) |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(10)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(11)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(12)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(13)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(14)|         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_data_o(15)|         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_dframe_o  |         7.577(R)|      SLOW  |         2.821(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
l2p_edb_o     |         5.951(R)|      SLOW  |         1.582(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
l2p_valid_o   |         7.575(R)|      SLOW  |         2.819(R)|      FAST  |gnum_interface_block.io_clk |   0.000|
p2l_rdy_o     |        14.533(R)|      SLOW  |         4.443(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(0) |        14.302(R)|      SLOW  |         6.995(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
p_wr_rdy_o(1) |        14.276(R)|      SLOW  |         6.981(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
rx_error_o    |         5.942(R)|      SLOW  |         1.573(R)|      FAST  |gnum_interface_block.sys_clk|   1.250|
--------------+-----------------+------------+-----------------+------------+----------------------------+--------+

Clock spec_clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
pll_cs_o    |         9.958(R)|      SLOW  |         5.225(R)|      FAST  |spec_clk          |   0.000|
pll_sclk_o  |         6.609(R)|      SLOW  |         3.127(R)|      FAST  |spec_clk          |   0.000|
pll_sdi_o   |        13.116(R)|      SLOW  |         5.699(R)|      FAST  |spec_clk          |   0.000|
spec_aux2_o |         6.453(R)|      SLOW  |         3.022(R)|      FAST  |spec_clk          |   0.000|
spec_aux3_o |         8.330(R)|      SLOW  |         4.383(R)|      FAST  |spec_clk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_n_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)     |        11.068(R)|      SLOW  |         5.739(R)|      FAST  |clk               |   0.000|
address_o(1)     |        11.561(R)|      SLOW  |         6.300(R)|      FAST  |clk               |   0.000|
address_o(2)     |        11.808(R)|      SLOW  |         6.520(R)|      FAST  |clk               |   0.000|
address_o(3)     |        11.740(R)|      SLOW  |         5.875(R)|      FAST  |clk               |   0.000|
data_bus_io(0)   |        15.162(R)|      SLOW  |         5.063(R)|      FAST  |clk               |   0.000|
data_bus_io(1)   |        15.175(R)|      SLOW  |         4.872(R)|      FAST  |clk               |   0.000|
data_bus_io(2)   |        15.107(R)|      SLOW  |         4.959(R)|      FAST  |clk               |   0.000|
data_bus_io(3)   |        15.442(R)|      SLOW  |         5.153(R)|      FAST  |clk               |   0.000|
data_bus_io(4)   |        16.297(R)|      SLOW  |         5.249(R)|      FAST  |clk               |   0.000|
data_bus_io(5)   |        16.040(R)|      SLOW  |         4.766(R)|      FAST  |clk               |   0.000|
data_bus_io(6)   |        16.857(R)|      SLOW  |         5.451(R)|      FAST  |clk               |   0.000|
data_bus_io(7)   |        16.641(R)|      SLOW  |         4.775(R)|      FAST  |clk               |   0.000|
data_bus_io(8)   |        15.671(R)|      SLOW  |         4.910(R)|      FAST  |clk               |   0.000|
data_bus_io(9)   |        15.854(R)|      SLOW  |         4.773(R)|      FAST  |clk               |   0.000|
data_bus_io(10)  |        15.579(R)|      SLOW  |         4.891(R)|      FAST  |clk               |   0.000|
data_bus_io(11)  |        15.665(R)|      SLOW  |         4.988(R)|      FAST  |clk               |   0.000|
data_bus_io(12)  |        17.982(R)|      SLOW  |         5.193(R)|      FAST  |clk               |   0.000|
data_bus_io(13)  |        18.397(R)|      SLOW  |         5.161(R)|      FAST  |clk               |   0.000|
data_bus_io(14)  |        17.847(R)|      SLOW  |         5.262(R)|      FAST  |clk               |   0.000|
data_bus_io(15)  |        17.594(R)|      SLOW  |         5.115(R)|      FAST  |clk               |   0.000|
data_bus_io(16)  |        18.270(R)|      SLOW  |         5.058(R)|      FAST  |clk               |   0.000|
data_bus_io(17)  |        17.280(R)|      SLOW  |         5.313(R)|      FAST  |clk               |   0.000|
data_bus_io(18)  |        18.285(R)|      SLOW  |         5.108(R)|      FAST  |clk               |   0.000|
data_bus_io(19)  |        17.656(R)|      SLOW  |         5.102(R)|      FAST  |clk               |   0.000|
data_bus_io(20)  |        18.208(R)|      SLOW  |         4.989(R)|      FAST  |clk               |   0.000|
data_bus_io(21)  |        17.596(R)|      SLOW  |         5.200(R)|      FAST  |clk               |   0.000|
data_bus_io(22)  |        16.992(R)|      SLOW  |         4.945(R)|      FAST  |clk               |   0.000|
data_bus_io(23)  |        17.901(R)|      SLOW  |         4.960(R)|      FAST  |clk               |   0.000|
data_bus_io(24)  |        15.711(R)|      SLOW  |         4.745(R)|      FAST  |clk               |   0.000|
data_bus_io(25)  |        16.947(R)|      SLOW  |         4.831(R)|      FAST  |clk               |   0.000|
data_bus_io(26)  |        15.613(R)|      SLOW  |         5.280(R)|      FAST  |clk               |   0.000|
data_bus_io(27)  |        16.255(R)|      SLOW  |         5.498(R)|      FAST  |clk               |   0.000|
spec_aux4_o      |         6.639(R)|      SLOW  |         3.210(R)|      FAST  |clk               |   0.000|
spec_aux5_o      |         8.152(R)|      SLOW  |         4.347(R)|      FAST  |clk               |   0.000|
spec_led_green_o |        12.887(R)|      SLOW  |         7.266(R)|      FAST  |clk               |   0.000|
spec_led_red_o   |         6.810(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         6.752(R)|      SLOW  |         3.322(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         6.754(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o  |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o  |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o  |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o  |         6.755(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         6.804(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock tdc_clk_p_i to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
address_o(0)     |        11.067(R)|      SLOW  |         5.739(R)|      FAST  |clk               |   0.000|
address_o(1)     |        11.560(R)|      SLOW  |         6.300(R)|      FAST  |clk               |   0.000|
address_o(2)     |        11.807(R)|      SLOW  |         6.520(R)|      FAST  |clk               |   0.000|
address_o(3)     |        11.739(R)|      SLOW  |         5.875(R)|      FAST  |clk               |   0.000|
cs_n_o           |         6.827(R)|      SLOW  |         3.348(R)|      FAST  |clk               |   0.000|
data_bus_io(0)   |        15.161(R)|      SLOW  |         5.063(R)|      FAST  |clk               |   0.000|
data_bus_io(1)   |        15.174(R)|      SLOW  |         4.872(R)|      FAST  |clk               |   0.000|
data_bus_io(2)   |        15.106(R)|      SLOW  |         4.959(R)|      FAST  |clk               |   0.000|
data_bus_io(3)   |        15.441(R)|      SLOW  |         5.153(R)|      FAST  |clk               |   0.000|
data_bus_io(4)   |        16.296(R)|      SLOW  |         5.249(R)|      FAST  |clk               |   0.000|
data_bus_io(5)   |        16.039(R)|      SLOW  |         4.766(R)|      FAST  |clk               |   0.000|
data_bus_io(6)   |        16.856(R)|      SLOW  |         5.451(R)|      FAST  |clk               |   0.000|
data_bus_io(7)   |        16.640(R)|      SLOW  |         4.775(R)|      FAST  |clk               |   0.000|
data_bus_io(8)   |        15.670(R)|      SLOW  |         4.910(R)|      FAST  |clk               |   0.000|
data_bus_io(9)   |        15.853(R)|      SLOW  |         4.773(R)|      FAST  |clk               |   0.000|
data_bus_io(10)  |        15.578(R)|      SLOW  |         4.891(R)|      FAST  |clk               |   0.000|
data_bus_io(11)  |        15.664(R)|      SLOW  |         4.988(R)|      FAST  |clk               |   0.000|
data_bus_io(12)  |        17.981(R)|      SLOW  |         5.193(R)|      FAST  |clk               |   0.000|
data_bus_io(13)  |        18.396(R)|      SLOW  |         5.161(R)|      FAST  |clk               |   0.000|
data_bus_io(14)  |        17.846(R)|      SLOW  |         5.262(R)|      FAST  |clk               |   0.000|
data_bus_io(15)  |        17.593(R)|      SLOW  |         5.115(R)|      FAST  |clk               |   0.000|
data_bus_io(16)  |        18.269(R)|      SLOW  |         5.058(R)|      FAST  |clk               |   0.000|
data_bus_io(17)  |        17.279(R)|      SLOW  |         5.313(R)|      FAST  |clk               |   0.000|
data_bus_io(18)  |        18.284(R)|      SLOW  |         5.108(R)|      FAST  |clk               |   0.000|
data_bus_io(19)  |        17.655(R)|      SLOW  |         5.102(R)|      FAST  |clk               |   0.000|
data_bus_io(20)  |        18.207(R)|      SLOW  |         4.989(R)|      FAST  |clk               |   0.000|
data_bus_io(21)  |        17.595(R)|      SLOW  |         5.200(R)|      FAST  |clk               |   0.000|
data_bus_io(22)  |        16.991(R)|      SLOW  |         4.945(R)|      FAST  |clk               |   0.000|
data_bus_io(23)  |        17.900(R)|      SLOW  |         4.960(R)|      FAST  |clk               |   0.000|
data_bus_io(24)  |        15.710(R)|      SLOW  |         4.745(R)|      FAST  |clk               |   0.000|
data_bus_io(25)  |        16.946(R)|      SLOW  |         4.831(R)|      FAST  |clk               |   0.000|
data_bus_io(26)  |        15.612(R)|      SLOW  |         5.280(R)|      FAST  |clk               |   0.000|
data_bus_io(27)  |        16.254(R)|      SLOW  |         5.498(R)|      FAST  |clk               |   0.000|
mute_inputs_o    |         6.813(R)|      SLOW  |         3.334(R)|      FAST  |clk               |   0.000|
rd_n_o           |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
spec_aux4_o      |         6.638(R)|      SLOW  |         3.210(R)|      FAST  |clk               |   0.000|
spec_aux5_o      |         8.151(R)|      SLOW  |         4.347(R)|      FAST  |clk               |   0.000|
spec_led_green_o |        12.886(R)|      SLOW  |         7.266(R)|      FAST  |clk               |   0.000|
spec_led_red_o   |         6.809(R)|      SLOW  |         3.380(R)|      FAST  |clk               |   0.000|
start_from_fpga_o|         6.751(R)|      SLOW  |         3.322(R)|      FAST  |clk               |   0.000|
tdc_led_status_o |         6.753(R)|      SLOW  |         3.324(R)|      FAST  |clk               |   0.000|
tdc_led_trig1_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig2_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig3_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig4_o  |         6.754(R)|      SLOW  |         3.325(R)|      FAST  |clk               |   0.000|
tdc_led_trig5_o  |         6.803(R)|      SLOW  |         3.374(R)|      FAST  |clk               |   0.000|
term_en_1_o      |         6.828(R)|      SLOW  |         3.349(R)|      FAST  |clk               |   0.000|
term_en_2_o      |         6.763(R)|      SLOW  |         3.284(R)|      FAST  |clk               |   0.000|
term_en_3_o      |         6.763(R)|      SLOW  |         3.284(R)|      FAST  |clk               |   0.000|
term_en_4_o      |         6.833(R)|      SLOW  |         3.354(R)|      FAST  |clk               |   0.000|
term_en_5_o      |         6.834(R)|      SLOW  |         3.355(R)|      FAST  |clk               |   0.000|
wr_n_o           |         6.829(R)|      SLOW  |         3.350(R)|      FAST  |clk               |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.526|    5.270|         |         |
p2l_clk_p_i    |    5.526|    5.269|         |         |
tdc_clk_n_i    |    5.149|         |         |         |
tdc_clk_p_i    |    5.149|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    5.526|    5.271|         |         |
p2l_clk_p_i    |    5.526|    5.270|         |         |
tdc_clk_n_i    |    5.149|         |         |         |
tdc_clk_p_i    |    5.149|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock spec_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
spec_clk_i     |    7.016|         |         |         |
tdc_clk_n_i    |    2.408|         |         |         |
tdc_clk_p_i    |    2.408|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   10.811|         |         |         |
p2l_clk_p_i    |   10.811|         |         |         |
spec_clk_i     |   16.563|         |         |         |
tdc_clk_n_i    |    9.912|         |         |         |
tdc_clk_p_i    |    9.912|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |   10.811|         |         |         |
p2l_clk_p_i    |   10.811|         |         |         |
spec_clk_i     |   16.563|         |         |         |
tdc_clk_n_i    |    9.912|         |         |         |
tdc_clk_p_i    |    9.912|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "pll_cs_o" OFFSET = OUT 48 ns AFTER COMP "spec_clk_i";
Bus Skew: 6.507 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
pll_cs_o                                       |        9.958|      SLOW  |        5.225|      FAST  |         3.349|
pll_sclk_o                                     |        6.609|      SLOW  |        3.127|      FAST  |         0.000|
pll_sdi_o                                      |       13.116|      SLOW  |        5.699|      FAST  |         6.507|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "start_from_fpga_o" OFFSET = OUT 6 ns AFTER COMP "tdc_clk_p_i";
Bus Skew: 0.071 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
cs_n_o                                         |        6.827|      SLOW  |        3.348|      FAST  |         0.064|
mute_inputs_o                                  |        6.813|      SLOW  |        3.334|      FAST  |         0.050|
rd_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.066|
term_en_1_o                                    |        6.828|      SLOW  |        3.349|      FAST  |         0.065|
term_en_2_o                                    |        6.763|      SLOW  |        3.284|      FAST  |         0.000|
term_en_3_o                                    |        6.763|      SLOW  |        3.284|      FAST  |         0.000|
term_en_4_o                                    |        6.833|      SLOW  |        3.354|      FAST  |         0.070|
term_en_5_o                                    |        6.834|      SLOW  |        3.355|      FAST  |         0.071|
wr_n_o                                         |        6.829|      SLOW  |        3.350|      FAST  |         0.066|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 243  Score: 150839  (Setup/Max: 7845, Hold: 142994)

Constraints cover 169034 paths, 0 nets, and 21460 connections

Design statistics:
   Minimum period:  16.563ns{1}   (Maximum frequency:  60.376MHz)
   Maximum path delay from/to any node:  15.269ns
   Minimum input required time before clock:  11.539ns
   Maximum output delay after clock:  14.534ns
   Minimum output required time after clock:  13.116ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  4 11:46:54 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 572 MB



