Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Sun Aug 17 19:21:39 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : can_test_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  4           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.198        0.000                      0                 2767        0.023        0.000                      0                 2767        0.500        0.000                       0                  1335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_can_test_clk_wiz_0_2  {0.000 4.999}        9.999           100.010         
  clk_out2_can_test_clk_wiz_0_2  {0.000 20.831}       41.662          24.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_can_test_clk_wiz_0_2        7.198        0.000                      0                 1775        0.026        0.000                      0                 1775        4.457        0.000                       0                   877  
  clk_out2_can_test_clk_wiz_0_2       37.833        0.000                      0                  849        0.023        0.000                      0                  849       20.289        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2        7.407        0.000                      0                  143        0.134        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_can_test_clk_wiz_0_2                                 
(none)                         clk_out2_can_test_clk_wiz_0_2                                 
(none)                                                        clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.176ns (6.902%)  route 2.374ns (93.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.315 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.653ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.403     5.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.592    13.315    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[7]/C
                         clock pessimism             -0.476    12.839    
                         clock uncertainty           -0.062    12.777    
    SLICE_X89Y57         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    12.703    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[7]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.176ns (6.902%)  route 2.374ns (93.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.315 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.653ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.403     5.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.592    13.315    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg/C
                         clock pessimism             -0.476    12.839    
                         clock uncertainty           -0.062    12.777    
    SLICE_X89Y57         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    12.703    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_SYNC_ECR_ACK_I_reg
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[10]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[1]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[2]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[5]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[5]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.176ns (7.020%)  route 2.331ns (92.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns = ( 13.309 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.971     5.002    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/scndry_reset2
    SLICE_X90Y56         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.102 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/errgen.IC_REG_ECR_I[0]_i_1/O
                         net (fo=17, routed)          0.360     5.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SR[0]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585    13.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]/C
                         clock pessimism             -0.476    12.832    
                         clock uncertainty           -0.062    12.771    
    SLICE_X89Y56         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    12.697    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[8]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  7.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.589ns (routing 0.653ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.716ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.589     3.314    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X92Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.372 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.071     3.443    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[1]_2[1]
    SLICE_X92Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.807     2.988    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X92Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/C
                         clock pessimism              0.366     3.354    
    SLICE_X92Y63         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.416    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.058ns (28.122%)  route 0.148ns (71.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.581ns (routing 0.653ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.716ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.581     3.305    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X90Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.363 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/Q
                         net (fo=3, routed)           0.148     3.512    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_rdata[22]
    SLICE_X91Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.809     2.990    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X91Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[22]/C
                         clock pessimism              0.431     3.422    
    SLICE_X91Y70         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     3.484    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.484    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.489%)  route 0.072ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      1.591ns (routing 0.653ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.716ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.591     3.316    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X94Y62         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y62         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.374 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata_reg[25]/Q
                         net (fo=3, routed)           0.072     3.446    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[23]
    SLICE_X94Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.809     2.990    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X94Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/C
                         clock pessimism              0.366     3.356    
    SLICE_X94Y62         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.418    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.216%)  route 0.062ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.435ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.938    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.978 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[3]/Q
                         net (fo=1, routed)           0.062     2.040    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X90Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.099     1.714    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X90Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism              0.241     1.956    
    SLICE_X90Y68         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.003    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_IER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.340%)  route 0.120ns (66.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.597ns (routing 0.653ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.716ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.597     3.322    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     3.382 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[22]/Q
                         net (fo=3, routed)           0.120     3.502    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_IER_I_reg[1]_1[9]
    SLICE_X91Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_IER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.789     2.971    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_IER_I_reg[2]/C
                         clock pessimism              0.431     3.402    
    SLICE_X91Y61         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.464    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_IER_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.464    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.041ns (38.318%)  route 0.066ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.435ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.938    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y67         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.979 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[8]/Q
                         net (fo=1, routed)           0.066     2.045    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X90Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.099     1.714    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X90Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism              0.241     1.956    
    SLICE_X90Y68         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.003    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.058ns (26.662%)  route 0.160ns (73.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.096ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      1.597ns (routing 0.653ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.716ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.597     3.322    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y60         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.380 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[28]/Q
                         net (fo=6, routed)           0.160     3.539    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[3]
    RAMB36_X12Y12        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.915     3.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X12Y12        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.429     3.525    
    RAMB36_X12Y12        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.028     3.497    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.058ns (26.346%)  route 0.162ns (73.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.575ns (routing 0.653ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.716ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.575     3.300    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X90Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y68         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.358 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/Q
                         net (fo=3, routed)           0.162     3.520    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_rdata[24]
    SLICE_X92Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.804     2.985    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X92Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW2_reg[24]/C
                         clock pessimism              0.431     3.417    
    SLICE_X92Y70         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.477    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW2_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      0.977ns (routing 0.392ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.977     1.939    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X89Y72         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.978 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/Q
                         net (fo=3, routed)           0.027     2.005    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read
    SLICE_X89Y72         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.020 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_i_1/O
                         net (fo=1, routed)           0.015     2.035    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.102     1.717    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X89Y72         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg/C
                         clock pessimism              0.228     1.945    
    SLICE_X89Y72         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.991    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/last_read_reg
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.974ns (routing 0.392ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.435ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.974     1.937    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X89Y71         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.976 r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/Q
                         net (fo=5, routed)           0.027     2.002    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_BVALID
    SLICE_X89Y71         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.017 r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_2/O
                         net (fo=1, routed)           0.015     2.032    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_i_2_n_0
    SLICE_X89Y71         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.097     1.713    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X89Y71         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
                         clock pessimism              0.230     1.943    
    SLICE_X89Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.989    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y2    can_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         9.999       8.935      SLICE_X87Y74   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X90Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X91Y71   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X92Y72   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X92Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[12]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X87Y74   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X87Y74   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X90Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X90Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X87Y74   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X87Y74   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X90Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X90Y70   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       37.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.833ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.781ns (49.791%)  route 1.796ns (50.209%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 44.973 - 41.662 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.705ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.642ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.849     3.037    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X12Y12        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y12        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      0.857     3.894 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[31]
                         net (fo=2, routed)           0.348     4.242    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/D[3]
    SLICE_X95Y61         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.388 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.009     4.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X95Y61         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     4.460 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.424     4.884    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X90Y62         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.034 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.045     5.079    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X90Y62         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     5.177 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.097     5.274    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X88Y62         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     5.326 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.148     5.474    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X88Y59         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.562 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.451     6.013    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X91Y54         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.136 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.096     6.232    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X91Y54         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     6.284 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.120     6.404    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X91Y54         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.556 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.058     6.614    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X91Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.580    44.973    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.475    44.498    
                         clock uncertainty           -0.076    44.422    
    SLICE_X91Y54         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    44.447    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.447    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 37.833    

Slack (MET) :             37.879ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.825ns (22.664%)  route 2.815ns (77.336%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 44.965 - 41.662 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.705ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.642ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.731     2.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X86Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.998 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/Q
                         net (fo=9, routed)           1.182     4.180    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/BSP_IC_CRC_ERROR_I_i_2[4]
    SLICE_X86Y62         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.269 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/BSP_IC_CRC_ERROR_I_i_4/O
                         net (fo=2, routed)           0.098     4.367    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[0]_0
    SLICE_X86Y62         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     4.466 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_9/O
                         net (fo=1, routed)           0.165     4.631    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_9_n_0
    SLICE_X86Y57         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.778 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_5/O
                         net (fo=2, routed)           0.277     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I_reg[1]_0
    SLICE_X88Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.094 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_2/O
                         net (fo=6, routed)           0.098     5.192    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]_1
    SLICE_X88Y52         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     5.303 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[3]_i_3/O
                         net (fo=2, routed)           0.176     5.479    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]_0
    SLICE_X88Y52         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     5.582 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[7]_i_5/O
                         net (fo=4, routed)           0.232     5.814    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]_0
    SLICE_X88Y56         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     5.972 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[5]_i_1/O
                         net (fo=2, routed)           0.588     6.560    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I2[5]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.572    44.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]/C
                         clock pessimism             -0.475    44.490    
                         clock uncertainty           -0.076    44.414    
    SLICE_X89Y56         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    44.439    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[2]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                 37.879    

Slack (MET) :             37.893ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.811ns (51.292%)  route 1.720ns (48.708%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 44.938 - 41.662 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.705ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.642ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.847     3.035    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X12Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.998 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.319     4.317    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X95Y83         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.465 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.011     4.476    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X95Y83         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.064     4.540 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_21/O
                         net (fo=1, routed)           0.553     5.093    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_3
    SLICE_X94Y94         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     5.234 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.169     5.403    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X92Y95         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.438 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.057     5.495    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X92Y95         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.643 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.310     5.954    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X92Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.051 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.147     6.198    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X93Y86         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     6.323 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.094     6.417    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X93Y86         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     6.507 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.059     6.566    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X93Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.545    44.938    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.427    44.510    
                         clock uncertainty           -0.076    44.434    
    SLICE_X93Y86         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    44.459    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.459    
                         arrival time                          -6.566    
  -------------------------------------------------------------------
                         slack                                 37.893    

Slack (MET) :             37.942ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.774ns (50.951%)  route 1.708ns (49.049%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns = ( 44.938 - 41.662 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.847ns (routing 0.705ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.642ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.847     3.035    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X12Y16        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.998 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.319     4.317    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/TXE_DATA[31]
    SLICE_X95Y83         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     4.465 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.011     4.476    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X95Y83         MUXF7 (Prop_F7MUX_EF_SLICEL_I0_O)
                                                      0.064     4.540 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_21/O
                         net (fo=1, routed)           0.553     5.093    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_3
    SLICE_X94Y94         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     5.234 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10/O
                         net (fo=1, routed)           0.169     5.403    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_10_n_0
    SLICE_X92Y95         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.438 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.057     5.495    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X92Y95         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.643 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.310     5.954    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X92Y87         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.051 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.138     6.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X93Y86         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.277 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.092     6.369    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X93Y86         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.459 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.058     6.517    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X93Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.545    44.938    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.427    44.510    
                         clock uncertainty           -0.076    44.434    
    SLICE_X93Y86         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    44.459    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.459    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                 37.942    

Slack (MET) :             37.972ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 1.667ns (48.488%)  route 1.771ns (51.512%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns = ( 44.973 - 41.662 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.849ns (routing 0.705ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.642ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.849     3.037    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X12Y12        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y12        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[31])
                                                      0.857     3.894 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[31]
                         net (fo=2, routed)           0.348     4.242    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/D[3]
    SLICE_X95Y61         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     4.388 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41/O
                         net (fo=1, routed)           0.009     4.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_41_n_0
    SLICE_X95Y61         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     4.460 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_36/O
                         net (fo=1, routed)           0.424     4.884    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_1
    SLICE_X90Y62         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.034 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18/O
                         net (fo=1, routed)           0.045     5.079    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_18_n_0
    SLICE_X90Y62         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098     5.177 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.097     5.274    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X88Y62         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     5.326 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.148     5.474    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X88Y59         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     5.562 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.451     6.013    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X91Y54         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     6.136 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.098     6.234    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X91Y54         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     6.287 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.092     6.379    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X91Y54         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     6.416 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.059     6.475    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X91Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.580    44.973    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.475    44.498    
                         clock uncertainty           -0.076    44.422    
    SLICE_X91Y54         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    44.447    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.447    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 37.972    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.829ns (25.691%)  route 2.398ns (74.309%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 44.948 - 41.662 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.705ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.642ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.755     2.943    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X87Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.022 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/Q
                         net (fo=4, routed)           0.218     3.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/p_0_in3_in
    SLICE_X87Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.392 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6/O
                         net (fo=1, routed)           0.230     3.622    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6_n_0
    SLICE_X87Y54         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.780 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_5/O
                         net (fo=17, routed)          0.520     4.300    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RTR_I_reg_0
    SLICE_X88Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.339 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7/O
                         net (fo=3, routed)           0.365     4.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7_n_0
    SLICE_X87Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.794 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=5, routed)           0.122     4.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X88Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.968 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3/O
                         net (fo=9, routed)           0.254     5.222    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3_n_0
    SLICE_X86Y59         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.161     5.383 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7/O
                         net (fo=1, routed)           0.227     5.610    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7_n_0
    SLICE_X88Y60         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.708 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.462     6.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.555    44.948    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/C
                         clock pessimism             -0.475    44.473    
                         clock uncertainty           -0.076    44.397    
    SLICE_X89Y62         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    44.323    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]
  -------------------------------------------------------------------
                         required time                         44.323    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.829ns (25.691%)  route 2.398ns (74.309%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 44.948 - 41.662 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.705ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.642ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.755     2.943    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X87Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.022 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/Q
                         net (fo=4, routed)           0.218     3.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/p_0_in3_in
    SLICE_X87Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.392 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6/O
                         net (fo=1, routed)           0.230     3.622    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6_n_0
    SLICE_X87Y54         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.780 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_5/O
                         net (fo=17, routed)          0.520     4.300    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RTR_I_reg_0
    SLICE_X88Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.339 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7/O
                         net (fo=3, routed)           0.365     4.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7_n_0
    SLICE_X87Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.794 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=5, routed)           0.122     4.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X88Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.968 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3/O
                         net (fo=9, routed)           0.254     5.222    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3_n_0
    SLICE_X86Y59         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.161     5.383 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7/O
                         net (fo=1, routed)           0.227     5.610    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7_n_0
    SLICE_X88Y60         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.708 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.462     6.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.555    44.948    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                         clock pessimism             -0.475    44.473    
                         clock uncertainty           -0.076    44.397    
    SLICE_X89Y62         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    44.323    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]
  -------------------------------------------------------------------
                         required time                         44.323    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.153ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.829ns (25.691%)  route 2.398ns (74.309%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 44.948 - 41.662 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.705ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.642ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.755     2.943    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X87Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.022 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/Q
                         net (fo=4, routed)           0.218     3.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/p_0_in3_in
    SLICE_X87Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.392 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6/O
                         net (fo=1, routed)           0.230     3.622    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6_n_0
    SLICE_X87Y54         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.780 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_5/O
                         net (fo=17, routed)          0.520     4.300    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RTR_I_reg_0
    SLICE_X88Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.339 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7/O
                         net (fo=3, routed)           0.365     4.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7_n_0
    SLICE_X87Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.794 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=5, routed)           0.122     4.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X88Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.968 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3/O
                         net (fo=9, routed)           0.254     5.222    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3_n_0
    SLICE_X86Y59         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.161     5.383 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7/O
                         net (fo=1, routed)           0.227     5.610    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7_n_0
    SLICE_X88Y60         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.708 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.462     6.170    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.555    44.948    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                         clock pessimism             -0.475    44.473    
                         clock uncertainty           -0.076    44.397    
    SLICE_X89Y62         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    44.323    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
  -------------------------------------------------------------------
                         required time                         44.323    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                 38.153    

Slack (MET) :             38.156ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.829ns (25.699%)  route 2.397ns (74.301%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.288ns = ( 44.950 - 41.662 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.705ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.642ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.755     2.943    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X87Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y54         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.022 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_REG_I_reg[5]/Q
                         net (fo=4, routed)           0.218     3.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/p_0_in3_in
    SLICE_X87Y54         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.392 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6/O
                         net (fo=1, routed)           0.230     3.622    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_6_n_0
    SLICE_X87Y54         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.780 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[14]_i_5/O
                         net (fo=17, routed)          0.520     4.300    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RTR_I_reg_0
    SLICE_X88Y58         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     4.339 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7/O
                         net (fo=3, routed)           0.365     4.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_7_n_0
    SLICE_X87Y57         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.794 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2/O
                         net (fo=5, routed)           0.122     4.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_FRM_ERROR_I_i_2_n_0
    SLICE_X88Y57         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.968 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3/O
                         net (fo=9, routed)           0.254     5.222    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_3_n_0
    SLICE_X86Y59         LUT5 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.161     5.383 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7/O
                         net (fo=1, routed)           0.227     5.610    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_7_n_0
    SLICE_X88Y60         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.708 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.461     6.169    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.557    44.950    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]/C
                         clock pessimism             -0.475    44.475    
                         clock uncertainty           -0.076    44.399    
    SLICE_X89Y62         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    44.325    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[4]
  -------------------------------------------------------------------
                         required time                         44.325    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                 38.156    

Slack (MET) :             38.199ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.812ns (24.451%)  route 2.509ns (75.549%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.303ns = ( 44.965 - 41.662 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.705ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.642ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.731     2.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X86Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.998 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[26]/Q
                         net (fo=9, routed)           1.182     4.180    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/BSP_IC_CRC_ERROR_I_i_2[4]
    SLICE_X86Y62         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.269 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/BSP_IC_CRC_ERROR_I_i_4/O
                         net (fo=2, routed)           0.098     4.367    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[0]_0
    SLICE_X86Y62         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     4.466 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_9/O
                         net (fo=1, routed)           0.165     4.631    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_9_n_0
    SLICE_X86Y57         LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.778 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[1]_i_5/O
                         net (fo=2, routed)           0.277     5.055    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I_reg[1]_0
    SLICE_X88Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     5.094 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[1]_i_2/O
                         net (fo=6, routed)           0.098     5.192    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[3]_1
    SLICE_X88Y52         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     5.303 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[3]_i_3/O
                         net (fo=2, routed)           0.176     5.479    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[1]_0
    SLICE_X88Y52         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.103     5.582 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I[7]_i_5/O
                         net (fo=4, routed)           0.232     5.814    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I_reg[4]
    SLICE_X88Y56         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.959 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[4]_i_1/O
                         net (fo=2, routed)           0.281     6.240    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/D[3]
    SLICE_X89Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.572    44.965    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/C
                         clock pessimism             -0.475    44.490    
                         clock uncertainty           -0.076    44.414    
    SLICE_X89Y55         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    44.439    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]
  -------------------------------------------------------------------
                         required time                         44.439    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                 38.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.115%)  route 0.112ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.542ns (routing 0.642ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.705ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.542     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y98         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.330 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/Q
                         net (fo=4, routed)           0.112     3.442    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[10]
    SLICE_X89Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.741     2.929    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
                         clock pessimism              0.430     3.359    
    SLICE_X89Y98         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.419    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.419    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.630%)  route 0.070ns (64.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      0.949ns (routing 0.386ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.428ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.949     1.916    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X86Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.955 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[10]/Q
                         net (fo=4, routed)           0.070     2.025    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[7]
    SLICE_X86Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.078     1.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X86Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]/C
                         clock pessimism              0.243     1.942    
    SLICE_X86Y63         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.988    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.059%)  route 0.063ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      0.952ns (routing 0.386ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.428ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.952     1.919    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X86Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.958 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[9]/Q
                         net (fo=4, routed)           0.063     2.021    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg_n_0_[9]
    SLICE_X86Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.073     1.693    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X86Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[8]/C
                         clock pessimism              0.243     1.937    
    SLICE_X86Y67         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.984    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.058ns (21.594%)  route 0.211ns (78.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Net Delay (Source):      1.549ns (routing 0.642ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.705ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.549     3.279    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.337 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[11]/Q
                         net (fo=21, routed)          0.211     3.548    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/Q[0]
    SLICE_X88Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.783     2.971    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/CAN_CLK
    SLICE_X88Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                         clock pessimism              0.475     3.447    
    SLICE_X88Y58         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.507    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from
  -------------------------------------------------------------------
                         required time                         -3.507    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.390%)  route 0.040ns (42.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.958ns (routing 0.386ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.428ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.958     1.925    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.964 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/Q
                         net (fo=4, routed)           0.025     1.989    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]
    SLICE_X94Y97         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.004 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I[6]_i_1/O
                         net (fo=1, routed)           0.015     2.019    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/plusOp1_out[6]
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.080     1.701    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]/C
                         clock pessimism              0.230     1.931    
    SLICE_X94Y97         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.977    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.802%)  route 0.130ns (69.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    3.279ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.549ns (routing 0.642ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.705ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.549     3.279    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X87Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.337 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[12]/Q
                         net (fo=4, routed)           0.130     3.467    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[9]
    SLICE_X86Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.743     2.932    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X86Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[13]/C
                         clock pessimism              0.430     3.362    
    SLICE_X86Y63         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.424    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.958ns (routing 0.386ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.428ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.958     1.925    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.964 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/Q
                         net (fo=5, routed)           0.026     1.989    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]
    SLICE_X94Y97         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.003 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I[5]_i_1/O
                         net (fo=1, routed)           0.017     2.020    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/plusOp1_out[5]
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.080     1.701    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X94Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]/C
                         clock pessimism              0.230     1.931    
    SLICE_X94Y97         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.977    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.062ns (43.136%)  route 0.082ns (56.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.962ns (routing 0.386ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.428ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.962     1.929    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X89Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.969 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/Q
                         net (fo=45, routed)          0.058     2.026    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[0]
    SLICE_X90Y62         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     2.048 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_3/O
                         net (fo=1, routed)           0.024     2.072    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/plusOp[5]
    SLICE_X90Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.087     1.708    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X90Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]/C
                         clock pessimism              0.273     1.981    
    SLICE_X90Y62         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.027    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.281%)  route 0.044ns (44.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      0.965ns (routing 0.386ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.428ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.965     1.931    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.970 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/Q
                         net (fo=2, routed)           0.027     1.997    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/IC_SYNC_ISR_TXOK
    SLICE_X92Y60         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     2.012 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_i_1/O
                         net (fo=1, routed)           0.017     2.029    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_i_1_n_0
    SLICE_X92Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.088     1.709    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X92Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg/C
                         clock pessimism              0.228     1.937    
    SLICE_X92Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.983    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_TXOK_I_reg
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.791%)  route 0.039ns (39.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.228ns
  Clock Net Delay (Source):      0.955ns (routing 0.386ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.428ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.955     1.921    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y99         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.959 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/Q
                         net (fo=4, routed)           0.031     1.990    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[7]
    SLICE_X90Y99         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     2.012 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[8]_i_1/O
                         net (fo=1, routed)           0.008     2.020    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I[8]
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.078     1.699    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/C
                         clock pessimism              0.228     1.927    
    SLICE_X90Y99         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.974    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 20.831 }
Period(ns):         41.662
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.662      40.372     BUFGCE_X0Y11   can_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.662      40.591     MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         41.662      41.113     SLICE_X87Y57   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X90Y58   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X90Y58   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X87Y57   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X87Y57   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y26  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y12  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X12Y16  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X87Y57   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X87Y57   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X90Y63   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.076ns (3.279%)  route 2.242ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.242     5.273    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y68         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/C
                         clock pessimism             -0.431    12.808    
                         clock uncertainty           -0.062    12.746    
    SLICE_X83Y68         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.680    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.076ns (3.279%)  route 2.242ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.242     5.273    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y68         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[3]/C
                         clock pessimism             -0.431    12.808    
                         clock uncertainty           -0.062    12.746    
    SLICE_X83Y68         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.680    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.076ns (3.279%)  route 2.242ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.242     5.273    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y68         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[3]/C
                         clock pessimism             -0.431    12.808    
                         clock uncertainty           -0.062    12.746    
    SLICE_X83Y68         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.680    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.076ns (3.279%)  route 2.242ns (96.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.653ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.242     5.273    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y68         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.515    13.239    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[3]/C
                         clock pessimism             -0.431    12.808    
                         clock uncertainty           -0.062    12.746    
    SLICE_X83Y68         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.680    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/PRE
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.076ns (3.336%)  route 2.202ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.244 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.653ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.202     5.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDPE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.521    13.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg/C
                         clock pessimism             -0.431    12.813    
                         clock uncertainty           -0.062    12.752    
    SLICE_X83Y66         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_EMPTY_I_reg
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.076ns (3.336%)  route 2.202ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.244 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.653ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.202     5.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.521    13.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/C
                         clock pessimism             -0.431    12.813    
                         clock uncertainty           -0.062    12.752    
    SLICE_X83Y66         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.076ns (3.336%)  route 2.202ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.244 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.653ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.202     5.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.521    13.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[5]/C
                         clock pessimism             -0.431    12.813    
                         clock uncertainty           -0.062    12.752    
    SLICE_X83Y66         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.076ns (3.336%)  route 2.202ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.244 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.653ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.202     5.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.521    13.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[5]/C
                         clock pessimism             -0.431    12.813    
                         clock uncertainty           -0.062    12.752    
    SLICE_X83Y66         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.076ns (3.336%)  route 2.202ns (96.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 13.244 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.653ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.202     5.233    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.521    13.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[5]/C
                         clock pessimism             -0.431    12.813    
                         clock uncertainty           -0.062    12.752    
    SLICE_X83Y66         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    12.686    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[5]
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.076ns (3.338%)  route 2.201ns (96.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.247ns = ( 13.246 - 9.999 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.716ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.653ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.774     2.955    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X90Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.031 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         2.201     5.232    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X83Y66         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.523    13.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/C
                         clock pessimism             -0.431    12.815    
                         clock uncertainty           -0.062    12.754    
    SLICE_X83Y66         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                  7.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.654%)  route 0.082ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.082     2.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X94Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.092     1.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/C
                         clock pessimism              0.236     1.944    
    SLICE_X94Y83         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.654%)  route 0.082ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.082     2.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X94Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.092     1.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[1]/C
                         clock pessimism              0.236     1.944    
    SLICE_X94Y83         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.654%)  route 0.082ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.082     2.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X94Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.092     1.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[1]/C
                         clock pessimism              0.236     1.944    
    SLICE_X94Y83         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.654%)  route 0.082ns (68.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.082     2.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X94Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.092     1.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[1]/C
                         clock pessimism              0.236     1.944    
    SLICE_X94Y83         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.216%)  route 0.133ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.435ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.133     2.108    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.101     1.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/C
                         clock pessimism              0.273     1.990    
    SLICE_X96Y83         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.216%)  route 0.133ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.435ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.133     2.108    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.101     1.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[3]/C
                         clock pessimism              0.273     1.990    
    SLICE_X96Y83         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.216%)  route 0.133ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.435ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.133     2.108    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.101     1.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[3]/C
                         clock pessimism              0.273     1.990    
    SLICE_X96Y83         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.216%)  route 0.133ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.435ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.133     2.108    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.101     1.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[3]/C
                         clock pessimism              0.273     1.990    
    SLICE_X96Y83         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.038ns (22.216%)  route 0.133ns (77.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.435ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.133     2.108    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.101     1.716    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                         clock pessimism              0.273     1.990    
    SLICE_X96Y83         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.970    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.038ns (21.064%)  route 0.142ns (78.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Net Delay (Source):      0.975ns (routing 0.392ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.975     1.937    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X93Y83         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.975 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.142     2.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X95Y84         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.095     1.710    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/C
                         clock pessimism              0.273     1.984    
    SLICE_X95Y84         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.964    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.154    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 1.255ns (47.366%)  route 1.394ns (52.634%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.576ns (routing 0.653ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.394     2.649    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.576     3.300    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.832ns (56.430%)  route 0.642ns (43.570%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.642     1.474    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.102     1.718    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y74         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.063ns  (logic 0.365ns (34.334%)  route 0.698ns (65.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.716ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.653ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.820     3.001    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y58         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.080 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[7]/Q
                         net (fo=21, routed)          0.172     3.253    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[1]
    SLICE_X90Y58         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.398 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[14]_i_2/O
                         net (fo=1, routed)           0.205     3.603    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]
    SLICE_X92Y58         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     3.744 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_1/O
                         net (fo=1, routed)           0.321     4.065    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[1]
    SLICE_X91Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.586     3.310    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y61         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.332ns (36.932%)  route 0.567ns (63.068%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.716ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.653ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.820     3.001    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y57         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.081 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=25, routed)          0.351     3.432    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[0]
    SLICE_X90Y56         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.584 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[15]_i_2/O
                         net (fo=1, routed)           0.157     3.741    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[15]
    SLICE_X90Y57         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.841 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_1/O
                         net (fo=1, routed)           0.059     3.900    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[0]
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.596     3.320    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.251ns (28.522%)  route 0.629ns (71.478%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.716ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.653ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.808     2.989    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y55         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.070 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/Q
                         net (fo=3, routed)           0.351     3.422    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[4]
    SLICE_X91Y55         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.475 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_3/O
                         net (fo=1, routed)           0.014     3.489    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_3_n_0
    SLICE_X91Y55         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     3.555 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.192     3.747    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]
    SLICE_X91Y60         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     3.798 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.072     3.870    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[4]
    SLICE_X91Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.587     3.311    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.335ns (39.609%)  route 0.511ns (60.391%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.716ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.653ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.792     2.973    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y79         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.050 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.209     3.259    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[3]
    SLICE_X91Y80         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.358 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.025     3.383    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X91Y80         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.452 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.218     3.670    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X91Y79         LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.760 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.059     3.819    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X91Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.582     3.306    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y79         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.320ns (41.932%)  route 0.443ns (58.068%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.716ns, distribution 1.097ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.653ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.813     2.994    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y55         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.073 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.174     3.248    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[2]
    SLICE_X91Y56         LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     3.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4/O
                         net (fo=1, routed)           0.017     3.388    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4_n_0
    SLICE_X91Y56         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     3.455 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]_i_2/O
                         net (fo=1, routed)           0.186     3.641    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[13]
    SLICE_X91Y60         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.692 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[13]_i_1/O
                         net (fo=1, routed)           0.066     3.758    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[2]
    SLICE_X91Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.587     3.311    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y60         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.700ns  (logic 0.324ns (46.283%)  route 0.376ns (53.717%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.653ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.105     3.191    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[3]
    SLICE_X92Y57         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.337 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.009     3.346    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X92Y57         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.409 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.213     3.622    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X92Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     3.658 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.049     3.707    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[3]
    SLICE_X92Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.605     3.329    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.279ns (44.216%)  route 0.352ns (55.784%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.808ns (routing 0.716ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.653ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.808     2.989    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y55         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.068 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[1]/Q
                         net (fo=16, routed)          0.189     3.257    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][2]
    SLICE_X91Y55         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.405 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_4/O
                         net (fo=1, routed)           0.104     3.509    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_4_n_0
    SLICE_X90Y55         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     3.561 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_1/O
                         net (fo=1, routed)           0.059     3.620    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[7]
    SLICE_X90Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.596     3.320    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y55         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.216ns (35.292%)  route 0.396ns (64.708%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.653ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.050     3.136    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][1]
    SLICE_X91Y58         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.173 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4/O
                         net (fo=1, routed)           0.293     3.466    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_4_n_0
    SLICE_X90Y57         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.100     3.566 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_1/O
                         net (fo=1, routed)           0.053     3.619    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[6]
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.596     3.320    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X90Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.548ns  (logic 0.278ns (50.727%)  route 0.270ns (49.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.314ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.716ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.653ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.820     3.001    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.082 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=14, routed)          0.163     3.246    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][3]
    SLICE_X89Y57         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     3.295 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3/O
                         net (fo=1, routed)           0.058     3.353    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3_n_0
    SLICE_X89Y57         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     3.501 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_1/O
                         net (fo=1, routed)           0.049     3.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[8]
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.590     3.314    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.326ns (64.550%)  route 0.179ns (35.450%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.653ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/Q
                         net (fo=3, routed)           0.049     3.135    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[5]
    SLICE_X91Y57         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.223 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[10]_i_3/O
                         net (fo=1, routed)           0.103     3.326    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[10]
    SLICE_X91Y57         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.485 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_1/O
                         net (fo=1, routed)           0.027     3.512    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[5]
    SLICE_X91Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.609     3.333    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.392ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.435ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.970     1.932    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.971 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.116     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X85Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.096     1.712    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.392ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.435ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.970     1.932    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.971 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.116     2.087    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X85Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.096     1.712    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.392ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.435ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.974     1.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X92Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y88         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.976 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.117     2.093    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X92Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.100     1.715    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X92Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.392ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.435ns, distribution 0.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.974     1.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X92Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.976 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.118     2.094    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X92Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.099     1.714    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X92Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.976ns (routing 0.392ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.435ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.976     1.938    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y89         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.977 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.119     2.096    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/out
    SLICE_X91Y89         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.102     1.717    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y89         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.392ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.435ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.997     1.959    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.999 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.104     2.103    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[1]
    SLICE_X88Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.129     1.744    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X88Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.392ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.992     1.954    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X90Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.993 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.115     2.108    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/IC_SYNC_SR_ERRWRN_FS2
    SLICE_X90Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.120     1.736    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X90Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.392ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.435ns, distribution 0.684ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.992     1.954    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X90Y52         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y52         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.993 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.115     2.108    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X90Y52         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.119     1.735    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X90Y52         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.992ns (routing 0.392ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.435ns, distribution 0.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.992     1.954    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.994 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.117     2.111    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X89Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.120     1.736    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y59         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.040ns (24.691%)  route 0.122ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.994ns (routing 0.392ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.435ns, distribution 0.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.994     1.956    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y53         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.996 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.122     2.118    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[0]
    SLICE_X91Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.124     1.740    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.079ns (10.303%)  route 0.688ns (89.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.714ns (routing 0.705ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.653ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.714     2.902    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.688     3.669    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]
    SLICE_X84Y67         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.526     3.251    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y67         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.079ns (11.721%)  route 0.595ns (88.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.745ns (routing 0.705ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.653ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.745     2.933    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y64         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.012 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/Q
                         net (fo=1, routed)           0.595     3.607    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[2]
    SLICE_X95Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.584     3.309    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.630ns  (logic 0.076ns (12.063%)  route 0.554ns (87.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.705ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.653ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.783     2.971    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/CAN_CLK
    SLICE_X88Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.047 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.554     3.601    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X85Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.556     3.280    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.081ns (13.870%)  route 0.503ns (86.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.758ns (routing 0.705ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.653ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.758     2.946    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/CAN_CLK
    SLICE_X86Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.027 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.503     3.530    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X85Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.556     3.280    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X85Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.529ns  (logic 0.079ns (14.934%)  route 0.450ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.705ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.783     2.971    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.050 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/Q
                         net (fo=1, routed)           0.450     3.500    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[3]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585     3.310    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.076ns (14.259%)  route 0.457ns (85.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.705ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.653ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.760     2.948    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/CAN_CLK
    SLICE_X93Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.024 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.457     3.481    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X92Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.569     3.294    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X92Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.126%)  route 0.443ns (84.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.705ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.653ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.760     2.948    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X93Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.027 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/Q
                         net (fo=2, routed)           0.443     3.471    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR[0]
    SLICE_X92Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.553     3.278    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X92Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.463ns  (logic 0.079ns (17.063%)  route 0.384ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 0.705ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.783     2.971    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.050 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/Q
                         net (fo=1, routed)           0.384     3.434    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[9]
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585     3.310    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X89Y56         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.455ns  (logic 0.079ns (17.363%)  route 0.376ns (82.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.705ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.653ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.788     2.976    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y54         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y54         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.055 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/Q
                         net (fo=2, routed)           0.376     3.431    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_SYNC_ECR_WEN
    SLICE_X89Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.598     3.322    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X89Y51         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.080ns (16.596%)  route 0.402ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.310ns
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.733ns (routing 0.705ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.653ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.733     2.921    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X91Y90         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.001 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_BIT_ERROR_I_reg/Q
                         net (fo=2, routed)           0.402     3.403    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/IC_SYNC_ESR_BERR
    SLICE_X91Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.585     3.310    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/S_AXI_ACLK
    SLICE_X91Y81         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BERR_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.386ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.435ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.936     1.903    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X85Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y66         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.941 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.063     2.004    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[2]
    SLICE_X85Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.074     1.689    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X85Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.937ns (routing 0.386ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.435ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.937     1.904    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.943 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.079     2.022    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[3]
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.058     1.673    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.964ns (routing 0.386ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.435ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.964     1.930    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.969 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.024    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[3]
    SLICE_X94Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.103     1.719    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.390%)  route 0.063ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.962ns (routing 0.386ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.435ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.962     1.928    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X92Y60         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.967 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_reg/Q
                         net (fo=3, routed)           0.063     2.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR
    SLICE_X94Y60         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.109     1.724    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y60         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.955ns (routing 0.386ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.435ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.955     1.922    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X95Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.961 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.075     2.036    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[5]
    SLICE_X95Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.095     1.710    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.041ns (35.652%)  route 0.074ns (64.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.956ns (routing 0.386ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.956     1.922    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y84         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y84         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.963 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.074     2.037    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[1]
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.092     1.708    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.967ns (routing 0.386ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.435ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.967     1.934    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X96Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.973 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/Q
                         net (fo=1, routed)           0.066     2.039    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[1]
    SLICE_X95Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.107     1.723    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.936ns (routing 0.386ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.435ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.936     1.903    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y67         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.942 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.100     2.042    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[4]
    SLICE_X84Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.065     1.680    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y68         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.940ns (routing 0.386ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.435ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.940     1.907    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.946 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.098     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[5]
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.062     1.678    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.964ns (routing 0.386ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.435ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.964     1.930    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X95Y81         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.969 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/Q
                         net (fo=1, routed)           0.075     2.044    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[4]
    SLICE_X95Y81         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.097     1.713    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y81         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.681ns  (logic 0.813ns (30.327%)  route 1.868ns (69.673%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.642ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.564     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[2]
    SLICE_X91Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.235     4.009    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X91Y52         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.170 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.214     4.384    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X91Y52         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.508 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.180     4.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X91Y51         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.838 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.353     5.190    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X93Y53         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     5.313 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8/O
                         net (fo=1, routed)           0.257     5.570    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_8_n_0
    SLICE_X93Y53         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     5.621 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.066     5.687    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.573     3.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.638ns  (logic 0.740ns (28.053%)  route 1.898ns (71.947%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.642ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.564     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[2]
    SLICE_X91Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.235     4.009    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X91Y52         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.170 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.214     4.384    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X91Y52         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.508 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.180     4.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X91Y51         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.838 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.404     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X93Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.342 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.302     5.644    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X93Y52         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.573     3.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y52         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.632ns  (logic 0.740ns (28.117%)  route 1.892ns (71.883%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.642ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.564     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[2]
    SLICE_X91Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.235     4.009    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X91Y52         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.170 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.214     4.384    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X91Y52         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.508 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.180     4.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X91Y51         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.838 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.404     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X93Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.342 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.296     5.638    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X92Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.572     3.302    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X92Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.807ns (30.457%)  route 1.843ns (69.543%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.716ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.642ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.788     2.969    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.546     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X92Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.217     3.968    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.056 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.227    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.350 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     4.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.575 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     4.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.083 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.182    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.270 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.349     5.619    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.541     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.740ns (28.595%)  route 1.848ns (71.405%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.642ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.564     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[2]
    SLICE_X91Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.235     4.009    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X91Y52         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.170 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.214     4.384    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X91Y52         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.508 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.180     4.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X91Y51         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.838 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.404     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X93Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.342 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.252     5.594    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.573     3.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.740ns (28.595%)  route 1.848ns (71.405%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 0.716ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.642ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.825     3.006    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.085 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[2]/Q
                         net (fo=9, routed)           0.564     3.649    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[2]
    SLICE_X91Y53         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37/O
                         net (fo=3, routed)           0.235     4.009    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_37_n_0
    SLICE_X91Y52         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.161     4.170 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_27/O
                         net (fo=1, routed)           0.214     4.384    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[4]
    SLICE_X91Y52         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     4.508 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_11/O
                         net (fo=6, routed)           0.180     4.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/minusOp[4]
    SLICE_X91Y51         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.838 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.404     5.241    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X93Y53         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.342 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.252     5.594    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.573     3.304    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y53         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 0.807ns (31.332%)  route 1.769ns (68.668%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.716ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.642ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.788     2.969    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.546     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X92Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.217     3.968    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.056 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.227    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.350 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     4.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.575 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     4.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.083 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.182    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.270 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.275     5.545    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.551     3.282    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.844ns (32.977%)  route 1.715ns (67.023%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.716ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.642ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.788     2.969    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.546     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X92Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.217     3.968    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.056 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.227    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.350 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     4.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.575 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     4.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.083 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.261     5.344    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X91Y84         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.469 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     5.528    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.541     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.532ns  (logic 0.842ns (33.249%)  route 1.690ns (66.751%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.716ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.788     2.969    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.546     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X92Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.217     3.968    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.056 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.227    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.350 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     4.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.575 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     4.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.083 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.229     5.313    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X91Y85         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     5.436 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.066     5.502    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.526ns  (logic 0.807ns (31.953%)  route 1.719ns (68.047%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.716ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.788     2.969    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y82         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.048 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.546     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X92Y83         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.217     3.968    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     4.056 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.227    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.350 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     4.452    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.575 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     4.934    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.083 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.182    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.270 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.225     5.495    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.944ns (routing 0.392ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.428ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.944     1.907    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.946 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.001    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[3]
    SLICE_X84Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.055     1.675    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.941ns (routing 0.392ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.428ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.941     1.904    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.943 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/Q
                         net (fo=1, routed)           0.074     2.017    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[0]
    SLICE_X83Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.054     1.674    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.963ns (routing 0.392ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.428ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.963     1.926    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X91Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.964 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/Q
                         net (fo=1, routed)           0.060     2.024    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/IC_REG_MSR_LBACK
    SLICE_X91Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.073     1.694    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X91Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.973ns (routing 0.392ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.428ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.973     1.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y82         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.975 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/Q
                         net (fo=1, routed)           0.050     2.025    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[1]
    SLICE_X95Y82         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.078     1.698    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X95Y82         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.979ns (routing 0.392ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.428ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.979     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.052     2.033    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[2]
    SLICE_X95Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.084     1.704    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X95Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.976ns (routing 0.392ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.428ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.976     1.939    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y83         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.977 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.060     2.037    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.081     1.701    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.586%)  route 0.057ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.979ns (routing 0.392ns, distribution 0.587ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.428ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.979     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X95Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y64         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.057     2.038    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ADDR_reg[6]
    SLICE_X95Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.085     1.705    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X95Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.983ns (routing 0.392ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.428ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.983     1.945    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X93Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y65         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.983 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.060     2.043    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X93Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.088     1.709    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X93Y65         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.041ns (28.082%)  route 0.105ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.942ns (routing 0.392ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.428ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.942     1.904    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y67         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.945 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[2]/Q
                         net (fo=1, routed)           0.105     2.050    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[2]
    SLICE_X82Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.059     1.679    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X82Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.976ns (routing 0.392ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.428ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.976     1.939    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X94Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y66         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.978 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[0]/Q
                         net (fo=1, routed)           0.074     2.052    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[0]
    SLICE_X94Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.081     1.701    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y66         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           527 Endpoints
Min Delay           527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.300ns  (logic 0.846ns (25.639%)  route 2.454ns (74.361%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.642ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.787    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.875 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.349     6.224    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.541     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.226ns  (logic 0.846ns (26.228%)  route 2.380ns (73.772%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.642ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.787    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.875 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.275     6.150    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.551     3.282    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.209ns  (logic 0.883ns (27.513%)  route 2.326ns (72.487%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.642ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.261     5.950    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X91Y84         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     6.075 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     6.134    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.541     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y84         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.182ns  (logic 0.881ns (27.683%)  route 2.301ns (72.317%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.229     5.918    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X91Y85         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     6.041 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2/O
                         net (fo=1, routed)           0.066     6.107    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_2_n_0
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.846ns (26.641%)  route 2.330ns (73.359%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.787    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.875 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.225     6.100    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.176ns  (logic 0.846ns (26.641%)  route 2.330ns (73.359%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.099     5.787    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     5.875 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.225     6.100    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.132ns  (logic 0.880ns (28.093%)  route 2.252ns (71.907%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.642ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.174     5.863    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X91Y85         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     5.985 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1/O
                         net (fo=1, routed)           0.072     6.057    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[3]_i_1_n_0
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.540     3.271    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X91Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.097ns  (logic 0.869ns (28.061%)  route 2.228ns (71.939%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.282ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.642ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.107     4.111    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X91Y84         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_36/O
                         net (fo=2, routed)           0.267     4.513    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[0]
    SLICE_X91Y84         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.661 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33/O
                         net (fo=1, routed)           0.171     4.832    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_33_n_0
    SLICE_X92Y84         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.123     4.955 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.103     5.058    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X92Y85         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.181 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.359     5.539    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X94Y85         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.688 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.195     5.883    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X93Y85         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.111     5.994 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.027     6.021    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.551     3.282    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X93Y85         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.819ns  (logic 0.637ns (22.595%)  route 2.182ns (77.405%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.705ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.642ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.736     2.924    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.004 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         1.172     4.177    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X92Y84         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     4.300 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_3/O
                         net (fo=4, routed)           0.059     4.359    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[3]
    SLICE_X92Y83         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.483 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.205     4.688    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X93Y86         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     4.739 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.450     5.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_SAMP_EN
    SLICE_X91Y95         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.110     5.300 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4/O
                         net (fo=1, routed)           0.236     5.536    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_4_n_0
    SLICE_X91Y95         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     5.685 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/SM_FLAG_I_i_1/O
                         net (fo=1, routed)           0.059     5.744    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg_2
    SLICE_X91Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.542     3.272    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X91Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/SM_FLAG_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.525ns (18.979%)  route 2.241ns (81.021%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.705ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.642ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.766     2.954    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y58         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.034 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.859     3.894    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X92Y52         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.040 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5/O
                         net (fo=1, routed)           0.043     4.083    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5_n_0
    SLICE_X92Y52         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     4.182 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.309     4.490    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X91Y55         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     4.542 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.363     4.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/E[0]
    SLICE_X87Y58         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.054 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          0.667     5.721    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X87Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.543     3.274    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.111%)  route 0.087ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.954ns (routing 0.386ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.428ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.954     1.921    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.962 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/Q
                         net (fo=2, routed)           0.087     2.048    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.077     1.697    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X91Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.064%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.386ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.428ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.959     1.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y63         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.967 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.083     2.050    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X90Y63         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.083     1.703    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y63         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.041ns (33.064%)  route 0.083ns (66.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.386ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.428ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.960     1.926    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X93Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.967 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.083     2.050    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X93Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.083     1.704    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X93Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.111%)  route 0.087ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.386ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.428ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.975     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y58         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.983 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/Q
                         net (fo=4, routed)           0.087     2.069    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.102     1.722    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.212%)  route 0.116ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.386ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.428ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.975     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y58         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.116     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X87Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.102     1.723    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[7]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_D1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.212%)  route 0.116ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.386ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.428ns, distribution 0.674ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.975     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y58         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.981 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.116     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_D1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.102     1.723    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X87Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_D1_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/PRE
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.594%)  route 0.160ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.386ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.428ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.959     1.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y63         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.965 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.160     2.125    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X94Y64         FDPE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.082     1.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y64         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.594%)  route 0.160ns (80.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.959ns (routing 0.386ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.428ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.959     1.926    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y63         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.965 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=64, routed)          0.160     2.125    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X94Y64         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.082     1.702    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X94Y64         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TXING_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.061ns (30.364%)  route 0.140ns (69.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.386ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.428ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.975     1.942    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X90Y58         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y58         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.981 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         0.116     2.096    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_MSGINVAL_FD2_reg_0
    SLICE_X88Y58         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     2.118 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TXING_i_1/O
                         net (fo=1, routed)           0.024     2.142    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TXING_i_1_n_0
    SLICE_X88Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TXING_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.109     1.730    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y58         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_TXING_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.039ns (17.753%)  route 0.181ns (82.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.386ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.428ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.960     1.926    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X93Y83         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.965 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.181     2.146    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X96Y83         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.081     1.701    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X96Y83         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 2.906ns (54.260%)  route 2.450ns (45.740%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 fall edge)
                                                      4.999     4.999 f  
    AL8                                               0.000     4.999 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     5.099    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     5.589 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.639 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.909 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.181 f  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=876, routed)         2.206     8.387    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.878    11.265 f  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.265    PMOD0_3
    A21                                                               f  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.204ns  (logic 2.887ns (68.674%)  route 1.317ns (31.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.801ns (routing 0.716ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.801     2.982    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X92Y65         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.061 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=36, routed)          1.317     4.378    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     7.187 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     7.187    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.198ns  (logic 2.859ns (68.098%)  route 1.339ns (31.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.780ns (routing 0.716ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.780     2.961    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X89Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.040 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=19, routed)          1.339     4.379    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     7.159 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     7.159    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.924ns  (logic 2.867ns (73.059%)  route 1.057ns (26.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.793ns (routing 0.716ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.793     2.974    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X88Y69         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.052 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           1.057     4.109    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.899 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.899    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 2.861ns (73.605%)  route 1.026ns (26.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.792ns (routing 0.716ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.792     2.973    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X88Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.053 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           1.026     4.079    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.860 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.860    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.858ns  (logic 2.859ns (74.099%)  route 0.999ns (25.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.792ns (routing 0.716ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.792     2.974    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X93Y64         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.052 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=13, routed)          0.999     4.051    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.832 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     6.832    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.784ns  (logic 2.864ns (75.689%)  route 0.920ns (24.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.766ns (routing 0.716ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.766     2.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X89Y61         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.026 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.920     3.946    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.732 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.732    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.742ns  (logic 2.867ns (76.619%)  route 0.875ns (23.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.766ns (routing 0.716ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         1.766     2.947    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X89Y61         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.028 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.875     3.903    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.690 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.690    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.551ns (53.439%)  route 1.351ns (46.561%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=876, routed)         1.206     2.169    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.534     3.702 r  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    PMOD0_3
    A21                                                               r  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.483ns (78.254%)  route 0.412ns (21.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.971ns (routing 0.392ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.971     1.934    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X89Y61         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.974 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.412     2.386    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.828 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.828    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.480ns (75.248%)  route 0.487ns (24.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.971ns (routing 0.392ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.971     1.934    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X89Y61         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y61         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.973 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.487     2.460    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.901 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.901    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.476ns (75.170%)  route 0.488ns (24.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.980ns (routing 0.392ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.980     1.943    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X88Y70         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.982 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           0.488     2.469    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.907 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.475ns (73.576%)  route 0.530ns (26.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.983ns (routing 0.392ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.983     1.945    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X93Y64         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.983 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=13, routed)          0.530     2.513    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.950 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     3.950    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.484ns (72.960%)  route 0.550ns (27.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.980ns (routing 0.392ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.980     1.943    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X88Y69         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y69         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.982 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.550     2.532    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.977 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.977    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.475ns (70.091%)  route 0.629ns (29.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.973ns (routing 0.392ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.973     1.936    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X89Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.975 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=19, routed)          0.629     2.604    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     4.040 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     4.040    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.503ns (70.265%)  route 0.636ns (29.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.982ns (routing 0.392ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=876, routed)         0.982     1.944    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X92Y65         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.983 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=36, routed)          0.636     2.619    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     4.084 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     4.084    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.326ns  (logic 2.898ns (54.409%)  route 2.428ns (45.591%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 fall edge)
                                                     20.831    20.831 f  
    AL8                                               0.000    20.831 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100    20.931    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489    21.421 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.471    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.471 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    21.868    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.741 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    21.992    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.020 f  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         2.177    24.197    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.870    27.066 f  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000    27.066    PMOD0_5
    C21                                                               f  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.635ns  (logic 3.075ns (54.557%)  route 2.561ns (45.443%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.763ns (routing 0.705ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.763     2.951    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X88Y57         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.031 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.595     3.626    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X86Y61         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.749 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.966     5.715    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.872     8.587 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.587    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.888ns  (logic 3.030ns (61.985%)  route 1.858ns (38.015%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.723ns (routing 0.705ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.723     2.911    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X92Y87         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y87         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.990 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.276     3.266    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X91Y94         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.364 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.582     4.946    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853     7.799 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.799    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.883ns  (logic 1.542ns (53.486%)  route 1.341ns (46.514%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         1.192     2.159    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.525     3.683 r  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.683    PMOD0_5
    C21                                                               r  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.606ns (65.319%)  route 0.853ns (34.681%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.952ns (routing 0.386ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.952     1.918    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X91Y92         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y92         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.957 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.069     2.026    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X91Y94         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     2.085 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.784     2.869    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.508     4.377 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.377    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.601ns (57.565%)  route 1.180ns (42.435%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.981ns (routing 0.386ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         0.981     1.948    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X92Y54         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y54         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.987 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.192     2.179    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X86Y61         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     2.214 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.988     3.202    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.527     4.729 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.729    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.461ns  (logic 1.316ns (38.023%)  route 2.145ns (61.977%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.545ns (routing 0.642ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.316     1.316 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.316    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.316 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.145     3.461    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X86Y61         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.545     3.275    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X86Y61         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.040ns  (logic 1.301ns (42.795%)  route 1.739ns (57.205%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.537ns (routing 0.642ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.739     3.040    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X89Y99         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.537     3.267    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X89Y99         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.877ns (50.214%)  route 0.870ns (49.786%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.071ns (routing 0.428ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.877     0.877 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.877    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.877 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.870     1.747    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X89Y99         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.071     1.692    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X89Y99         FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.892ns (45.312%)  route 1.077ns (54.688%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.428ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.892     0.892 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.892    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.077     1.969    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X86Y61         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=456, routed)         1.078     1.699    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X86Y61         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C





