--
--	Conversion of Display.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Sep 09 12:07:05 2016
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__D_net_7 : bit;
SIGNAL tmpOE__D_net_6 : bit;
SIGNAL tmpOE__D_net_5 : bit;
SIGNAL tmpOE__D_net_4 : bit;
SIGNAL tmpOE__D_net_3 : bit;
SIGNAL tmpOE__D_net_2 : bit;
SIGNAL tmpOE__D_net_1 : bit;
SIGNAL tmpOE__D_net_0 : bit;
SIGNAL Net_361_7 : bit;
SIGNAL Net_361_6 : bit;
SIGNAL Net_361_5 : bit;
SIGNAL Net_361_4 : bit;
SIGNAL Net_361_3 : bit;
SIGNAL Net_361_2 : bit;
SIGNAL Net_361_1 : bit;
SIGNAL Net_361_0 : bit;
SIGNAL Net_190_7 : bit;
SIGNAL Net_190_6 : bit;
SIGNAL Net_190_5 : bit;
SIGNAL Net_190_4 : bit;
SIGNAL Net_190_3 : bit;
SIGNAL Net_190_2 : bit;
SIGNAL Net_190_1 : bit;
SIGNAL Net_190_0 : bit;
SIGNAL tmpIO_7__D_net_7 : bit;
SIGNAL tmpIO_7__D_net_6 : bit;
SIGNAL tmpIO_7__D_net_5 : bit;
SIGNAL tmpIO_7__D_net_4 : bit;
SIGNAL tmpIO_7__D_net_3 : bit;
SIGNAL tmpIO_7__D_net_2 : bit;
SIGNAL tmpIO_7__D_net_1 : bit;
SIGNAL tmpIO_7__D_net_0 : bit;
TERMINAL tmpSIOVREF__D_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__D_net_0 : bit;
SIGNAL Net_325 : bit;
SIGNAL tmpOE__CS_net_3 : bit;
SIGNAL tmpOE__CS_net_2 : bit;
SIGNAL tmpOE__CS_net_1 : bit;
SIGNAL tmpOE__CS_net_0 : bit;
SIGNAL Net_323_3 : bit;
SIGNAL Net_323_2 : bit;
SIGNAL Net_323_1 : bit;
SIGNAL Net_323_0 : bit;
SIGNAL tmpIO_3__CS_net_3 : bit;
SIGNAL tmpIO_3__CS_net_2 : bit;
SIGNAL tmpIO_3__CS_net_1 : bit;
SIGNAL tmpIO_3__CS_net_0 : bit;
TERMINAL tmpSIOVREF__CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_net_0 : bit;
SIGNAL tmpOE__LCD_WR_net_0 : bit;
SIGNAL Net_303 : bit;
SIGNAL tmpFB_0__LCD_WR_net_0 : bit;
SIGNAL tmpIO_0__LCD_WR_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_WR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_WR_net_0 : bit;
SIGNAL tmpOE__LCD_RD_net_0 : bit;
SIGNAL tmpFB_0__LCD_RD_net_0 : bit;
SIGNAL tmpIO_0__LCD_RD_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RD_net_0 : bit;
SIGNAL tmpOE__LCD_RS_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpFB_0__LCD_RS_net_0 : bit;
SIGNAL tmpIO_0__LCD_RS_net_0 : bit;
TERMINAL tmpSIOVREF__LCD_RS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD_RS_net_0 : bit;
SIGNAL tmpOE__RST_net_0 : bit;
SIGNAL tmpFB_0__RST_net_0 : bit;
SIGNAL tmpIO_0__RST_net_0 : bit;
TERMINAL tmpSIOVREF__RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RST_net_0 : bit;
SIGNAL \OE:clk\ : bit;
SIGNAL \OE:rst\ : bit;
SIGNAL \OE:control_out_0\ : bit;
SIGNAL Net_339 : bit;
SIGNAL \OE:control_out_1\ : bit;
SIGNAL Net_135 : bit;
SIGNAL \OE:control_out_2\ : bit;
SIGNAL Net_136 : bit;
SIGNAL \OE:control_out_3\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \OE:control_out_4\ : bit;
SIGNAL Net_139 : bit;
SIGNAL \OE:control_out_5\ : bit;
SIGNAL Net_140 : bit;
SIGNAL \OE:control_out_6\ : bit;
SIGNAL Net_141 : bit;
SIGNAL \OE:control_out_7\ : bit;
SIGNAL \OE:control_7\ : bit;
SIGNAL \OE:control_6\ : bit;
SIGNAL \OE:control_5\ : bit;
SIGNAL \OE:control_4\ : bit;
SIGNAL \OE:control_3\ : bit;
SIGNAL \OE:control_2\ : bit;
SIGNAL \OE:control_1\ : bit;
SIGNAL \OE:control_0\ : bit;
SIGNAL Net_428 : bit;
SIGNAL \LCD:f0_empty\ : bit;
SIGNAL Net_369 : bit;
SIGNAL \LCD:f1_empty\ : bit;
SIGNAL Net_154_7 : bit;
SIGNAL Net_154_6 : bit;
SIGNAL Net_154_5 : bit;
SIGNAL Net_154_4 : bit;
SIGNAL Net_154_3 : bit;
SIGNAL Net_154_2 : bit;
SIGNAL Net_154_1 : bit;
SIGNAL Net_154_0 : bit;
SIGNAL \Camera:tmpOE__XCLK_net_0\ : bit;
SIGNAL Net_188 : bit;
SIGNAL \Camera:tmpFB_0__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpIO_0__XCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__XCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__XCLK_net_0\ : bit;
SIGNAL \Camera:Net_115\ : bit;
SIGNAL \Camera:Net_41\ : bit;
SIGNAL \Camera:PixCLK\ : bit;
SIGNAL \Camera:FIFO:parity\ : bit;
SIGNAL \Camera:Net_37\ : bit;
SIGNAL \Camera:FIFO:p_in_7\ : bit;
SIGNAL \Camera:data_7\ : bit;
SIGNAL \Camera:FIFO:p_in_6\ : bit;
SIGNAL \Camera:data_6\ : bit;
SIGNAL \Camera:FIFO:p_in_5\ : bit;
SIGNAL \Camera:data_5\ : bit;
SIGNAL \Camera:FIFO:p_in_4\ : bit;
SIGNAL \Camera:data_4\ : bit;
SIGNAL \Camera:FIFO:p_in_3\ : bit;
SIGNAL \Camera:data_3\ : bit;
SIGNAL \Camera:FIFO:p_in_2\ : bit;
SIGNAL \Camera:data_2\ : bit;
SIGNAL \Camera:FIFO:p_in_1\ : bit;
SIGNAL \Camera:data_1\ : bit;
SIGNAL \Camera:FIFO:p_in_0\ : bit;
SIGNAL \Camera:data_0\ : bit;
SIGNAL \Camera:tmpOE__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_42\ : bit;
SIGNAL \Camera:tmpIO_0__PCLK_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__PCLK_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__PCLK_net_0\ : bit;
SIGNAL \Camera:Net_154_2\ : bit;
SIGNAL \Camera:B:cl0\ : bit;
SIGNAL \Camera:B:cl1\ : bit;
SIGNAL \Camera:B:f0_load\ : bit;
SIGNAL \Camera:phase_1\ : bit;
SIGNAL \Camera:phase_0\ : bit;
SIGNAL \Camera:Net_154_1\ : bit;
SIGNAL \Camera:G:cl0\ : bit;
SIGNAL \Camera:G:cl1\ : bit;
SIGNAL \Camera:G:f0_load\ : bit;
SIGNAL \Camera:tmpOE__VSYNC_net_0\ : bit;
SIGNAL Net_260 : bit;
SIGNAL \Camera:tmpIO_0__VSYNC_net_0\ : bit;
TERMINAL \Camera:tmpSIOVREF__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__VSYNC_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOD_net_0\ : bit;
SIGNAL \Camera:Net_44\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOD_net_0\ : bit;
SIGNAL \Camera:tmpOE__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpFB_0__SIOC_net_0\ : bit;
SIGNAL \Camera:Net_45\ : bit;
TERMINAL \Camera:tmpSIOVREF__SIOC_net_0\ : bit;
SIGNAL \Camera:tmpINTERRUPT_0__SIOC_net_0\ : bit;
SIGNAL \Camera:I2C:sda_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_643_1\ : bit;
SIGNAL \Camera:I2C:Net_697\ : bit;
SIGNAL \Camera:I2C:bus_clk\ : bit;
SIGNAL \Camera:I2C:Net_1109_0\ : bit;
SIGNAL \Camera:I2C:Net_1109_1\ : bit;
SIGNAL \Camera:I2C:Net_643_0\ : bit;
SIGNAL \Camera:I2C:Net_643_2\ : bit;
SIGNAL \Camera:I2C:scl_x_wire\ : bit;
SIGNAL \Camera:I2C:Net_969\ : bit;
SIGNAL \Camera:I2C:Net_968\ : bit;
SIGNAL \Camera:I2C:udb_clk\ : bit;
SIGNAL \Camera:Net_102\ : bit;
SIGNAL \Camera:I2C:Net_973\ : bit;
SIGNAL \Camera:Net_103\ : bit;
SIGNAL \Camera:I2C:Net_974\ : bit;
SIGNAL \Camera:I2C:scl_yfb\ : bit;
SIGNAL \Camera:I2C:sda_yfb\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \Camera:I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \Camera:I2C:timeout_clk\ : bit;
SIGNAL \Camera:Net_108\ : bit;
SIGNAL \Camera:I2C:Net_975\ : bit;
SIGNAL \Camera:Net_107\ : bit;
SIGNAL \Camera:Net_106\ : bit;
SIGNAL \Camera:Net_154_0\ : bit;
SIGNAL \Camera:R:cl0\ : bit;
SIGNAL \Camera:R:cl1\ : bit;
SIGNAL \Camera:R:f0_load\ : bit;
SIGNAL \Camera:RowSync_1:phase__1\ : bit;
SIGNAL \Camera:RowSync_1:phase__0\ : bit;
SIGNAL \Camera:RowSync_1:href_\ : bit;
SIGNAL Net_191 : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \Camera:Net_323\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:b_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \Camera:RowSync_1:MODIN1_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \Camera:RowSync_1:MODIN1_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \Camera:RowSync_1:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Camera:Net_154_3\ : bit;
SIGNAL \Camera:M:cl0\ : bit;
SIGNAL \Camera:M:cl1\ : bit;
SIGNAL \Camera:M:f0_load\ : bit;
SIGNAL \Camera:FIFO_Colours:parity\ : bit;
SIGNAL \Camera:sample\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_7\ : bit;
SIGNAL \Camera:Net_154_7\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_6\ : bit;
SIGNAL \Camera:Net_154_6\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_5\ : bit;
SIGNAL \Camera:Net_154_5\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_4\ : bit;
SIGNAL \Camera:Net_154_4\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_3\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_2\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_1\ : bit;
SIGNAL \Camera:FIFO_Colours:p_in_0\ : bit;
SIGNAL \Camera:Net_164\ : bit;
SIGNAL \Camera:Net_326\ : bit;
SIGNAL \Camera:Threshold:clk\ : bit;
SIGNAL \Camera:Threshold:rst\ : bit;
SIGNAL \Camera:Net_202\ : bit;
SIGNAL \Camera:Threshold:control_out_0\ : bit;
SIGNAL \Camera:Net_283\ : bit;
SIGNAL \Camera:Threshold:control_out_1\ : bit;
SIGNAL \Camera:Net_284\ : bit;
SIGNAL \Camera:Threshold:control_out_2\ : bit;
SIGNAL \Camera:Net_285\ : bit;
SIGNAL \Camera:Threshold:control_out_3\ : bit;
SIGNAL \Camera:Net_286\ : bit;
SIGNAL \Camera:Threshold:control_out_4\ : bit;
SIGNAL \Camera:Net_287\ : bit;
SIGNAL \Camera:Threshold:control_out_5\ : bit;
SIGNAL \Camera:Net_288\ : bit;
SIGNAL \Camera:Threshold:control_out_6\ : bit;
SIGNAL \Camera:Net_289\ : bit;
SIGNAL \Camera:Threshold:control_out_7\ : bit;
SIGNAL \Camera:Threshold:control_7\ : bit;
SIGNAL \Camera:Threshold:control_6\ : bit;
SIGNAL \Camera:Threshold:control_5\ : bit;
SIGNAL \Camera:Threshold:control_4\ : bit;
SIGNAL \Camera:Threshold:control_3\ : bit;
SIGNAL \Camera:Threshold:control_2\ : bit;
SIGNAL \Camera:Threshold:control_1\ : bit;
SIGNAL \Camera:Threshold:control_0\ : bit;
SIGNAL \Camera:Net_197\ : bit;
SIGNAL tmpOE__HREF_net_0 : bit;
SIGNAL Net_198 : bit;
SIGNAL tmpIO_0__HREF_net_0 : bit;
TERMINAL tmpSIOVREF__HREF_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HREF_net_0 : bit;
SIGNAL Net_322_3 : bit;
SIGNAL Net_322_2 : bit;
SIGNAL Net_322_1 : bit;
SIGNAL Net_322_0 : bit;
SIGNAL Net_371 : bit;
SIGNAL \Data_Out:clk\ : bit;
SIGNAL \Data_Out:rst\ : bit;
SIGNAL Net_337_7 : bit;
SIGNAL \Data_Out:control_out_7\ : bit;
SIGNAL Net_337_6 : bit;
SIGNAL \Data_Out:control_out_6\ : bit;
SIGNAL Net_337_5 : bit;
SIGNAL \Data_Out:control_out_5\ : bit;
SIGNAL Net_337_4 : bit;
SIGNAL \Data_Out:control_out_4\ : bit;
SIGNAL Net_337_3 : bit;
SIGNAL \Data_Out:control_out_3\ : bit;
SIGNAL Net_337_2 : bit;
SIGNAL \Data_Out:control_out_2\ : bit;
SIGNAL Net_337_1 : bit;
SIGNAL \Data_Out:control_out_1\ : bit;
SIGNAL Net_337_0 : bit;
SIGNAL \Data_Out:control_out_0\ : bit;
SIGNAL \Data_Out:control_7\ : bit;
SIGNAL \Data_Out:control_6\ : bit;
SIGNAL \Data_Out:control_5\ : bit;
SIGNAL \Data_Out:control_4\ : bit;
SIGNAL \Data_Out:control_3\ : bit;
SIGNAL \Data_Out:control_2\ : bit;
SIGNAL \Data_Out:control_1\ : bit;
SIGNAL \Data_Out:control_0\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_7\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_6\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_5\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_4\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_3\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_2\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_1\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg_0\ : bit;
SIGNAL Net_482 : bit;
SIGNAL \Buttons:status_0\ : bit;
SIGNAL Net_400 : bit;
SIGNAL \Buttons:status_1\ : bit;
SIGNAL Net_430 : bit;
SIGNAL \Buttons:status_2\ : bit;
SIGNAL \Buttons:status_3\ : bit;
SIGNAL \Buttons:status_4\ : bit;
SIGNAL \Buttons:status_5\ : bit;
SIGNAL \Buttons:status_6\ : bit;
SIGNAL \Buttons:status_7\ : bit;
SIGNAL \SW:DAC:Net_83\ : bit;
SIGNAL \SW:DAC:Net_81\ : bit;
SIGNAL \SW:DAC:Net_82\ : bit;
TERMINAL \SW:Net_14\ : bit;
TERMINAL \SW:DAC:Net_77\ : bit;
TERMINAL \SW:Net_16\ : bit;
SIGNAL \SW:clock\ : bit;
SIGNAL \SW:Comparator:Net_1\ : bit;
SIGNAL \SW:Net_34\ : bit;
SIGNAL \SW:Comparator:Net_9\ : bit;
TERMINAL \SW:Net_42\ : bit;
TERMINAL \SW:Net_41\ : bit;
TERMINAL \SW:Net_40\ : bit;
SIGNAL \SW:mux_2\ : bit;
SIGNAL \SW:mux_1\ : bit;
SIGNAL \SW:mux_0\ : bit;
SIGNAL \SW:cydff_1\ : bit;
SIGNAL \SW:cy_dffe_1\ : bit;
SIGNAL Net_481 : bit;
SIGNAL \SW:cydff_2\ : bit;
SIGNAL \SW:tmpOE__SW_1_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_1_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_1_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_1_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_1_net_0\ : bit;
SIGNAL \SW:tmpOE__SW_3_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_3_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_3_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_3_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_3_net_0\ : bit;
SIGNAL \SW:tmpOE__SW_2_net_0\ : bit;
SIGNAL \SW:tmpFB_0__SW_2_net_0\ : bit;
SIGNAL \SW:tmpIO_0__SW_2_net_0\ : bit;
TERMINAL \SW:tmpSIOVREF__SW_2_net_0\ : bit;
SIGNAL \SW:tmpINTERRUPT_0__SW_2_net_0\ : bit;
SIGNAL \SW:cy_dffe_2\ : bit;
SIGNAL \SW:cy_dffe_3\ : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_507 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_513 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_514 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_509 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_512 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_508 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN5_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL Net_303D : bit;
SIGNAL \Camera:FIFO:parity\\D\ : bit;
SIGNAL \Camera:RowSync_1:phase__1\\D\ : bit;
SIGNAL \Camera:RowSync_1:phase__0\\D\ : bit;
SIGNAL \Camera:RowSync_1:href_\\D\ : bit;
SIGNAL \Camera:FIFO_Colours:parity\\D\ : bit;
SIGNAL \SW:cydff_1\\D\ : bit;
SIGNAL \SW:cy_dffe_1\\D\ : bit;
SIGNAL \SW:cydff_2\\D\ : bit;
SIGNAL \SW:cy_dffe_2\\D\ : bit;
SIGNAL \SW:cy_dffe_3\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_509D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

Net_303D <= (\LCD:f0_empty\
	OR not Net_303);

\Camera:FIFO:parity\\D\ <= (not Net_198
	OR \Camera:Net_202\
	OR not \Camera:FIFO:parity\
	OR Net_323_0
	OR Net_323_1
	OR Net_323_2
	OR Net_323_3);

\Camera:FIFO:p_in_7\ <= ((not Net_190_7 and \Camera:FIFO:parity\)
	OR (not \Camera:FIFO:parity\ and Net_190_7));

\Camera:Net_154_2\ <= ((not \Camera:B:cl0\ and \Camera:B:cl1\));

\Camera:B:f0_load\ <= ((not \Camera:phase_1\ and not \Camera:phase_0\));

\Camera:Net_154_1\ <= ((\Camera:G:cl0\ and \Camera:G:cl1\));

\Camera:Net_154_0\ <= ((not \Camera:R:cl1\ and \Camera:R:cl0\));

\Camera:RowSync_1:phase__1\\D\ <= ((not \Camera:phase_0\ and not Net_198 and \Camera:phase_1\)
	OR (not \Camera:phase_1\ and not Net_198 and \Camera:phase_0\)
	OR (not \Camera:phase_0\ and \Camera:phase_1\ and \Camera:RowSync_1:href_\)
	OR (not \Camera:phase_1\ and \Camera:phase_0\ and \Camera:RowSync_1:href_\)
	OR (not \Camera:phase_0\ and Net_323_0 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_1 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_2 and \Camera:phase_1\)
	OR (not \Camera:phase_0\ and Net_323_3 and \Camera:phase_1\)
	OR (not \Camera:phase_1\ and Net_323_0 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_1 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_2 and \Camera:phase_0\)
	OR (not \Camera:phase_1\ and Net_323_3 and \Camera:phase_0\));

\Camera:RowSync_1:phase__0\\D\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and not \Camera:RowSync_1:href_\ and Net_198)
	OR not \Camera:phase_0\);

\Camera:Net_154_3\ <= ((not \Camera:M:cl0\ and not \Camera:M:cl1\));

\Camera:FIFO_Colours:parity\\D\ <= (not Net_198
	OR not \Camera:Net_202\
	OR not \Camera:FIFO_Colours:parity\
	OR not \Camera:phase_0\
	OR not \Camera:phase_1\
	OR Net_323_0
	OR Net_323_1
	OR Net_323_2
	OR Net_323_3);

\Camera:Net_37\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and not \Camera:Net_202\ and Net_198));

\Camera:sample\ <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and \Camera:phase_1\ and \Camera:phase_0\ and \Camera:Net_202\ and Net_198));

Net_191 <= ((not Net_323_3 and not Net_323_2 and not Net_323_1 and not Net_323_0 and Net_198));

Net_361_7 <= ((Net_339 and Net_337_7)
	OR (not Net_339 and Net_154_7));

Net_361_6 <= ((Net_339 and Net_337_6)
	OR (not Net_339 and Net_154_6));

Net_361_5 <= ((Net_339 and Net_337_5)
	OR (not Net_339 and Net_154_5));

Net_361_4 <= ((Net_339 and Net_337_4)
	OR (not Net_339 and Net_154_4));

Net_361_3 <= ((Net_339 and Net_337_3)
	OR (not Net_339 and Net_154_3));

Net_361_2 <= ((Net_339 and Net_337_2)
	OR (not Net_339 and Net_154_2));

Net_361_1 <= ((Net_339 and Net_337_1)
	OR (not Net_339 and Net_154_1));

Net_361_0 <= ((Net_339 and Net_337_0)
	OR (not Net_339 and Net_154_0));

\SW:cy_dffe_1\\D\ <= ((not \SW:mux_2\ and \SW:cy_dffe_1\)
	OR (\SW:Net_34\ and \SW:mux_2\));

\SW:cy_dffe_2\\D\ <= ((not \SW:mux_2\ and not \SW:mux_1\ and \SW:Net_34\)
	OR (Net_400 and \SW:mux_1\)
	OR (Net_400 and \SW:mux_2\));

\SW:cy_dffe_3\\D\ <= ((not \SW:mux_1\ and Net_430)
	OR (\SW:Net_34\ and \SW:mux_1\));

\SW:mux_0\ <= ((not \SW:mux_2\ and not \SW:mux_1\));

Net_507 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_509D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_512 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_512 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_512)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_512 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_512 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_512 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_512 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_512 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_512));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"110110110110110110110110",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"11111111",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"11111111",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0101010101010101",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7,
			tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7, tmpOE__D_net_7),
		y=>(Net_361_7, Net_361_6, Net_361_5, Net_361_4,
			Net_361_3, Net_361_2, Net_361_1, Net_361_0),
		fb=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(tmpIO_7__D_net_7, tmpIO_7__D_net_6, tmpIO_7__D_net_5, tmpIO_7__D_net_4,
			tmpIO_7__D_net_3, tmpIO_7__D_net_2, tmpIO_7__D_net_1, tmpIO_7__D_net_0),
		siovref=>(tmpSIOVREF__D_net_0),
		annotation=>(open, open, open, open,
			open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D_net_0);
CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110110110110",
		ibuf_enabled=>"1111",
		init_dr_st=>"0001",
		input_sync=>"0000",
		input_clk_en=>'0',
		input_sync_mode=>"0000",
		intr_mode=>"00000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000",
		output_sync=>"0000",
		output_clk_en=>'0',
		output_mode=>"0000",
		output_reset=>'0',
		output_clock_mode=>"0000",
		oe_sync=>"0000",
		oe_conn=>"0000",
		oe_reset=>'0',
		pin_aliases=>",,,",
		pin_mode=>"BBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010",
		width=>4,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000",
		ovt_slew_control=>"00000000",
		ovt_hyst_trim=>"0000",
		input_buffer_sel=>"00000000")
	PORT MAP(oe=>(one, one, one, one),
		y=>(zero, zero, zero, zero),
		fb=>(Net_323_3, Net_323_2, Net_323_1, Net_323_0),
		analog=>(open, open, open, open),
		io=>(tmpIO_3__CS_net_3, tmpIO_3__CS_net_2, tmpIO_3__CS_net_1, tmpIO_3__CS_net_0),
		siovref=>(tmpSIOVREF__CS_net_0),
		annotation=>(open, open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_net_0);
LCD_WR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d056a8ac-75e0-40f6-8f45-8c3adde6c17b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_303,
		fb=>(tmpFB_0__LCD_WR_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_WR_net_0),
		siovref=>(tmpSIOVREF__LCD_WR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_WR_net_0);
LCD_RD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"563de919-ee64-4651-b01f-95032971f2eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LCD_RD_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RD_net_0),
		siovref=>(tmpSIOVREF__LCD_RD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RD_net_0);
LCD_RS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d0ee1b8-a86e-45a6-adfa-cfe717069096",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__LCD_RS_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD_RS_net_0),
		siovref=>(tmpSIOVREF__LCD_RS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_RS_net_0);
RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d0318d52-ac93-41a6-9803-868d514909b7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__RST_net_0),
		siovref=>(tmpSIOVREF__RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RST_net_0);
\OE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\OE:control_7\, \OE:control_6\, \OE:control_5\, \OE:control_4\,
			\OE:control_3\, \OE:control_2\, Net_339, tmpOE__D_net_7));
\LCD:FIFO_Status\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, \LCD:f0_empty\, Net_369));
\LCD:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001111000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000011111111000000001111111111111111000000000000000000000000000000000000000000000001",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>Net_428,
		cs_addr=>(\LCD:f1_empty\, \LCD:f0_empty\, Net_303),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>Net_148,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>Net_369,
		f0_blk_stat=>\LCD:f0_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>\LCD:f1_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(Net_154_7, Net_154_6, Net_154_5, Net_154_4,
			Net_154_3, Net_154_2, Net_154_1, Net_154_0));
LCD_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88a03940-8ac0-4757-a870-6f9f949f5566",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"111111111.111111",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_428,
		dig_domain_out=>open);
\Camera:XCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_188,
		fb=>(\Camera:tmpFB_0__XCLK_net_0\),
		analog=>(open),
		io=>(\Camera:tmpIO_0__XCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__XCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__XCLK_net_0\);
\Camera:DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_115\,
		trq=>zero,
		nrq=>\Camera:Net_41\);
\Camera:FIFO:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:Net_37\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_115\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:FIFO:p_in_7\, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:PCLK\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/33896740-279f-4a1b-8025-79e415fb7b96",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\Camera:Net_42\,
		analog=>(open),
		io=>(\Camera:tmpIO_0__PCLK_net_0\),
		siovref=>(\Camera:tmpSIOVREF__PCLK_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__PCLK_net_0\);
\Camera:B:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"11000000",
		d1_init=>"01000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:B:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:B:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:G:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"01000000",
		d1_init=>"01000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:G:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:G:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:VSYNC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_260,
		analog=>(open),
		io=>(\Camera:tmpIO_0__VSYNC_net_0\),
		siovref=>(\Camera:tmpSIOVREF__VSYNC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__VSYNC_net_0\);
\Camera:SIOD\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOD_net_0\),
		analog=>(open),
		io=>\Camera:Net_44\,
		siovref=>(\Camera:tmpSIOVREF__SIOD_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOD_net_0\);
\Camera:SIOC\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/6659edfb-2c0d-40f3-99c0-6e8a005227ac",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\Camera:tmpFB_0__SIOC_net_0\),
		analog=>(open),
		io=>\Camera:Net_45\,
		siovref=>(\Camera:tmpSIOVREF__SIOC_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\Camera:tmpINTERRUPT_0__SIOC_net_0\);
\Camera:I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>\Camera:I2C:Net_697\);
\Camera:I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\Camera:I2C:bus_clk\,
		scl_in=>\Camera:I2C:Net_1109_0\,
		sda_in=>\Camera:I2C:Net_1109_1\,
		scl_out=>\Camera:I2C:Net_643_0\,
		sda_out=>\Camera:I2C:sda_x_wire\,
		interrupt=>\Camera:I2C:Net_697\);
\Camera:I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f920bfef-7cdf-4cc9-a155-274ec60e5f97/6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\Camera:I2C:bus_clk\,
		dig_domain_out=>open);
\Camera:I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:Net_643_0\,
		oe=>one,
		y=>\Camera:Net_45\,
		yfb=>\Camera:I2C:Net_1109_0\);
\Camera:I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\Camera:I2C:sda_x_wire\,
		oe=>one,
		y=>\Camera:Net_44\,
		yfb=>\Camera:I2C:Net_1109_1\);
\Camera:end_line\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Camera:Net_41\);
\Camera:R:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"01000000",
		d1_init=>"11000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:R:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:R:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:RowSync_1:async_clk\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\Camera:Net_42\,
		enable=>one,
		clock_out=>\Camera:PixCLK\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Camera:RowSync_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Camera:M:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000100000100",
		d0_init=>"11000000",
		d1_init=>"11000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, \Camera:phase_1\, \Camera:phase_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:B:f0_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\Camera:M:cl0\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\Camera:M:cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(Net_190_7, Net_190_6, Net_190_5, Net_190_4,
			Net_190_3, Net_190_2, Net_190_1, Net_190_0),
		po=>open);
\Camera:FIFO_Colours:dp\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000010000011000000000000000000000000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Camera:PixCLK\,
		cs_addr=>(zero, zero, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Camera:sample\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Camera:Net_164\,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(\Camera:FIFO_Colours:parity\, zero, zero, zero,
			\Camera:Net_154_3\, \Camera:Net_154_2\, \Camera:Net_154_1\, \Camera:Net_154_0\),
		po=>open);
\Camera:DMA_Colours\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>\Camera:Net_164\,
		trq=>zero,
		nrq=>\Camera:Net_326\);
\Camera:Threshold:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Camera:Threshold:control_7\, \Camera:Threshold:control_6\, \Camera:Threshold:control_5\, \Camera:Threshold:control_4\,
			\Camera:Threshold:control_3\, \Camera:Threshold:control_2\, \Camera:Threshold:control_1\, \Camera:Net_202\));
\Camera:end_line_colours\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\Camera:Net_326\);
Camera_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8cfb7b3a-c999-4e31-bfc8-43ee7ab3471d",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_188,
		dig_domain_out=>open);
HREF:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"01",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_198,
		analog=>(open),
		io=>(tmpIO_0__HREF_net_0),
		siovref=>(tmpSIOVREF__HREF_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HREF_net_0);
LCD_DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"01",
		num_tds=>0)
	PORT MAP(drq=>Net_369,
		trq=>zero,
		nrq=>Net_371);
\Data_Out:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_337_7, Net_337_6, Net_337_5, Net_337_4,
			Net_337_3, Net_337_2, Net_337_1, Net_337_0));
SW_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f222cb65-2dc4-4cda-a964-6a31c35b9d7c",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_482,
		dig_domain_out=>open);
\Buttons:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_482,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_430, Net_400));
\SW:DAC:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\SW:Net_14\,
		iout=>\SW:DAC:Net_77\);
\SW:DAC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\SW:DAC:Net_77\);
\SW:Comparator:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\SW:Net_14\,
		vminus=>\SW:Net_16\,
		clock=>Net_482,
		clk_udb=>Net_482,
		cmpout=>\SW:Net_34\);
\SW:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\SW:Net_16\);
\SW:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'1',
		one_active=>'0',
		init_mux_sel=>"000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(\SW:Net_42\, \SW:Net_41\, \SW:Net_40\),
		hw_ctrl_en=>(\SW:mux_2\, \SW:mux_1\, \SW:mux_0\),
		vout=>\SW:Net_14\);
\SW:SW_1\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_1_net_0\),
		analog=>\SW:Net_40\,
		io=>(\SW:tmpIO_0__SW_1_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_1_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_1_net_0\);
\SW:SW_3\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/be3df60a-f0c7-4b2c-afb2-1294d0b47c28",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_3_net_0\),
		analog=>\SW:Net_42\,
		io=>(\SW:tmpIO_0__SW_3_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_3_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_3_net_0\);
\SW:SW_2\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"09418e87-c529-4a2d-99c4-2ebd33128f8a/37af2edb-d509-42db-811b-78a7252ecc42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\SW:tmpFB_0__SW_2_net_0\),
		analog=>\SW:Net_41\,
		io=>(\SW:tmpIO_0__SW_2_net_0\),
		siovref=>(\SW:tmpSIOVREF__SW_2_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SW:tmpINTERRUPT_0__SW_2_net_0\);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_512,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_507,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Net_303:cy_dff
	PORT MAP(d=>Net_303D,
		clk=>Net_428,
		q=>Net_303);
\Camera:FIFO:parity\:cy_dff
	PORT MAP(d=>\Camera:FIFO:parity\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:FIFO:parity\);
\Camera:RowSync_1:phase__1\:cy_dff
	PORT MAP(d=>\Camera:RowSync_1:phase__1\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:phase_1\);
\Camera:RowSync_1:phase__0\:cy_dff
	PORT MAP(d=>\Camera:RowSync_1:phase__0\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:phase_0\);
\Camera:RowSync_1:href_\:cy_dff
	PORT MAP(d=>Net_191,
		clk=>\Camera:PixCLK\,
		q=>\Camera:RowSync_1:href_\);
\Camera:FIFO_Colours:parity\:cy_dff
	PORT MAP(d=>\Camera:FIFO_Colours:parity\\D\,
		clk=>\Camera:PixCLK\,
		q=>\Camera:FIFO_Colours:parity\);
\SW:cydff_1\:cy_dff
	PORT MAP(d=>\SW:mux_0\,
		clk=>Net_482,
		q=>\SW:mux_1\);
\SW:cy_dffe_1\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_1\\D\,
		clk=>Net_482,
		q=>\SW:cy_dffe_1\);
\SW:cydff_2\:cy_dff
	PORT MAP(d=>\SW:mux_1\,
		clk=>Net_482,
		q=>\SW:mux_2\);
\SW:cy_dffe_2\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_2\\D\,
		clk=>Net_482,
		q=>Net_400);
\SW:cy_dffe_3\:cy_dff
	PORT MAP(d=>\SW:cy_dffe_3\\D\,
		clk=>Net_482,
		q=>Net_430);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_509:cy_dff
	PORT MAP(d=>Net_509D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_509);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);

END R_T_L;
