$version Generated by VerilatedVcd $end
$date Tue Jul 12 06:49:46 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 M! clk $end
  $var wire  1 \! debug_wb_ena $end
  $var wire  1 Z! debug_wb_have_inst $end
  $var wire 32 [! debug_wb_pc [31:0] $end
  $var wire  5 ]! debug_wb_reg [4:0] $end
  $var wire 32 ^! debug_wb_value [31:0] $end
  $var wire  1 P! led_ca_o $end
  $var wire  1 Q! led_cb_o $end
  $var wire  1 R! led_cc_o $end
  $var wire  1 S! led_cd_o $end
  $var wire  1 T! led_ce_o $end
  $var wire  1 U! led_cf_o $end
  $var wire  1 V! led_cg_o $end
  $var wire  1 W! led_dp_o $end
  $var wire  8 O! led_en_o [7:0] $end
  $var wire 24 X! light_o [23:0] $end
  $var wire  1 N! rst_n $end
  $var wire 24 Y! switch_i [23:0] $end
  $scope module top $end
   $var wire 16 u bridge_addr_i [15:0] $end
   $var wire 32 w bridge_wdata_i [31:0] $end
   $var wire  1 v bridge_wen_i $end
   $var wire  1 M! clk $end
   $var wire 32 ; cpu_inst_i [31:0] $end
   $var wire 32 _! cpu_rdata_i [31:0] $end
   $var wire  1 \! debug_wb_ena $end
   $var wire  1 Z! debug_wb_have_inst $end
   $var wire 32 [! debug_wb_pc [31:0] $end
   $var wire  5 ]! debug_wb_reg [4:0] $end
   $var wire 32 ^! debug_wb_value [31:0] $end
   $var wire 14 < im_addr_i [13:0] $end
   $var wire  1 P! led_ca_o $end
   $var wire  1 Q! led_cb_o $end
   $var wire  1 R! led_cc_o $end
   $var wire  1 S! led_cd_o $end
   $var wire  1 T! led_ce_o $end
   $var wire  1 U! led_cf_o $end
   $var wire  1 V! led_cg_o $end
   $var wire  1 W! led_dp_o $end
   $var wire  8 O! led_en_o [7:0] $end
   $var wire 24 X! light_o [23:0] $end
   $var wire  1 3! rst $end
   $var wire  1 N! rst_n $end
   $var wire 24 Y! switch_i [23:0] $end
   $scope module u_bridge $end
    $var wire 16 u addr_i [15:0] $end
    $var wire  1 M! clk $end
    $var wire 32 _! data_o [31:0] $end
    $var wire 32 `! dram_data_o [31:0] $end
    $var wire  1 P! led_ca_o $end
    $var wire  1 Q! led_cb_o $end
    $var wire  1 R! led_cc_o $end
    $var wire  1 S! led_cd_o $end
    $var wire  1 T! led_ce_o $end
    $var wire  1 U! led_cf_o $end
    $var wire  1 V! led_cg_o $end
    $var wire 32 = led_data [31:0] $end
    $var wire  1 W! led_dp_o $end
    $var wire  8 O! led_en_o [7:0] $end
    $var wire 24 X! light_o [23:0] $end
    $var wire  1 3! rst $end
    $var wire 24 Y! switch_i [23:0] $end
    $var wire 16 x tmp_addr [15:0] $end
    $var wire 32 w wdata_i [31:0] $end
    $var wire  1 v wen_i $end
    $scope module u_dram $end
     $var wire 32 i! ADDR_BITS [31:0] $end
     $var wire 16 y a [15:0] $end
     $var wire  1 M! clk $end
     $var wire 32 w d [31:0] $end
     $var wire 32 # i [31:0] $end
     $var wire 32 $ j [31:0] $end
     $var wire 32 % mem_file [31:0] $end
     $var wire 32 `! spo [31:0] $end
     $var wire  1 v we $end
    $upscope $end
    $scope module u_led_display $end
     $var wire  1 M! clk $end
     $var wire 16 > cnt [15:0] $end
     $var wire 16 j! cnt_end [15:0] $end
     $var wire  1 P! led_ca $end
     $var wire  1 Q! led_cb $end
     $var wire  1 R! led_cc $end
     $var wire  1 S! led_cd $end
     $var wire  1 T! led_ce $end
     $var wire  1 U! led_cf $end
     $var wire  1 V! led_cg $end
     $var wire  1 W! led_dp $end
     $var wire  8 O! led_en [7:0] $end
     $var wire  7 & led_num[0] [6:0] $end
     $var wire  7 0 led_num[10] [6:0] $end
     $var wire  7 1 led_num[11] [6:0] $end
     $var wire  7 2 led_num[12] [6:0] $end
     $var wire  7 3 led_num[13] [6:0] $end
     $var wire  7 4 led_num[14] [6:0] $end
     $var wire  7 5 led_num[15] [6:0] $end
     $var wire  7 ' led_num[1] [6:0] $end
     $var wire  7 ( led_num[2] [6:0] $end
     $var wire  7 ) led_num[3] [6:0] $end
     $var wire  7 * led_num[4] [6:0] $end
     $var wire  7 + led_num[5] [6:0] $end
     $var wire  7 , led_num[6] [6:0] $end
     $var wire  7 - led_num[7] [6:0] $end
     $var wire  7 . led_num[8] [6:0] $end
     $var wire  7 / led_num[9] [6:0] $end
     $var wire 32 = number [31:0] $end
     $var wire  1 3! rst $end
    $upscope $end
   $upscope $end
   $scope module u_inst_mem $end
    $var wire 32 i! ADDR_BITS [31:0] $end
    $var wire 16 ? a [15:0] $end
    $var wire 32 6 i [31:0] $end
    $var wire 32 7 j [31:0] $end
    $var wire 32 8 mem_file [31:0] $end
    $var wire 32 ; spo [31:0] $end
   $upscope $end
   $scope module u_miniRv $end
    $var wire 32 o! alu_num1_i [31:0] $end
    $var wire 32 p! alu_num2_i [31:0] $end
    $var wire  6 r! alu_op_i [5:0] $end
    $var wire  2 q! alu_sel_i [1:0] $end
    $var wire  1 9 bubble_exmem_pause_o $end
    $var wire  1 ?! bubble_id_op1_sel_i $end
    $var wire  1 @! bubble_id_op2_sel_i $end
    $var wire  5 (! bubble_id_raddr1_i [4:0] $end
    $var wire  5 )! bubble_id_raddr2_i [4:0] $end
    $var wire  1 C! bubble_idex_pause_o $end
    $var wire  1 B! bubble_ifid_pause_o $end
    $var wire  1 : bubble_memwb_pause_o $end
    $var wire  1 A! bubble_pc_pause_o $end
    $var wire  1 M! clk $end
    $var wire  1 \! debug_wb_ena $end
    $var wire  1 Z! debug_wb_have_inst $end
    $var wire 32 [! debug_wb_pc [31:0] $end
    $var wire  5 ]! debug_wb_reg [4:0] $end
    $var wire 32 ^! debug_wb_value [31:0] $end
    $var wire 32 <! ex_data_forward_o [31:0] $end
    $var wire 32 =! exmem_alu_result_i [31:0] $end
    $var wire 32 $! exmem_alu_result_o [31:0] $end
    $var wire  1 K exmem_inst_valid_i $end
    $var wire  1 L exmem_inst_valid_o $end
    $var wire 32 !! exmem_mem_wdata_i [31:0] $end
    $var wire  1 ~ exmem_mem_wen_i $end
    $var wire 16 J exmem_pc4_i [15:0] $end
    $var wire 16 N exmem_pc4_o [15:0] $end
    $var wire 16 I exmem_pc_i [15:0] $end
    $var wire 16 O exmem_pc_o [15:0] $end
    $var wire  5 } exmem_reg_waddr_i [4:0] $end
    $var wire  5 #! exmem_reg_waddr_o [4:0] $end
    $var wire  1 | exmem_reg_wen_i $end
    $var wire  1 "! exmem_reg_wen_o $end
    $var wire  2 H exmem_wb_sel_i [1:0] $end
    $var wire  2 M exmem_wb_sel_o [1:0] $end
    $var wire  4 8! idex_alu_op_i [3:0] $end
    $var wire  4 G idex_alu_op_o [3:0] $end
    $var wire  2 7! idex_alu_sel_i [1:0] $end
    $var wire  2 F idex_alu_sel_o [1:0] $end
    $var wire  1 5! idex_inst_valid_i $end
    $var wire  1 K idex_inst_valid_o $end
    $var wire 32 ;! idex_mem_wdata_i [31:0] $end
    $var wire 32 !! idex_mem_wdata_o [31:0] $end
    $var wire  1 c! idex_mem_wen_i $end
    $var wire  1 ~ idex_mem_wen_o $end
    $var wire 32 b! idex_op1_i [31:0] $end
    $var wire 32 D idex_op1_o [31:0] $end
    $var wire 32 6! idex_op2_i [31:0] $end
    $var wire 32 E idex_op2_o [31:0] $end
    $var wire 16 J idex_pc4_o [15:0] $end
    $var wire 16 I idex_pc_o [15:0] $end
    $var wire  5 { idex_reg_waddr_i [4:0] $end
    $var wire  5 } idex_reg_waddr_o [4:0] $end
    $var wire  1 9! idex_reg_wen_i $end
    $var wire  1 | idex_reg_wen_o $end
    $var wire  2 :! idex_wb_sel_i [1:0] $end
    $var wire  2 H idex_wb_sel_o [1:0] $end
    $var wire 32 z ifid_inst_o [31:0] $end
    $var wire 16 C ifid_pc4_o [15:0] $end
    $var wire 16 B ifid_pc_o [15:0] $end
    $var wire 14 < inst_addr_o [13:0] $end
    $var wire 32 ; inst_i [31:0] $end
    $var wire 16 u mem_addr_o [15:0] $end
    $var wire 32 _! mem_rdata_i [31:0] $end
    $var wire 32 w mem_wdata_o [31:0] $end
    $var wire  1 v mem_wen_o $end
    $var wire  5 l! memwb_reg_waddr_i [4:0] $end
    $var wire 32 >! memwb_reg_wdata_i [31:0] $end
    $var wire  1 k! memwb_reg_wen_i $end
    $var wire 16 a! pc_br_addr_i [15:0] $end
    $var wire 16 A pc_pc4_o [15:0] $end
    $var wire 16 @ pc_pc_o [15:0] $end
    $var wire  1 4! pc_sel_i $end
    $var wire 32 d! regfile_data1_o [31:0] $end
    $var wire 32 e! regfile_data2_o [31:0] $end
    $var wire  5 m! regfile_raddr1_i [4:0] $end
    $var wire  5 n! regfile_raddr2_i [4:0] $end
    $var wire  5 '! regfile_waddr_i [4:0] $end
    $var wire 32 &! regfile_wdata_i [31:0] $end
    $var wire  1 %! regfile_wen_i $end
    $var wire  1 3! rst $end
    $var wire 16 P trace_pc [15:0] $end
    $scope module u_bubble $end
     $var wire  5 } ex_reg_waddr_i [4:0] $end
     $var wire  2 H ex_wb_sel_i [1:0] $end
     $var wire  1 | ex_wen_i $end
     $var wire  1 9 exmem_pause_o $end
     $var wire  1 ?! id_op1_sel_i $end
     $var wire  1 @! id_op2_sel_i $end
     $var wire  5 (! id_raddr1_i [4:0] $end
     $var wire  5 )! id_raddr2_i [4:0] $end
     $var wire  1 C! idex_pause_o $end
     $var wire  1 B! ifid_pause_o $end
     $var wire  1 D! lu_pause $end
     $var wire  1 : memwb_pause_o $end
     $var wire  1 A! pc_pause_o $end
     $var wire  1 3! rst $end
    $upscope $end
    $scope module u_ex $end
     $var wire  4 G alu_op_i [3:0] $end
     $var wire 32 =! alu_result_o [31:0] $end
     $var wire  2 F alu_sel_i [1:0] $end
     $var wire 32 <! data_forward_o [31:0] $end
     $var wire  1 K inst_valid_i $end
     $var wire  1 K inst_valid_o $end
     $var wire 32 !! mem_wdata_i [31:0] $end
     $var wire 32 !! mem_wdata_o [31:0] $end
     $var wire  1 ~ mem_wen_i $end
     $var wire  1 ~ mem_wen_o $end
     $var wire 32 D op1_i [31:0] $end
     $var wire 32 E op2_i [31:0] $end
     $var wire 16 J pc4_i [15:0] $end
     $var wire 16 J pc4_o [15:0] $end
     $var wire 16 I pc_i [15:0] $end
     $var wire 16 I pc_o [15:0] $end
     $var wire  5 } reg_waddr_i [4:0] $end
     $var wire  5 } reg_waddr_o [4:0] $end
     $var wire  1 | reg_wen_i $end
     $var wire  1 | reg_wen_o $end
     $var wire  1 3! rst $end
     $var wire  2 H wb_sel_i [1:0] $end
     $var wire  2 H wb_sel_o [1:0] $end
     $scope module u_alu $end
      $var wire  1 S num1_eq_num2 $end
      $var wire 32 D num1_i [31:0] $end
      $var wire  1 T num1_lt_num2 $end
      $var wire 32 E num2_i [31:0] $end
      $var wire 32 Q num_add [31:0] $end
      $var wire 32 R num_sub [31:0] $end
      $var wire  4 G op [3:0] $end
      $var wire 32 f! result_arith [31:0] $end
      $var wire 32 h! result_logic [31:0] $end
      $var wire 32 =! result_o [31:0] $end
      $var wire 32 g! result_shift [31:0] $end
      $var wire  1 3! rst $end
      $var wire  2 F sel [1:0] $end
     $upscope $end
    $upscope $end
    $scope module u_ex_mem $end
     $var wire 32 =! alu_result_i [31:0] $end
     $var wire 32 $! alu_result_o [31:0] $end
     $var wire  1 M! clk $end
     $var wire  1 K inst_valid_i $end
     $var wire  1 L inst_valid_o $end
     $var wire 32 !! mem_wdata_i [31:0] $end
     $var wire 32 w mem_wdata_o [31:0] $end
     $var wire  1 ~ mem_wen_i $end
     $var wire  1 v mem_wen_o $end
     $var wire  1 9 pause_i $end
     $var wire 16 J pc4_i [15:0] $end
     $var wire 16 N pc4_o [15:0] $end
     $var wire 16 I pc_i [15:0] $end
     $var wire 16 O pc_o [15:0] $end
     $var wire  5 } reg_waddr_i [4:0] $end
     $var wire  5 #! reg_waddr_o [4:0] $end
     $var wire  1 | reg_wen_i $end
     $var wire  1 "! reg_wen_o $end
     $var wire  1 3! rst $end
     $var wire  2 H wb_sel_i [1:0] $end
     $var wire  2 M wb_sel_o [1:0] $end
    $upscope $end
    $scope module u_id $end
     $var wire  4 8! alu_op_o [3:0] $end
     $var wire  2 7! alu_sel_o [1:0] $end
     $var wire 16 a! br_addr_o [15:0] $end
     $var wire  3 F! ctrl_br_sel_o [2:0] $end
     $var wire  3 E! ctrl_imm_sel_o [2:0] $end
     $var wire  1 .! ctrl_is_jalr_o $end
     $var wire  1 ?! ctrl_op1_sel_o $end
     $var wire  1 @! ctrl_op2_sel_o $end
     $var wire  5 } ex_waddr_i [4:0] $end
     $var wire 32 <! ex_wdata_i [31:0] $end
     $var wire  1 | ex_wen_i $end
     $var wire 32 G! immgen_imm_o [31:0] $end
     $var wire 32 z inst_i [31:0] $end
     $var wire  1 5! inst_valid_o $end
     $var wire  5 #! mem_waddr_i [4:0] $end
     $var wire 32 >! mem_wdata_i [31:0] $end
     $var wire 32 ;! mem_wdata_o [31:0] $end
     $var wire  1 "! mem_wen_i $end
     $var wire  1 c! mem_wen_o $end
     $var wire 32 b! op1_o [31:0] $end
     $var wire  1 ?! op1_sel_o $end
     $var wire 32 6! op2_o [31:0] $end
     $var wire  1 @! op2_sel_o $end
     $var wire 16 B pc_i [15:0] $end
     $var wire  1 4! pc_sel_o $end
     $var wire  5 (! raddr1_o [4:0] $end
     $var wire  5 )! raddr2_o [4:0] $end
     $var wire 32 d! rdata1_i [31:0] $end
     $var wire 32 e! rdata2_i [31:0] $end
     $var wire 32 H! reg1_data [31:0] $end
     $var wire  1 *! reg1_ex_forward $end
     $var wire  1 +! reg1_mem_forward $end
     $var wire 32 ;! reg2_data [31:0] $end
     $var wire  1 ,! reg2_ex_forward $end
     $var wire  1 -! reg2_mem_forward $end
     $var wire  5 { reg_waddr_o [4:0] $end
     $var wire  1 9! reg_wen_o $end
     $var wire  1 3! rst $end
     $var wire  2 :! wb_sel_o [1:0] $end
     $scope module u_branch $end
      $var wire 16 a! br_addr_o [15:0] $end
      $var wire  1 K! data1_eq_data2 $end
      $var wire 32 H! data1_i [31:0] $end
      $var wire  1 L! data1_lt_data2 $end
      $var wire 32 ;! data2_i [31:0] $end
      $var wire 32 J! data_sub [31:0] $end
      $var wire 16 I! imm_i [15:0] $end
      $var wire  1 .! is_jalr_i $end
      $var wire 16 B pc_i [15:0] $end
      $var wire  1 4! pc_sel_o $end
      $var wire  1 3! rst $end
      $var wire  3 F! sel_i [2:0] $end
     $upscope $end
     $scope module u_ctrl $end
      $var wire  4 8! alu_op [3:0] $end
      $var wire  2 7! alu_sel [1:0] $end
      $var wire  3 F! br_sel [2:0] $end
      $var wire  3 0! func3 [2:0] $end
      $var wire  7 1! func7 [6:0] $end
      $var wire  3 E! imm_sel [2:0] $end
      $var wire  1 5! inst_valid $end
      $var wire  1 .! is_jalr_o $end
      $var wire  1 c! mem_wen $end
      $var wire  1 ?! op1_sel $end
      $var wire  1 @! op2_sel $end
      $var wire  7 /! opcode [6:0] $end
      $var wire  1 9! reg_wen $end
      $var wire  1 3! rst $end
      $var wire  2 :! wb_sel [1:0] $end
     $upscope $end
     $scope module u_imm_gen $end
      $var wire 25 2! data_i [31:7] $end
      $var wire 32 G! imm_o [31:0] $end
      $var wire  1 3! rst $end
      $var wire  3 E! sel_i [2:0] $end
     $upscope $end
    $upscope $end
    $scope module u_id_ex $end
     $var wire  4 8! alu_op_i [3:0] $end
     $var wire  4 G alu_op_o [3:0] $end
     $var wire  2 7! alu_sel_i [1:0] $end
     $var wire  2 F alu_sel_o [1:0] $end
     $var wire  1 M! clk $end
     $var wire  1 5! inst_valid_i $end
     $var wire  1 K inst_valid_o $end
     $var wire 32 ;! mem_wdata_i [31:0] $end
     $var wire 32 !! mem_wdata_o [31:0] $end
     $var wire  1 c! mem_wen_i $end
     $var wire  1 ~ mem_wen_o $end
     $var wire 32 b! op1_i [31:0] $end
     $var wire 32 D op1_o [31:0] $end
     $var wire 32 6! op2_i [31:0] $end
     $var wire 32 E op2_o [31:0] $end
     $var wire  1 C! pause_i $end
     $var wire 16 C pc4_i [15:0] $end
     $var wire 16 J pc4_o [15:0] $end
     $var wire 16 B pc_i [15:0] $end
     $var wire 16 I pc_o [15:0] $end
     $var wire  5 { reg_waddr_i [4:0] $end
     $var wire  5 } reg_waddr_o [4:0] $end
     $var wire  1 9! reg_wen_i $end
     $var wire  1 | reg_wen_o $end
     $var wire  1 3! rst $end
     $var wire  2 :! wb_sel_i [1:0] $end
     $var wire  2 H wb_sel_o [1:0] $end
    $upscope $end
    $scope module u_if_id $end
     $var wire  1 M! clk $end
     $var wire  1 4! flush_i $end
     $var wire 32 ; inst_i [31:0] $end
     $var wire 32 z inst_o [31:0] $end
     $var wire  1 B! pause_i $end
     $var wire 16 A pc4_i [15:0] $end
     $var wire 16 C pc4_o [15:0] $end
     $var wire 16 @ pc_i [15:0] $end
     $var wire 16 B pc_o [15:0] $end
     $var wire  1 3! rst $end
    $upscope $end
    $scope module u_mem $end
     $var wire 32 $! alu_result_i [31:0] $end
     $var wire 32 _! dm_data_i [31:0] $end
     $var wire 16 N pc4_i [15:0] $end
     $var wire 32 >! reg_wdata_o [31:0] $end
     $var wire  2 M wb_sel_i [1:0] $end
    $upscope $end
    $scope module u_mem_wb $end
     $var wire  1 M! clk $end
     $var wire  1 L inst_valid_i $end
     $var wire  1 Z! inst_valid_o $end
     $var wire  1 : pause_i $end
     $var wire 16 O pc_i [15:0] $end
     $var wire 16 P pc_o [15:0] $end
     $var wire  5 #! reg_waddr_i [4:0] $end
     $var wire  5 '! reg_waddr_o [4:0] $end
     $var wire 32 >! reg_wdata_i [31:0] $end
     $var wire 32 &! reg_wdata_o [31:0] $end
     $var wire  1 "! reg_wen_i $end
     $var wire  1 %! reg_wen_o $end
     $var wire  1 3! rst $end
    $upscope $end
    $scope module u_pc $end
     $var wire 16 a! br_addr_i [15:0] $end
     $var wire  1 M! clk $end
     $var wire  1 A! pause_i $end
     $var wire 16 A pc4_o [15:0] $end
     $var wire 16 @ pc_o [15:0] $end
     $var wire  1 3! rst $end
     $var wire  1 4! sel_i $end
    $upscope $end
    $scope module u_regfile $end
     $var wire  1 M! clk $end
     $var wire 32 d! data1_o [31:0] $end
     $var wire 32 e! data2_o [31:0] $end
     $var wire  5 (! raddr1 [4:0] $end
     $var wire  5 )! raddr2 [4:0] $end
     $var wire 32 U regs[0] [31:0] $end
     $var wire 32 _ regs[10] [31:0] $end
     $var wire 32 ` regs[11] [31:0] $end
     $var wire 32 a regs[12] [31:0] $end
     $var wire 32 b regs[13] [31:0] $end
     $var wire 32 c regs[14] [31:0] $end
     $var wire 32 d regs[15] [31:0] $end
     $var wire 32 e regs[16] [31:0] $end
     $var wire 32 f regs[17] [31:0] $end
     $var wire 32 g regs[18] [31:0] $end
     $var wire 32 h regs[19] [31:0] $end
     $var wire 32 V regs[1] [31:0] $end
     $var wire 32 i regs[20] [31:0] $end
     $var wire 32 j regs[21] [31:0] $end
     $var wire 32 k regs[22] [31:0] $end
     $var wire 32 l regs[23] [31:0] $end
     $var wire 32 m regs[24] [31:0] $end
     $var wire 32 n regs[25] [31:0] $end
     $var wire 32 o regs[26] [31:0] $end
     $var wire 32 p regs[27] [31:0] $end
     $var wire 32 q regs[28] [31:0] $end
     $var wire 32 r regs[29] [31:0] $end
     $var wire 32 W regs[2] [31:0] $end
     $var wire 32 s regs[30] [31:0] $end
     $var wire 32 t regs[31] [31:0] $end
     $var wire 32 X regs[3] [31:0] $end
     $var wire 32 Y regs[4] [31:0] $end
     $var wire 32 Z regs[5] [31:0] $end
     $var wire 32 [ regs[6] [31:0] $end
     $var wire 32 \ regs[7] [31:0] $end
     $var wire 32 ] regs[8] [31:0] $end
     $var wire 32 ^ regs[9] [31:0] $end
     $var wire  5 '! waddr [4:0] $end
     $var wire 32 &! wdata [31:0] $end
     $var wire  1 %! wen $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#9
b00000000000100000000000000000000 #
b00000000000100000000000000000000 $
b10000000000000000000000000101100 %
b0000001 &
b1001111 '
b0010010 (
b0000110 )
b1001100 *
b0100100 +
b0100000 ,
b0001111 -
b0000000 .
b0001100 /
b0001000 0
b1100000 1
b1110010 2
b1000010 3
b0110000 4
b0111000 5
b00000000000100000000000000000000 6
b00000000000100000000000000000000 7
b10000000000000000000000000101011 8
09
0:
b00000000010000000000000001101111 ;
b00000000000000 <
b00000000000000000000000000000000 =
b0000000000000000 >
b0000000000000000 ?
b0000000000000000 @
b0000000000000100 A
b0000000000000000 B
b0000000000000000 C
b00000000000000000000000000000000 D
b00000000000000000000000000000000 E
b00 F
b0000 G
b00 H
b0000000000000000 I
b0000000000000000 J
0K
0L
b00 M
b0000000000000000 N
b0000000000000000 O
b0000000000000000 P
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
1S
0T
b00000000000000000000000000000000 U
b00000000000000000000000000000000 V
b00000000000000000000000000000000 W
b00000000000000000000000000000000 X
b00000000000000000000000000000000 Y
b00000000000000000000000000000000 Z
b00000000000000000000000000000000 [
b00000000000000000000000000000000 \
b00000000000000000000000000000000 ]
b00000000000000000000000000000000 ^
b00000000000000000000000000000000 _
b00000000000000000000000000000000 `
b00000000000000000000000000000000 a
b00000000000000000000000000000000 b
b00000000000000000000000000000000 c
b00000000000000000000000000000000 d
b00000000000000000000000000000000 e
b00000000000000000000000000000000 f
b00000000000000000000000000000000 g
b00000000000000000000000000000000 h
b00000000000000000000000000000000 i
b00000000000000000000000000000000 j
b00000000000000000000000000000000 k
b00000000000000000000000000000000 l
b00000000000000000000000000000000 m
b00000000000000000000000000000000 n
b00000000000000000000000000000000 o
b00000000000000000000000000000000 p
b00000000000000000000000000000000 q
b00000000000000000000000000000000 r
b00000000000000000000000000000000 s
b00000000000000000000000000000000 t
b0000000000000000 u
0v
b00000000000000000000000000000000 w
b1100000000000000 x
b0011000000000000 y
b00000000000000000000000000000000 z
b00000 {
0|
b00000 }
0~
b00000000000000000000000000000000 !!
0"!
b00000 #!
b00000000000000000000000000000000 $!
0%!
b00000000000000000000000000000000 &!
b00000 '!
b00000 (!
b00000 )!
0*!
0+!
0,!
0-!
0.!
b0000000 /!
b000 0!
b0000000 1!
b0000000000000000000000000 2!
13!
04!
05!
b00000000000000000000000000000000 6!
b00 7!
b0000 8!
09!
b00 :!
b00000000000000000000000000000000 ;!
b00000000000000000000000000000000 <!
b00000000000000000000000000000000 =!
b00000000000000000000000000000000 >!
0?!
1@!
0A!
0B!
0C!
0D!
b000 E!
b000 F!
b00000000000000000000000000000000 G!
b00000000000000000000000000000000 H!
b0000000000000000 I!
b00000000000000000000000000000000 J!
1K!
0L!
0M!
0N!
b11111110 O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
1W!
b000000000000000000000000 X!
b000000000000000000000000 Y!
0Z!
b00000000000000000000000000000000 [!
0\!
b00000 ]!
b00000000000000000000000000000000 ^!
b00000000000000000000000000000000 _!
b00000000000000000000000000000000 `!
b0000000000000000 a!
b00000000000000000000000000000000 b!
0c!
b00000000000000000000000000000000 d!
b00000000000000000000000000000000 e!
b00000000000000000000000000000000 f!
b00000000000000000000000000000000 g!
b00000000000000000000000000000000 h!
b00000000000000000000000000010000 i!
b0100111000011111 j!
0k!
b00000 l!
b00000 m!
b00000 n!
b00000000000000000000000000000000 o!
b00000000000000000000000000000000 p!
b00 q!
b000000 r!
#10
1M!
#15
0M!
#19
#20
1M!
#25
0M!
#29
#30
1M!
#35
0M!
#39
#40
1M!
#45
0M!
#49
#50
1M!
#55
0M!
#59
#60
1M!
#65
0M!
#69
#70
1M!
#75
0M!
#79
#80
1M!
#85
0M!
#89
#90
1M!
#95
0M!
#99
#100
1M!
#105
0M!
#109
#110
1M!
#115
0M!
#119
#120
1M!
#125
0M!
#129
#130
1M!
#135
0M!
#139
#140
1M!
#145
0M!
#149
#150
1M!
#155
0M!
#159
#160
1M!
#165
0M!
#169
#170
1M!
#175
0M!
#179
#180
1M!
#185
0M!
#189
#190
1M!
#195
0M!
#199
#200
1M!
#205
0M!
#209
03!
1N!
#210
b00000000000000000010000010110111 ;
b00000000000001 <
b0000000000000001 >
b0000000000000001 ?
b0000000000000100 @
b0000000000001000 A
b0000000000000100 C
b00000000010000000000000001101111 z
b00100 )!
b1101111 /!
b0000000001000000000000000 2!
14!
15!
b00000000000000000000000000000100 6!
b01 7!
b0001 8!
19!
b01 :!
b101 E!
b111 F!
b00000000000000000000000000000100 G!
b0000000000000100 I!
1M!
b0000000000000100 a!
#215
0M!
#219
#220
b0000000000000010 >
b0000000000000000 C
b00000000000000000000000000000100 E
b01 F
b0001 G
b01 H
b0000000000000100 J
1K
b00000000000000000000000000000100 Q
b11111111111111111111111111111100 R
0S
1T
b00000000000000000000000000000000 z
1|
b00000 )!
1*!
1,!
b0000000 /!
b0000000000000000000000000 2!
04!
05!
b00000000000000000000000000000000 6!
b00 7!
b0000 8!
09!
b00 :!
b00000000000000000000000000000100 <!
b00000000000000000000000000000100 =!
b000 E!
b000 F!
b00000000000000000000000000000000 G!
b0000000000000000 I!
1M!
b0000000000000000 a!
b00000000000000000000000000000100 f!
#225
0M!
#229
#230
b00000000000000001000000010010011 ;
b00000000000010 <
b0000000000000011 >
b0000000000000010 ?
b0000000000001000 @
b0000000000001100 A
b0000000000000100 B
b0000000000001000 C
b00000000000000000000000000000000 E
b00 F
b0000 G
b00 H
b0000000000000000 J
0K
1L
b01 M
b0000000000000100 N
b00000000000000000000000000000000 Q
b00000000000000000000000000000000 R
1S
0T
b0000000000000100 u
b1100000000000100 x
b0011000000000001 y
b00000000000000000010000010110111 z
b00001 {
0|
1"!
b00000000000000000000000000000100 $!
0*!
1+!
0,!
1-!
b0110111 /!
b010 0!
b0000000000000000001000001 2!
15!
b00000000000000000010000000000000 6!
b01 7!
b0011 8!
19!
b10 :!
b00000000000000000000000000000000 <!
b00000000000000000000000000000000 =!
b00000000000000000000000000000100 >!
1?!
b100 E!
b00000000000000000010000000000000 G!
b0010000000000000 I!
1M!
b0010000000000100 a!
b00000000000000000000000000000000 f!
#235
0M!
#239
#240
b00000000000000001001011100000011 ;
b00000000000011 <
b0000000000000100 >
b0000000000000011 ?
b0000000000001100 @
b0000000000010000 A
b0000000000001000 B
b0000000000001100 C
b00000000000000000010000000000000 E
b01 F
b0011 G
b10 H
b0000000000000100 I
b0000000000001000 J
1K
0L
b00 M
b0000000000000000 N
b00000000000000000010000000000000 Q
b11111111111111111110000000000000 R
0S
1T
b0000000000000000 u
b1100000000000000 x
b0011000000000000 y
b00000000000000001000000010010011 z
1|
b00001 }
0"!
b00000000000000000000000000000000 $!
1%!
b00000000000000000000000000000100 &!
b00001 (!
1*!
0+!
0-!
b0010011 /!
b000 0!
b0000000000000000100000001 2!
b00000000000000000000000000000000 6!
b0001 8!
b00000000000000000010000000000000 <!
b00000000000000000010000000000000 =!
b00000000000000000000000000000000 >!
b001 E!
b00000000000000000000000000000000 G!
b00000000000000000010000000000000 H!
b0000000000000000 I!
b00000000000000000010000000000000 J!
0K!
1M!
1Z!
1\!
b00000000000000000000000000000100 ^!
b0000000000001000 a!
b00000000000000000010000000000000 b!
b00000000000000000010000000000000 f!
#245
0M!
#249
#250
b00001111111100000000001110010011 ;
b00000000000100 <
b0000000000000101 >
b0000000000000100 ?
b0000000000010000 @
b0000000000010100 A
b0000000000001100 B
b0000000000010000 C
b00000000000000000010000000000000 D
b00000000000000000000000000000000 E
b0001 G
b0000000000001000 I
b0000000000001100 J
1L
b10 M
b0000000000001000 N
b0000000000000100 O
b00000000000000000010000000000000 R
0T
b00000000000000000000000000000100 U
b0010000000000000 u
b1110000000000000 x
b0011100000000000 y
b00000000000000001001011100000011 z
b01110 {
1"!
b00001 #!
b00000000000000000010000000000000 $!
0%!
b00000000000000000000000000000000 &!
1+!
b0000011 /!
b001 0!
b0000000000000000100101110 2!
05!
b00 7!
b0000 8!
09!
b00 :!
b00000000000000000010000000000000 >!
0?!
b000 E!
1M!
0Z!
0\!
b00000000000000000000000000000000 ^!
b0000000000001100 a!
b00000000000000000000000000001100 b!
#255
0M!
#259
#260
b00000000001000000000000110010011 ;
b00000000000101 <
b0000000000000110 >
b0000000000000101 ?
b0000000000010100 @
b0000000000011000 A
b0000000000010000 B
b0000000000010100 C
b00000000000000000000000000001100 D
b00 F
b0000 G
b00 H
b0000000000001100 I
b0000000000010000 J
0K
b0000000000001100 N
b0000000000001000 O
b0000000000000100 P
b00000000000000000000000000001100 Q
b00000000000000000000000000001100 R
b00000000000000000000000000000000 U
b00001111111100000000001110010011 z
b00111 {
0|
b01110 }
1%!
b00000000000000000010000000000000 &!
b00001 '!
b00000 (!
b11111 )!
0*!
0+!
b0010011 /!
b000 0!
b0000111 1!
b0000111111110000000000111 2!
15!
b00000000000000000000000011111111 6!
b01 7!
b0001 8!
19!
b10 :!
b00000000000000000000000000000000 <!
b00000000000000000000000000000000 =!
1?!
b001 E!
b00000000000000000000000011111111 G!
b00000000000000000000000000000000 H!
b0000000011111111 I!
b00000000000000000000000000000000 J!
1K!
1M!
1Z!
b00000000000000000000000000000100 [!
1\!
b00001 ]!
b00000000000000000010000000000000 ^!
b0000000100001111 a!
b00000000000000000000000000000000 b!
b00000000000000000000000000000000 f!
#265
0M!
#269
#270
b00100100011101110001110001100011 ;
b00000000000110 <
b0000000000000111 >
b0000000000000110 ?
b0000000000011000 @
b0000000000011100 A
b0000000000010100 B
b0000000000011000 C
b00000000000000000000000000000000 D
b00000000000000000000000011111111 E
b01 F
b0001 G
b10 H
b0000000000010000 I
b0000000000010100 J
1K
0L
b00 M
b0000000000010000 N
b0000000000001100 O
b0000000000001000 P
b00000000000000000000000011111111 Q
b11111111111111111111111100000001 R
1T
b00000000000000000010000000000000 V
b0000000000000000 u
b1100000000000000 x
b0011000000000000 y
b00000000001000000000000110010011 z
b00011 {
1|
b00111 }
0"!
b01110 #!
b00000000000000000000000000000000 $!
b00010 )!
b0000000 1!
b0000000000100000000000011 2!
b00000000000000000000000000000010 6!
b00000000000000000000000011111111 <!
b00000000000000000000000011111111 =!
b00000000000000000000000000000000 >!
b00000000000000000000000000000010 G!
b0000000000000010 I!
1M!
b00000000000000000000000000001000 [!
b0000000000010110 a!
b00000000000000000000000011111111 f!
#275
0M!
#279
#280
b00000000000000000010000010110111 ;
b00000000000111 <
b0000000000001000 >
b0000000000000111 ?
b0000000000011100 @
b0000000000100000 A
b0000000000011000 B
b0000000000011100 C
b00000000000000000000000000000010 E
b0000000000010100 I
b0000000000011000 J
1L
b10 M
b0000000000010100 N
b0000000000010000 O
b0000000000001100 P
b00000000000000000000000000000010 Q
b11111111111111111111111111111110 R
b0000000011111111 u
b1100000011111111 x
b0011000000111111 y
b00100100011101110001110001100011 z
b11000 {
b00011 }
1"!
b00111 #!
b00000000000000000000000011111111 $!
0%!
b00000000000000000000000000000000 &!
b01110 '!
b01110 (!
b00111 )!
1-!
b1100011 /!
b001 0!
b0010010 1!
b0010010001110111000111000 2!
14!
b00000000000000000000001001011000 6!
09!
b00 :!
b00000000000000000000000011111111 ;!
b00000000000000000000000000000010 <!
b00000000000000000000000000000010 =!
b00000000000000000000000011111111 >!
0?!
b011 E!
b010 F!
b00000000000000000000001001011000 G!
b0000001001011000 I!
b11111111111111111111111100000001 J!
0K!
1L!
1M!
0Z!
b00000000000000000000000000001100 [!
0\!
b01110 ]!
b00000000000000000000000000000000 ^!
b0000001001110000 a!
b00000000000000000000000000011000 b!
b00000000000000000000000000000010 f!
#285
0M!
#289
#290
b00000000000000011000000001100011 ;
b00000010011100 <
b0000000000001001 >
b0000000010011100 ?
b0000001001110000 @
b0000001001110100 A
b0000000000000000 B
b0000000000000000 C
b00000000000000000000000000011000 D
b00000000000000000000001001011000 E
b00 H
b0000000000011000 I
b0000000000011100 J
b0000000000011000 N
b0000000000010100 O
b0000000000010000 P
b00000000000000000000001001110000 Q
b11111111111111111111110111000000 R
b0000000000000010 u
b1100000000000010 x
b0011000000000000 y
b00000000000000000000000000000000 z
b00000 {
0|
b11000 }
b00000000000000000000000011111111 !!
b00011 #!
b00000000000000000000000000000010 $!
1%!
b00000000000000000000000011111111 &!
b00111 '!
b00000 (!
b00000 )!
0-!
b0000000 /!
b000 0!
b0000000 1!
b0000000000000000000000000 2!
04!
05!
b00000000000000000000000000000000 6!
b00 7!
b0000 8!
b00000000000000000000000000000000 ;!
b00000000000000000000001001110000 <!
b00000000000000000000001001110000 =!
b00000000000000000000000000000010 >!
b000 E!
b000 F!
b00000000000000000000000000000000 G!
b0000000000000000 I!
b00000000000000000000000000000000 J!
1K!
0L!
1M!
1Z!
b00000000000000000000000000010000 [!
1\!
b00111 ]!
b00000000000000000000000011111111 ^!
b0000000000000000 a!
b00000000000000000000000000000000 b!
b00000000000000000000001001110000 f!
#295
0M!
