ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_fmc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c"
  20              		.section	.text.fmc_wscnt_set,"ax",%progbits
  21              		.align	1
  22              		.global	fmc_wscnt_set
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fmc_wscnt_set:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \file    gd32f4xx_fmc.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief   FMC driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #include "gd32f4xx_fmc.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    set the FMC wait state counter
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  wscnt: wait state counter value
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_3: FMC 3 wait
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_4: FMC 4 wait
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_5: FMC 5 wait
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_6: FMC 6 wait
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_7: FMC 7 wait
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_8: FMC 8 wait
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_9: FMC 9 wait
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_10: FMC 10 wait
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_11: FMC 11 wait
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_12: FMC 12 wait
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_13: FMC 13 wait
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_14: FMC 14 wait
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_15: FMC 15 wait
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
  30              		.loc 1 65 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
  35              		.loc 1 66 5 view .LVU1
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_WS;
  36              		.loc 1 68 5 view .LVU2
  37              		.loc 1 68 9 is_stmt 0 view .LVU3
  38 0000 044A     		ldr	r2, .L2
  39 0002 D2F8003C 		ldr	r3, [r2, #3072]
  40              	.LVL1:
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the wait state counter value */
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_WC_WSCNT;
  41              		.loc 1 70 5 is_stmt 1 view .LVU4
  42              		.loc 1 70 9 is_stmt 0 view .LVU5
  43 0006 23F00F03 		bic	r3, r3, #15
  44              	.LVL2:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_WS = (reg | wscnt);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 3


  45              		.loc 1 71 5 is_stmt 1 view .LVU6
  46              		.loc 1 71 19 is_stmt 0 view .LVU7
  47 000a 0343     		orrs	r3, r3, r0
  48              	.LVL3:
  49              		.loc 1 71 12 view .LVU8
  50 000c C2F8003C 		str	r3, [r2, #3072]
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
  51              		.loc 1 72 1 view .LVU9
  52 0010 7047     		bx	lr
  53              	.L3:
  54 0012 00BF     		.align	2
  55              	.L2:
  56 0014 00300240 		.word	1073885184
  57              		.cfi_endproc
  58              	.LFE116:
  60              		.section	.text.fmc_unlock,"ax",%progbits
  61              		.align	1
  62              		.global	fmc_unlock
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  67              	fmc_unlock:
  68              	.LFB117:
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    unlock the main FMC operation
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_unlock(void)
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
  69              		.loc 1 81 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if((RESET != (FMC_CTL & FMC_CTL_LK))) {
  74              		.loc 1 82 5 view .LVU11
  75              		.loc 1 82 19 is_stmt 0 view .LVU12
  76 0000 074B     		ldr	r3, .L7
  77 0002 D3F8103C 		ldr	r3, [r3, #3088]
  78              		.loc 1 82 7 view .LVU13
  79 0006 002B     		cmp	r3, #0
  80 0008 00DB     		blt	.L6
  81              	.L4:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* write the FMC key */
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY0;
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
  82              		.loc 1 87 1 view .LVU14
  83 000a 7047     		bx	lr
  84              	.L6:
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
  85              		.loc 1 84 9 is_stmt 1 view .LVU15
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 4


  86              		.loc 1 84 17 is_stmt 0 view .LVU16
  87 000c 044B     		ldr	r3, .L7
  88 000e 054A     		ldr	r2, .L7+4
  89 0010 C3F8042C 		str	r2, [r3, #3076]
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
  90              		.loc 1 85 9 is_stmt 1 view .LVU17
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
  91              		.loc 1 85 17 is_stmt 0 view .LVU18
  92 0014 02F18832 		add	r2, r2, #-2004318072
  93 0018 C3F8042C 		str	r2, [r3, #3076]
  94              		.loc 1 87 1 view .LVU19
  95 001c F5E7     		b	.L4
  96              	.L8:
  97 001e 00BF     		.align	2
  98              	.L7:
  99 0020 00300240 		.word	1073885184
 100 0024 23016745 		.word	1164378403
 101              		.cfi_endproc
 102              	.LFE117:
 104              		.section	.text.fmc_lock,"ax",%progbits
 105              		.align	1
 106              		.global	fmc_lock
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	fmc_lock:
 112              	.LFB118:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    lock the main FMC operation
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_lock(void)
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 113              		.loc 1 96 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the LK bit*/
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL |= FMC_CTL_LK;
 118              		.loc 1 98 5 view .LVU21
 119 0000 034A     		ldr	r2, .L10
 120 0002 D2F8103C 		ldr	r3, [r2, #3088]
 121              		.loc 1 98 13 is_stmt 0 view .LVU22
 122 0006 43F00043 		orr	r3, r3, #-2147483648
 123 000a C2F8103C 		str	r3, [r2, #3088]
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 124              		.loc 1 99 1 view .LVU23
 125 000e 7047     		bx	lr
 126              	.L11:
 127              		.align	2
 128              	.L10:
 129 0010 00300240 		.word	1073885184
 130              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 5


 131              	.LFE118:
 133              		.section	.text.ob_unlock,"ax",%progbits
 134              		.align	1
 135              		.global	ob_unlock
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	ob_unlock:
 141              	.LFB127:
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #if defined (GD32F425) || defined (GD32F427) || defined (GD32F470)
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief      FMC erase page
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  page_addr: the page address to be erased.
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_addr)
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* unlock page erase operation */
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PEKEY = UNLOCK_PE_KEY;
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start page erase */
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PECFG = FMC_PE_EN | page_addr;
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_SER;
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PECFG &= ~FMC_PE_EN;
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SER;
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #endif
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 6


 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase sector
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_sector: select the sector to erase
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_0: sector 0
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_1: sector 1
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_2: sector 2
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_3: sector 3
 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_4: sector 4
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_5: sector 5
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_6: sector 6
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_7: sector 7
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_8: sector 8
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_9: sector 9
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_10: sector 10
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_11: sector 11
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_12: sector 12
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_13: sector 13
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_14: sector 14
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_15: sector 15
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_16: sector 16
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_17: sector 17
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_18: sector 18
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_19: sector 19
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_20: sector 20
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_21: sector 21
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_22: sector 22
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_23: sector 23
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_24: sector 24
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_25: sector 25
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_26: sector 26
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_27: sector 27
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_sector_erase(uint32_t fmc_sector)
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 7


 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the SER bit */
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_SER);
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole chip
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_MER0 | FMC_CTL_MER1);
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER bits */
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~(FMC_CTL_MER0 | FMC_CTL_MER1);
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole bank0
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 8


 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_MER0;
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER0 bit */
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_MER0);
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole bank1
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_MER1;
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER1 bit */
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_MER1);
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 9


 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a word at the corresponding address
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: word to program(0x00000000 - 0xFFFFFFFF)
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG32(address) = data;
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a half word at the corresponding address
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: halfword to program(0x0000 - 0xFFFF)
 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 10


 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG16(address) = data;
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a byte at the corresponding address
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: byte to program(0x00 - 0xFF)
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_byte_program(uint32_t address, uint8_t data)
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG8(address) = data;
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 11


 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    unlock the option byte operation
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_unlock(void)
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 142              		.loc 1 449 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_OB_LK)) {
 147              		.loc 1 450 5 view .LVU25
 148              		.loc 1 450 18 is_stmt 0 view .LVU26
 149 0000 074B     		ldr	r3, .L14
 150 0002 D3F8143C 		ldr	r3, [r3, #3092]
 151              		.loc 1 450 7 view .LVU27
 152 0006 13F0010F 		tst	r3, #1
 153 000a 07D0     		beq	.L12
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* write the FMC key */
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBKEY = OB_UNLOCK_KEY0;
 154              		.loc 1 452 9 is_stmt 1 view .LVU28
 155              		.loc 1 452 19 is_stmt 0 view .LVU29
 156 000c 044B     		ldr	r3, .L14
 157 000e 054A     		ldr	r2, .L14+4
 158 0010 C3F8082C 		str	r2, [r3, #3080]
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBKEY = OB_UNLOCK_KEY1;
 159              		.loc 1 453 9 is_stmt 1 view .LVU30
 160              		.loc 1 453 19 is_stmt 0 view .LVU31
 161 0014 02F14432 		add	r2, r2, #1145324612
 162 0018 C3F8082C 		str	r2, [r3, #3080]
 163              	.L12:
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 164              		.loc 1 455 1 view .LVU32
 165 001c 7047     		bx	lr
 166              	.L15:
 167 001e 00BF     		.align	2
 168              	.L14:
 169 0020 00300240 		.word	1073885184
 170 0024 3B2A1908 		.word	135866939
 171              		.cfi_endproc
 172              	.LFE127:
 174              		.section	.text.ob_lock,"ax",%progbits
 175              		.align	1
 176              		.global	ob_lock
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 12


 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	ob_lock:
 182              	.LFB128:
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    lock the option byte operation
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_lock(void)
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 183              		.loc 1 464 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* reset the OB_LK bit */
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 |= FMC_OBCTL0_OB_LK;
 188              		.loc 1 466 5 view .LVU34
 189 0000 034A     		ldr	r2, .L17
 190 0002 D2F8143C 		ldr	r3, [r2, #3092]
 191              		.loc 1 466 16 is_stmt 0 view .LVU35
 192 0006 43F00103 		orr	r3, r3, #1
 193 000a C2F8143C 		str	r3, [r2, #3092]
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 194              		.loc 1 467 1 view .LVU36
 195 000e 7047     		bx	lr
 196              	.L18:
 197              		.align	2
 198              	.L17:
 199 0010 00300240 		.word	1073885184
 200              		.cfi_endproc
 201              	.LFE128:
 203              		.section	.text.ob_start,"ax",%progbits
 204              		.align	1
 205              		.global	ob_start
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	ob_start:
 211              	.LFB129:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    send option byte change command
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_start(void)
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 212              		.loc 1 476 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 13


 216              		@ link register save eliminated.
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the OB_START bit in OBCTL0 register */
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 |= FMC_OBCTL0_OB_START;
 217              		.loc 1 478 5 view .LVU38
 218 0000 034A     		ldr	r2, .L20
 219 0002 D2F8143C 		ldr	r3, [r2, #3092]
 220              		.loc 1 478 16 is_stmt 0 view .LVU39
 221 0006 43F00203 		orr	r3, r3, #2
 222 000a C2F8143C 		str	r3, [r2, #3092]
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 223              		.loc 1 479 1 view .LVU40
 224 000e 7047     		bx	lr
 225              	.L21:
 226              		.align	2
 227              	.L20:
 228 0010 00300240 		.word	1073885184
 229              		.cfi_endproc
 230              	.LFE129:
 232              		.section	.text.ob_user_bor_threshold,"ax",%progbits
 233              		.align	1
 234              		.global	ob_user_bor_threshold
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 239              	ob_user_bor_threshold:
 240              	.LVL4:
 241              	.LFB137:
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    erase option byte
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_erase(void)
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg, reg1;
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= (FMC_OBCTL0_NWDG_HW | FMC_OBCTL0_NRST_DPSLP | FMC_OBCTL0_NRST_STDBY);
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the BOR level */
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= FMC_OBCTL0_BOR_TH;
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte boot bank value */
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_BB;
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte dbs value */
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_DBS;
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset drp and wp value */
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= FMC_OBCTL0_WP0;
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= (~FMC_OBCTL0_DRP);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 14


 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= FMC_OBCTL1_WP1;
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable write protection
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_x(x=0..22):sector x(x = 0,1,2...22)
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_23_27: sector23~27
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_ALL: all sector
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     SUCCESS or ERROR
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ErrStatus ob_write_protection_enable(uint32_t ob_wp)
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SUCCESS;
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable write protection
 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_x(x=0..22):sector x(x = 0,1,2...22)
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_23_27: sector23~27
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_ALL: all sector
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     SUCCESS or ERROR
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ErrStatus ob_write_protection_disable(uint32_t ob_wp)
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 15


 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SUCCESS;
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable erase/program protection and D-bus read protection
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_drp: enable the WPx bits used as erase/program protection and D-bus read protect
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_x(x=0..22): sector x(x = 0,1,2...22)
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_23_27: sector23~27
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_ALL: all sector
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_drp_enable(uint32_t ob_drp)
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t drp_state = FMC_OBCTL0 & FMC_OBCTL0_DRP;
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_drp << 16U);
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable erase/program protection and D-bus read protection
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 16


 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_drp_disable(void)
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_SPC;
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 |= FMC_OBCTL0_OB_START;
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* it is necessary to disable the security protection at the same time when D-BUS read prot
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= ~FMC_OBCTL0_SPC;
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)FMC_NSPC << 8U);
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_WP0;
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~FMC_OBCTL0_DRP);
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= FMC_OBCTL1_WP1;
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    configure security protection level
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_spc: specify security protection level
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_NSPC: no security protection
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_LSPC: low security protection
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_HSPC: high security protection
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_security_protection_config(uint8_t ob_spc)
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg = FMC_OBCTL0;
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_SPC;
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 17


 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program the FMC user option byte
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_user_write(uint32_t ob_fwdgt, uint32_t ob_deepsleep, uint32_t ob_stdby)
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg = FMC_OBCTL0;
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~(FMC_OBCTL0_NWDG_HW | FMC_OBCTL0_NRST_DPSLP | FMC_OBCTL0_NRST_STDBY);
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program the option byte BOR threshold value
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_bor_th: user option byte
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE3: BOR threshold value 3
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE2: BOR threshold value 2
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE1: BOR threshold value 1
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_OFF: no BOR function
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_user_bor_threshold(uint32_t ob_bor_th)
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 242              		.loc 1 731 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		@ link register save eliminated.
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 18


 247              		.loc 1 732 5 view .LVU42
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 248              		.loc 1 734 5 view .LVU43
 249              		.loc 1 734 9 is_stmt 0 view .LVU44
 250 0000 044A     		ldr	r2, .L23
 251 0002 D2F8143C 		ldr	r3, [r2, #3092]
 252              	.LVL5:
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the BOR level */
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_OBCTL0_BOR_TH;
 253              		.loc 1 736 5 is_stmt 1 view .LVU45
 254              		.loc 1 736 9 is_stmt 0 view .LVU46
 255 0006 23F00C03 		bic	r3, r3, #12
 256              	.LVL6:
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | ob_bor_th);
 257              		.loc 1 737 5 is_stmt 1 view .LVU47
 258              		.loc 1 737 23 is_stmt 0 view .LVU48
 259 000a 0343     		orrs	r3, r3, r0
 260              	.LVL7:
 261              		.loc 1 737 16 view .LVU49
 262 000c C2F8143C 		str	r3, [r2, #3092]
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 263              		.loc 1 738 1 view .LVU50
 264 0010 7047     		bx	lr
 265              	.L24:
 266 0012 00BF     		.align	2
 267              	.L23:
 268 0014 00300240 		.word	1073885184
 269              		.cfi_endproc
 270              	.LFE137:
 272              		.section	.text.ob_boot_mode_config,"ax",%progbits
 273              		.align	1
 274              		.global	ob_boot_mode_config
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	ob_boot_mode_config:
 280              	.LVL8:
 281              	.LFB138:
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    configure the option byte boot bank value
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  boot_mode: specifies the option byte boot bank value
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BB_DISABLE: boot from bank0
 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BB_ENABLE: boot from bank1 or bank0 if bank1 is void
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_boot_mode_config(uint32_t boot_mode)
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 282              		.loc 1 750 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 19


 287              		.loc 1 751 5 view .LVU52
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 288              		.loc 1 753 5 view .LVU53
 289              		.loc 1 753 9 is_stmt 0 view .LVU54
 290 0000 044A     		ldr	r2, .L26
 291 0002 D2F8143C 		ldr	r3, [r2, #3092]
 292              	.LVL9:
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set option byte boot bank value */
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_OBCTL0_BB;
 293              		.loc 1 755 5 is_stmt 1 view .LVU55
 294              		.loc 1 755 9 is_stmt 0 view .LVU56
 295 0006 23F01003 		bic	r3, r3, #16
 296              	.LVL10:
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | boot_mode);
 297              		.loc 1 756 5 is_stmt 1 view .LVU57
 298              		.loc 1 756 23 is_stmt 0 view .LVU58
 299 000a 0343     		orrs	r3, r3, r0
 300              	.LVL11:
 301              		.loc 1 756 16 view .LVU59
 302 000c C2F8143C 		str	r3, [r2, #3092]
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 303              		.loc 1 757 1 view .LVU60
 304 0010 7047     		bx	lr
 305              	.L27:
 306 0012 00BF     		.align	2
 307              	.L26:
 308 0014 00300240 		.word	1073885184
 309              		.cfi_endproc
 310              	.LFE138:
 312              		.section	.text.ob_user_get,"ax",%progbits
 313              		.align	1
 314              		.global	ob_user_get
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	ob_user_get:
 320              	.LFB139:
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC user option byte
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC user option byte values: ob_fwdgt(Bit0), ob_deepsleep(Bit1), ob_stdby(Bit2)
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint8_t ob_user_get(void)
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 321              		.loc 1 766 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint8_t)((uint8_t)(FMC_OBCTL0 >> 5U) & 0x07U);
 326              		.loc 1 767 5 view .LVU62
 327              		.loc 1 767 32 is_stmt 0 view .LVU63
 328 0000 024B     		ldr	r3, .L29
 329 0002 D3F8140C 		ldr	r0, [r3, #3092]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 20


 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 330              		.loc 1 768 1 view .LVU64
 331 0006 C0F34210 		ubfx	r0, r0, #5, #3
 332 000a 7047     		bx	lr
 333              	.L30:
 334              		.align	2
 335              	.L29:
 336 000c 00300240 		.word	1073885184
 337              		.cfi_endproc
 338              	.LFE139:
 340              		.section	.text.ob_write_protection0_get,"ax",%progbits
 341              		.align	1
 342              		.global	ob_write_protection0_get
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	ob_write_protection0_get:
 348              	.LFB140:
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte write protection
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC write protection option byte value
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_write_protection0_get(void)
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 349              		.loc 1 777 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC write protection option byte value */
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint16_t)(((uint16_t)(FMC_OBCTL0 >> 16U)) & 0x0FFFU);
 354              		.loc 1 779 5 view .LVU66
 355              		.loc 1 779 35 is_stmt 0 view .LVU67
 356 0000 024B     		ldr	r3, .L32
 357 0002 D3F8140C 		ldr	r0, [r3, #3092]
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 358              		.loc 1 780 1 view .LVU68
 359 0006 C0F30B40 		ubfx	r0, r0, #16, #12
 360 000a 7047     		bx	lr
 361              	.L33:
 362              		.align	2
 363              	.L32:
 364 000c 00300240 		.word	1073885184
 365              		.cfi_endproc
 366              	.LFE140:
 368              		.section	.text.ob_write_protection1_get,"ax",%progbits
 369              		.align	1
 370              		.global	ob_write_protection1_get
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	ob_write_protection1_get:
 376              	.LFB141:
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 21


 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte write protection
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC write protection option byte value
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_write_protection1_get(void)
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 377              		.loc 1 789 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the the FMC write protection option byte value */
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint16_t)(((uint16_t)(FMC_OBCTL1 >> 16U)) & 0x0FFFU);
 382              		.loc 1 791 5 view .LVU70
 383              		.loc 1 791 35 is_stmt 0 view .LVU71
 384 0000 024B     		ldr	r3, .L35
 385 0002 D3F8180C 		ldr	r0, [r3, #3096]
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 386              		.loc 1 792 1 view .LVU72
 387 0006 C0F30B40 		ubfx	r0, r0, #16, #12
 388 000a 7047     		bx	lr
 389              	.L36:
 390              		.align	2
 391              	.L35:
 392 000c 00300240 		.word	1073885184
 393              		.cfi_endproc
 394              	.LFE141:
 396              		.section	.text.ob_drp0_get,"ax",%progbits
 397              		.align	1
 398              		.global	ob_drp0_get
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 403              	ob_drp0_get:
 404              	.LFB142:
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC erase/program protection and D-bus read protection option bytes value
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC erase/program protection and D-bus read protection option bytes value
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_drp0_get(void)
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 405              		.loc 1 801 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC erase/program protection and D-bus read protection option bytes value */
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_OBCTL0 & FMC_OBCTL0_DRP) {
 410              		.loc 1 803 5 view .LVU74
 411              		.loc 1 803 8 is_stmt 0 view .LVU75
 412 0000 064B     		ldr	r3, .L40
 413 0002 D3F8143C 		ldr	r3, [r3, #3092]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 22


 414              		.loc 1 803 7 view .LVU76
 415 0006 002B     		cmp	r3, #0
 416 0008 05DA     		bge	.L39
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return (uint16_t)(((uint16_t)(FMC_OBCTL0 >> 16U)) & 0x0FFFU);
 417              		.loc 1 804 9 is_stmt 1 view .LVU77
 418              		.loc 1 804 39 is_stmt 0 view .LVU78
 419 000a 044B     		ldr	r3, .L40
 420 000c D3F8140C 		ldr	r0, [r3, #3092]
 421              		.loc 1 804 16 view .LVU79
 422 0010 C0F30B40 		ubfx	r0, r0, #16, #12
 423 0014 7047     		bx	lr
 424              	.L39:
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return 0xF000U;
 425              		.loc 1 806 16 view .LVU80
 426 0016 4FF47040 		mov	r0, #61440
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 427              		.loc 1 808 1 view .LVU81
 428 001a 7047     		bx	lr
 429              	.L41:
 430              		.align	2
 431              	.L40:
 432 001c 00300240 		.word	1073885184
 433              		.cfi_endproc
 434              	.LFE142:
 436              		.section	.text.ob_drp1_get,"ax",%progbits
 437              		.align	1
 438              		.global	ob_drp1_get
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	ob_drp1_get:
 444              	.LFB143:
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC erase/program protection and D-bus read protection option bytes value
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC erase/program protection and D-bus read protection option bytes value
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_drp1_get(void)
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 445              		.loc 1 817 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC erase/program protection and D-bus read protection option bytes value */
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_OBCTL0 & FMC_OBCTL0_DRP) {
 450              		.loc 1 819 5 view .LVU83
 451              		.loc 1 819 8 is_stmt 0 view .LVU84
 452 0000 064B     		ldr	r3, .L45
 453 0002 D3F8143C 		ldr	r3, [r3, #3092]
 454              		.loc 1 819 7 view .LVU85
 455 0006 002B     		cmp	r3, #0
 456 0008 05DA     		bge	.L44
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 23


 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return (uint16_t)(((uint16_t)(FMC_OBCTL1 >> 16U)) & 0x0FFFU);
 457              		.loc 1 820 9 is_stmt 1 view .LVU86
 458              		.loc 1 820 39 is_stmt 0 view .LVU87
 459 000a 044B     		ldr	r3, .L45
 460 000c D3F8180C 		ldr	r0, [r3, #3096]
 461              		.loc 1 820 16 view .LVU88
 462 0010 C0F30B40 		ubfx	r0, r0, #16, #12
 463 0014 7047     		bx	lr
 464              	.L44:
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return 0xF000U;
 465              		.loc 1 822 16 view .LVU89
 466 0016 4FF47040 		mov	r0, #61440
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 467              		.loc 1 824 1 view .LVU90
 468 001a 7047     		bx	lr
 469              	.L46:
 470              		.align	2
 471              	.L45:
 472 001c 00300240 		.word	1073885184
 473              		.cfi_endproc
 474              	.LFE143:
 476              		.section	.text.ob_spc_get,"ax",%progbits
 477              		.align	1
 478              		.global	ob_spc_get
 479              		.syntax unified
 480              		.thumb
 481              		.thumb_func
 483              	ob_spc_get:
 484              	.LFB144:
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get option byte security protection code value
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus ob_spc_get(void)
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 485              		.loc 1 833 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FlagStatus spc_state = RESET;
 490              		.loc 1 834 5 view .LVU92
 491              	.LVL12:
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(((uint8_t)(FMC_OBCTL0 >> 8U)) != FMC_NSPC) {
 492              		.loc 1 836 5 view .LVU93
 493              		.loc 1 836 19 is_stmt 0 view .LVU94
 494 0000 054B     		ldr	r3, .L50
 495 0002 D3F8143C 		ldr	r3, [r3, #3092]
 496              		.loc 1 836 9 view .LVU95
 497 0006 C3F30723 		ubfx	r3, r3, #8, #8
 498              		.loc 1 836 7 view .LVU96
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 24


 499 000a AA2B     		cmp	r3, #170
 500 000c 01D0     		beq	.L49
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         spc_state = SET;
 501              		.loc 1 837 19 view .LVU97
 502 000e 0120     		movs	r0, #1
 503 0010 7047     		bx	lr
 504              	.L49:
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         spc_state = RESET;
 505              		.loc 1 839 19 view .LVU98
 506 0012 0020     		movs	r0, #0
 507              	.LVL13:
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return spc_state;
 508              		.loc 1 841 5 is_stmt 1 view .LVU99
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 509              		.loc 1 842 1 is_stmt 0 view .LVU100
 510 0014 7047     		bx	lr
 511              	.L51:
 512 0016 00BF     		.align	2
 513              	.L50:
 514 0018 00300240 		.word	1073885184
 515              		.cfi_endproc
 516              	.LFE144:
 518              		.section	.text.ob_user_bor_threshold_get,"ax",%progbits
 519              		.align	1
 520              		.global	ob_user_bor_threshold_get
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 525              	ob_user_bor_threshold_get:
 526              	.LFB145:
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte BOR threshold value
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC BOR threshold value:OB_BOR_TH_OFF,OB_BOR_TH_VALUE1,OB_BOR_TH_VALUE2,OB_BOR_
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint8_t ob_user_bor_threshold_get(void)
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 527              		.loc 1 851 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		@ link register save eliminated.
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC BOR threshold value */
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint8_t)((uint8_t)FMC_OBCTL0 & 0x0CU);
 532              		.loc 1 853 5 view .LVU102
 533              		.loc 1 853 31 is_stmt 0 view .LVU103
 534 0000 024B     		ldr	r3, .L53
 535 0002 D3F8140C 		ldr	r0, [r3, #3092]
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 536              		.loc 1 854 1 view .LVU104
 537 0006 00F00C00 		and	r0, r0, #12
 538 000a 7047     		bx	lr
 539              	.L54:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 25


 540              		.align	2
 541              	.L53:
 542 000c 00300240 		.word	1073885184
 543              		.cfi_endproc
 544              	.LFE145:
 546              		.section	.text.fmc_flag_get,"ax",%progbits
 547              		.align	1
 548              		.global	fmc_flag_get
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	fmc_flag_get:
 554              	.LVL14:
 555              	.LFB146:
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get flag set or reset
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_flag: check FMC flag
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_BUSY: FMC busy flag bit
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_RDDERR: FMC read D-bus protection error flag bit
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGSERR: FMC program sequence error flag bit
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGMERR: FMC program size not match error flag bit
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC Erase/Program protection error flag bit
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_OPERR: FMC operation error flag bit
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag bit
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus fmc_flag_get(uint32_t fmc_flag)
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 556              		.loc 1 871 1 is_stmt 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 0
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560              		@ link register save eliminated.
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_STAT & fmc_flag) {
 561              		.loc 1 872 5 view .LVU106
 562              		.loc 1 872 8 is_stmt 0 view .LVU107
 563 0000 044B     		ldr	r3, .L58
 564 0002 D3F80C3C 		ldr	r3, [r3, #3084]
 565              		.loc 1 872 7 view .LVU108
 566 0006 0342     		tst	r3, r0
 567 0008 01D1     		bne	.L57
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SET;
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the state of corresponding FMC flag */
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return RESET;
 568              		.loc 1 876 12 view .LVU109
 569 000a 0020     		movs	r0, #0
 570              	.LVL15:
 571              		.loc 1 876 12 view .LVU110
 572 000c 7047     		bx	lr
 573              	.LVL16:
 574              	.L57:
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SET;
 575              		.loc 1 873 16 view .LVU111
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 26


 576 000e 0120     		movs	r0, #1
 577              	.LVL17:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 578              		.loc 1 877 1 view .LVU112
 579 0010 7047     		bx	lr
 580              	.L59:
 581 0012 00BF     		.align	2
 582              	.L58:
 583 0014 00300240 		.word	1073885184
 584              		.cfi_endproc
 585              	.LFE146:
 587              		.section	.text.fmc_flag_clear,"ax",%progbits
 588              		.align	1
 589              		.global	fmc_flag_clear
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 594              	fmc_flag_clear:
 595              	.LVL18:
 596              	.LFB147:
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    clear the FMC pending flag
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  FMC_flag: clear FMC flag
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_RDDERR: FMC read D-bus protection error flag bit
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGSERR: FMC program sequence error flag bit
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGMERR: FMC program size not match error flag bit
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC erase/program protection error flag bit
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_OPERR: FMC operation error flag bit
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag bit
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_flag_clear(uint32_t fmc_flag)
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 597              		.loc 1 893 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 894:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* clear the flags */
 895:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_STAT = fmc_flag;
 602              		.loc 1 895 5 view .LVU114
 603              		.loc 1 895 14 is_stmt 0 view .LVU115
 604 0000 014B     		ldr	r3, .L61
 605 0002 C3F80C0C 		str	r0, [r3, #3084]
 896:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 606              		.loc 1 896 1 view .LVU116
 607 0006 7047     		bx	lr
 608              	.L62:
 609              		.align	2
 610              	.L61:
 611 0008 00300240 		.word	1073885184
 612              		.cfi_endproc
 613              	.LFE147:
 615              		.section	.text.fmc_interrupt_enable,"ax",%progbits
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 27


 616              		.align	1
 617              		.global	fmc_interrupt_enable
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 622              	fmc_interrupt_enable:
 623              	.LVL19:
 624              	.LFB148:
 897:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 898:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 899:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable FMC interrupt
 900:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int: the FMC interrupt source
 901:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 902:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_END: enable FMC end of program interrupt
 903:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_ERR: enable FMC error interrupt
 904:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 905:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 906:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 907:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_enable(uint32_t fmc_int)
 908:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 625              		.loc 1 908 1 is_stmt 1 view -0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 909:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL |= fmc_int;
 630              		.loc 1 909 5 view .LVU118
 631 0000 034A     		ldr	r2, .L64
 632 0002 D2F8103C 		ldr	r3, [r2, #3088]
 633              		.loc 1 909 13 is_stmt 0 view .LVU119
 634 0006 0343     		orrs	r3, r3, r0
 635 0008 C2F8103C 		str	r3, [r2, #3088]
 910:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 636              		.loc 1 910 1 view .LVU120
 637 000c 7047     		bx	lr
 638              	.L65:
 639 000e 00BF     		.align	2
 640              	.L64:
 641 0010 00300240 		.word	1073885184
 642              		.cfi_endproc
 643              	.LFE148:
 645              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 646              		.align	1
 647              		.global	fmc_interrupt_disable
 648              		.syntax unified
 649              		.thumb
 650              		.thumb_func
 652              	fmc_interrupt_disable:
 653              	.LVL20:
 654              	.LFB149:
 911:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 912:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 913:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable FMC interrupt
 914:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int: the FMC interrupt source
 915:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 916:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_END: disable FMC end of program interrupt
 917:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_ERR: disable FMC error interrupt
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 28


 918:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 919:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 920:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 921:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_disable(uint32_t fmc_int)
 922:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 655              		.loc 1 922 1 is_stmt 1 view -0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 0, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 923:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL &= ~(uint32_t)fmc_int;
 660              		.loc 1 923 5 view .LVU122
 661 0000 034A     		ldr	r2, .L67
 662 0002 D2F8103C 		ldr	r3, [r2, #3088]
 663              		.loc 1 923 13 is_stmt 0 view .LVU123
 664 0006 23EA0003 		bic	r3, r3, r0
 665 000a C2F8103C 		str	r3, [r2, #3088]
 924:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 666              		.loc 1 924 1 view .LVU124
 667 000e 7047     		bx	lr
 668              	.L68:
 669              		.align	2
 670              	.L67:
 671 0010 00300240 		.word	1073885184
 672              		.cfi_endproc
 673              	.LFE149:
 675              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 676              		.align	1
 677              		.global	fmc_interrupt_flag_get
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	fmc_interrupt_flag_get:
 683              	.LVL21:
 684              	.LFB150:
 925:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 926:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 927:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get FMC interrupt flag set or reset
 928:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int_flag: FMC interrupt flag
 929:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 930:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_RDDERR: FMC read D-bus protection error interrupt flag
 931:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGSERR: FMC program sequence error interrupt flag
 932:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGMERR: FMC program size not match error interrupt flag
 933:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC Erase/Program protection error interrupt flag
 934:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_OPERR: FMC operation error interrupt flag
 935:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag
 936:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 937:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 938:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 939:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus fmc_interrupt_flag_get(uint32_t fmc_int_flag)
 940:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 685              		.loc 1 940 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 941:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_FLAG_END == fmc_int_flag) {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 29


 690              		.loc 1 941 5 view .LVU126
 691              		.loc 1 941 7 is_stmt 0 view .LVU127
 692 0000 0128     		cmp	r0, #1
 693 0002 0CD0     		beq	.L76
 942:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* end of operation interrupt flag */
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(FMC_CTL & FMC_CTL_ENDIE) {
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 946:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 947:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 948:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 949:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* error interrupt flags */
 950:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(FMC_CTL & FMC_CTL_ERRIE) {
 694              		.loc 1 950 9 is_stmt 1 view .LVU128
 695              		.loc 1 950 12 is_stmt 0 view .LVU129
 696 0004 104B     		ldr	r3, .L77
 697 0006 D3F8103C 		ldr	r3, [r3, #3088]
 698              		.loc 1 950 11 view .LVU130
 699 000a 13F0007F 		tst	r3, #33554432
 700 000e 17D0     		beq	.L74
 951:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 701              		.loc 1 951 13 is_stmt 1 view .LVU131
 702              		.loc 1 951 16 is_stmt 0 view .LVU132
 703 0010 0D4B     		ldr	r3, .L77
 704 0012 D3F80C3C 		ldr	r3, [r3, #3084]
 705              		.loc 1 951 15 view .LVU133
 706 0016 0342     		tst	r3, r0
 707 0018 14D1     		bne	.L75
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 953:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 954:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 955:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 956:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 957:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return RESET;
 708              		.loc 1 957 12 view .LVU134
 709 001a 0020     		movs	r0, #0
 710              	.LVL22:
 711              		.loc 1 957 12 view .LVU135
 712 001c 7047     		bx	lr
 713              	.LVL23:
 714              	.L76:
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 715              		.loc 1 943 9 is_stmt 1 view .LVU136
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 716              		.loc 1 943 12 is_stmt 0 view .LVU137
 717 001e 0A4B     		ldr	r3, .L77
 718 0020 D3F8103C 		ldr	r3, [r3, #3088]
 943:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 719              		.loc 1 943 11 view .LVU138
 720 0024 13F0807F 		tst	r3, #16777216
 721 0028 06D0     		beq	.L72
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 722              		.loc 1 944 13 is_stmt 1 view .LVU139
 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 723              		.loc 1 944 16 is_stmt 0 view .LVU140
 724 002a 074B     		ldr	r3, .L77
 725 002c D3F80C3C 		ldr	r3, [r3, #3084]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 30


 944:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 726              		.loc 1 944 15 view .LVU141
 727 0030 0342     		tst	r3, r0
 728 0032 03D1     		bne	.L73
 729              		.loc 1 957 12 view .LVU142
 730 0034 0020     		movs	r0, #0
 731              	.LVL24:
 732              		.loc 1 957 12 view .LVU143
 733 0036 7047     		bx	lr
 734              	.LVL25:
 735              	.L72:
 736              		.loc 1 957 12 view .LVU144
 737 0038 0020     		movs	r0, #0
 738              	.LVL26:
 739              		.loc 1 957 12 view .LVU145
 740 003a 7047     		bx	lr
 741              	.LVL27:
 742              	.L73:
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 743              		.loc 1 945 24 view .LVU146
 744 003c 0120     		movs	r0, #1
 745              	.LVL28:
 945:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 746              		.loc 1 945 24 view .LVU147
 747 003e 7047     		bx	lr
 748              	.LVL29:
 749              	.L74:
 750              		.loc 1 957 12 view .LVU148
 751 0040 0020     		movs	r0, #0
 752              	.LVL30:
 753              		.loc 1 957 12 view .LVU149
 754 0042 7047     		bx	lr
 755              	.LVL31:
 756              	.L75:
 952:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 757              		.loc 1 952 24 view .LVU150
 758 0044 0120     		movs	r0, #1
 759              	.LVL32:
 958:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 760              		.loc 1 958 1 view .LVU151
 761 0046 7047     		bx	lr
 762              	.L78:
 763              		.align	2
 764              	.L77:
 765 0048 00300240 		.word	1073885184
 766              		.cfi_endproc
 767              	.LFE150:
 769              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 770              		.align	1
 771              		.global	fmc_interrupt_flag_clear
 772              		.syntax unified
 773              		.thumb
 774              		.thumb_func
 776              	fmc_interrupt_flag_clear:
 777              	.LVL33:
 778              	.LFB151:
 959:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 31


 960:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 961:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    clear the FMC interrupt flag
 962:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int_flag: FMC interrupt flag
 963:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 964:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_RDDERR: FMC read D-bus protection error interrupt flag
 965:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGSERR: FMC program sequence error interrupt flag
 966:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGMERR: FMC program size not match error interrupt flag
 967:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC Erase/Program protection error interrupt flag
 968:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_OPERR: FMC operation error interrupt flag
 969:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag
 970:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 971:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 972:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 973:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_flag_clear(uint32_t fmc_int_flag)
 974:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 779              		.loc 1 974 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 975:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* clear the interrupt flag */
 976:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_STAT = fmc_int_flag;
 784              		.loc 1 976 5 view .LVU153
 785              		.loc 1 976 14 is_stmt 0 view .LVU154
 786 0000 014B     		ldr	r3, .L80
 787 0002 C3F80C0C 		str	r0, [r3, #3084]
 977:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 788              		.loc 1 977 1 view .LVU155
 789 0006 7047     		bx	lr
 790              	.L81:
 791              		.align	2
 792              	.L80:
 793 0008 00300240 		.word	1073885184
 794              		.cfi_endproc
 795              	.LFE151:
 797              		.section	.text.fmc_state_get,"ax",%progbits
 798              		.align	1
 799              		.global	fmc_state_get
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 804              	fmc_state_get:
 805              	.LFB152:
 978:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 979:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 980:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC state
 981:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 982:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 983:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 984:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 985:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 986:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 987:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 988:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 989:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 990:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 991:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 32


 992:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_state_get(void)
 993:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 806              		.loc 1 993 1 is_stmt 1 view -0
 807              		.cfi_startproc
 808              		@ args = 0, pretend = 0, frame = 0
 809              		@ frame_needed = 0, uses_anonymous_args = 0
 810              		@ link register save eliminated.
 994:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 811              		.loc 1 994 5 view .LVU157
 812              	.LVL34:
 995:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t temp_val = FMC_STAT;
 813              		.loc 1 995 5 view .LVU158
 814              		.loc 1 995 14 is_stmt 0 view .LVU159
 815 0000 114B     		ldr	r3, .L91
 816 0002 D3F80C3C 		ldr	r3, [r3, #3084]
 817              	.LVL35:
 996:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 997:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (temp_val & FMC_FLAG_BUSY)) {
 818              		.loc 1 997 5 is_stmt 1 view .LVU160
 819              		.loc 1 997 7 is_stmt 0 view .LVU161
 820 0006 13F4803F 		tst	r3, #65536
 821 000a 12D1     		bne	.L84
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_BUSY;
 999:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_RDDERR)) {
 822              		.loc 1 999 12 is_stmt 1 view .LVU162
 823              		.loc 1 999 14 is_stmt 0 view .LVU163
 824 000c 13F4807F 		tst	r3, #256
 825 0010 11D1     		bne	.L85
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_RDDERR;
1001:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGSERR)) {
 826              		.loc 1 1001 12 is_stmt 1 view .LVU164
 827              		.loc 1 1001 14 is_stmt 0 view .LVU165
 828 0012 13F0800F 		tst	r3, #128
 829 0016 10D1     		bne	.L86
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_PGSERR;
1003:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGMERR)) {
 830              		.loc 1 1003 12 is_stmt 1 view .LVU166
 831              		.loc 1 1003 14 is_stmt 0 view .LVU167
 832 0018 13F0400F 		tst	r3, #64
 833 001c 0FD1     		bne	.L87
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_PGMERR;
1005:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_WPERR)) {
 834              		.loc 1 1005 12 is_stmt 1 view .LVU168
 835              		.loc 1 1005 14 is_stmt 0 view .LVU169
 836 001e 13F0100F 		tst	r3, #16
 837 0022 0ED1     		bne	.L88
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_WPERR;
1007:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_OPERR)) {
 838              		.loc 1 1007 12 is_stmt 1 view .LVU170
 839              		.loc 1 1007 14 is_stmt 0 view .LVU171
 840 0024 13F0020F 		tst	r3, #2
 841 0028 01D1     		bne	.L90
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_OPERR;
1009:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
1010:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_READY;
 842              		.loc 1 1010 19 view .LVU172
 843 002a 0020     		movs	r0, #0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 33


 844              	.LVL36:
1011:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
1012:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1013:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
1014:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 845              		.loc 1 1014 5 is_stmt 1 view .LVU173
1015:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 846              		.loc 1 1015 1 is_stmt 0 view .LVU174
 847 002c 7047     		bx	lr
 848              	.LVL37:
 849              	.L90:
1008:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_OPERR;
 850              		.loc 1 1008 19 view .LVU175
 851 002e 0620     		movs	r0, #6
 852 0030 7047     		bx	lr
 853              	.L84:
 998:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_RDDERR)) {
 854              		.loc 1 998 19 view .LVU176
 855 0032 0120     		movs	r0, #1
 856 0034 7047     		bx	lr
 857              	.L85:
1000:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGSERR)) {
 858              		.loc 1 1000 19 view .LVU177
 859 0036 0220     		movs	r0, #2
 860 0038 7047     		bx	lr
 861              	.L86:
1002:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGMERR)) {
 862              		.loc 1 1002 19 view .LVU178
 863 003a 0320     		movs	r0, #3
 864 003c 7047     		bx	lr
 865              	.L87:
1004:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_WPERR)) {
 866              		.loc 1 1004 19 view .LVU179
 867 003e 0420     		movs	r0, #4
 868 0040 7047     		bx	lr
 869              	.L88:
1006:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_OPERR)) {
 870              		.loc 1 1006 19 view .LVU180
 871 0042 0520     		movs	r0, #5
 872 0044 7047     		bx	lr
 873              	.L92:
 874 0046 00BF     		.align	2
 875              	.L91:
 876 0048 00300240 		.word	1073885184
 877              		.cfi_endproc
 878              	.LFE152:
 880              		.section	.text.fmc_ready_wait,"ax",%progbits
 881              		.align	1
 882              		.global	fmc_ready_wait
 883              		.syntax unified
 884              		.thumb
 885              		.thumb_func
 887              	fmc_ready_wait:
 888              	.LVL38:
 889              	.LFB153:
1016:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1017:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 34


1018:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    check whether FMC is ready or not
1019:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
1020:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
1021:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
1022:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
1023:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
1024:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
1025:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
1026:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
1027:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
1028:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
1029:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
1030:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
1031:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_ready_wait(uint32_t timeout)
1032:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 890              		.loc 1 1032 1 is_stmt 1 view -0
 891              		.cfi_startproc
 892              		@ args = 0, pretend = 0, frame = 0
 893              		@ frame_needed = 0, uses_anonymous_args = 0
 894              		.loc 1 1032 1 is_stmt 0 view .LVU182
 895 0000 10B5     		push	{r4, lr}
 896              	.LCFI0:
 897              		.cfi_def_cfa_offset 8
 898              		.cfi_offset 4, -8
 899              		.cfi_offset 14, -4
 900 0002 0446     		mov	r4, r0
1033:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 901              		.loc 1 1033 5 is_stmt 1 view .LVU183
 902              	.LVL39:
 903              	.L95:
1034:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1035:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for FMC ready */
1036:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     do {
 904              		.loc 1 1036 5 discriminator 2 view .LVU184
1037:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* get FMC state */
1038:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_state_get();
 905              		.loc 1 1038 9 discriminator 2 view .LVU185
 906              		.loc 1 1038 21 is_stmt 0 discriminator 2 view .LVU186
 907 0004 FFF7FEFF 		bl	fmc_state_get
 908              	.LVL40:
1039:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         timeout--;
 909              		.loc 1 1039 9 is_stmt 1 discriminator 2 view .LVU187
 910              		.loc 1 1039 16 is_stmt 0 discriminator 2 view .LVU188
 911 0008 013C     		subs	r4, r4, #1
 912              	.LVL41:
1040:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } while((FMC_BUSY == fmc_state) && (0U != timeout));
 913              		.loc 1 1040 37 is_stmt 1 discriminator 2 view .LVU189
 914 000a 0128     		cmp	r0, #1
 915 000c 01D1     		bne	.L94
 916              		.loc 1 1040 37 is_stmt 0 discriminator 1 view .LVU190
 917 000e 002C     		cmp	r4, #0
 918 0010 F8D1     		bne	.L95
 919              	.L94:
1041:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1042:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(0U == timeout) {
 920              		.loc 1 1042 5 is_stmt 1 view .LVU191
 921              		.loc 1 1042 7 is_stmt 0 view .LVU192
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 35


 922 0012 04B1     		cbz	r4, .L99
 923              	.LVL42:
 924              	.L96:
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_TOERR;
1044:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
1045:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1046:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
1047:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 925              		.loc 1 1047 5 is_stmt 1 view .LVU193
1048:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 926              		.loc 1 1048 1 is_stmt 0 view .LVU194
 927 0014 10BD     		pop	{r4, pc}
 928              	.LVL43:
 929              	.L99:
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_TOERR;
 930              		.loc 1 1043 19 view .LVU195
 931 0016 0720     		movs	r0, #7
 932              	.LVL44:
1043:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_TOERR;
 933              		.loc 1 1043 19 view .LVU196
 934 0018 FCE7     		b	.L96
 935              		.cfi_endproc
 936              	.LFE153:
 938              		.section	.text.fmc_page_erase,"ax",%progbits
 939              		.align	1
 940              		.global	fmc_page_erase
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 945              	fmc_page_erase:
 946              	.LVL45:
 947              	.LFB119:
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 948              		.loc 1 118 1 is_stmt 1 view -0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 952              		.loc 1 118 1 is_stmt 0 view .LVU198
 953 0000 38B5     		push	{r3, r4, r5, lr}
 954              	.LCFI1:
 955              		.cfi_def_cfa_offset 16
 956              		.cfi_offset 3, -16
 957              		.cfi_offset 4, -12
 958              		.cfi_offset 5, -8
 959              		.cfi_offset 14, -4
 960 0002 0546     		mov	r5, r0
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 961              		.loc 1 119 5 is_stmt 1 view .LVU199
 962              	.LVL46:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 963              		.loc 1 122 5 view .LVU200
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 964              		.loc 1 122 17 is_stmt 0 view .LVU201
 965 0004 6FF03040 		mvn	r0, #-1342177280
 966              	.LVL47:
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 36


 967              		.loc 1 122 17 view .LVU202
 968 0008 FFF7FEFF 		bl	fmc_ready_wait
 969              	.LVL48:
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* unlock page erase operation */
 970              		.loc 1 124 5 is_stmt 1 view .LVU203
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* unlock page erase operation */
 971              		.loc 1 124 7 is_stmt 0 view .LVU204
 972 000c 00B1     		cbz	r0, .L103
 973              	.LVL49:
 974              	.L101:
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 975              		.loc 1 142 5 is_stmt 1 view .LVU205
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 976              		.loc 1 143 1 is_stmt 0 view .LVU206
 977 000e 38BD     		pop	{r3, r4, r5, pc}
 978              	.LVL50:
 979              	.L103:
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 980              		.loc 1 126 9 is_stmt 1 view .LVU207
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 981              		.loc 1 126 19 is_stmt 0 view .LVU208
 982 0010 154C     		ldr	r4, .L104
 983 0012 164B     		ldr	r3, .L104+4
 984 0014 C4F8243C 		str	r3, [r4, #3108]
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 985              		.loc 1 129 9 is_stmt 1 view .LVU209
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 986              		.loc 1 129 31 is_stmt 0 view .LVU210
 987 0018 45F00045 		orr	r5, r5, #-2147483648
 988              	.LVL51:
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 989              		.loc 1 129 19 view .LVU211
 990 001c C4F8205C 		str	r5, [r4, #3104]
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_SER;
 991              		.loc 1 130 9 is_stmt 1 view .LVU212
 992 0020 D4F8103C 		ldr	r3, [r4, #3088]
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_SER;
 993              		.loc 1 130 17 is_stmt 0 view .LVU213
 994 0024 23F0F803 		bic	r3, r3, #248
 995 0028 C4F8103C 		str	r3, [r4, #3088]
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 996              		.loc 1 131 9 is_stmt 1 view .LVU214
 997 002c D4F8103C 		ldr	r3, [r4, #3088]
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 998              		.loc 1 131 17 is_stmt 0 view .LVU215
 999 0030 43F00203 		orr	r3, r3, #2
 1000 0034 C4F8103C 		str	r3, [r4, #3088]
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1001              		.loc 1 132 9 is_stmt 1 view .LVU216
 1002 0038 D4F8103C 		ldr	r3, [r4, #3088]
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1003              		.loc 1 132 17 is_stmt 0 view .LVU217
 1004 003c 43F48033 		orr	r3, r3, #65536
 1005 0040 C4F8103C 		str	r3, [r4, #3088]
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1006              		.loc 1 135 9 is_stmt 1 view .LVU218
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 37


 1007              		.loc 1 135 21 is_stmt 0 view .LVU219
 1008 0044 6FF03040 		mvn	r0, #-1342177280
 1009 0048 FFF7FEFF 		bl	fmc_ready_wait
 1010              	.LVL52:
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SER;
 1011              		.loc 1 137 9 is_stmt 1 view .LVU220
 1012 004c D4F8203C 		ldr	r3, [r4, #3104]
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SER;
 1013              		.loc 1 137 19 is_stmt 0 view .LVU221
 1014 0050 23F00043 		bic	r3, r3, #-2147483648
 1015 0054 C4F8203C 		str	r3, [r4, #3104]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1016              		.loc 1 138 9 is_stmt 1 view .LVU222
 1017 0058 D4F8103C 		ldr	r3, [r4, #3088]
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1018              		.loc 1 138 17 is_stmt 0 view .LVU223
 1019 005c 23F00203 		bic	r3, r3, #2
 1020 0060 C4F8103C 		str	r3, [r4, #3088]
 1021 0064 D3E7     		b	.L101
 1022              	.L105:
 1023 0066 00BF     		.align	2
 1024              	.L104:
 1025 0068 00300240 		.word	1073885184
 1026 006c D6C7B8A9 		.word	-1447508010
 1027              		.cfi_endproc
 1028              	.LFE119:
 1030              		.section	.text.fmc_sector_erase,"ax",%progbits
 1031              		.align	1
 1032              		.global	fmc_sector_erase
 1033              		.syntax unified
 1034              		.thumb
 1035              		.thumb_func
 1037              	fmc_sector_erase:
 1038              	.LVL53:
 1039              	.LFB120:
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1040              		.loc 1 191 1 is_stmt 1 view -0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 0
 1043              		@ frame_needed = 0, uses_anonymous_args = 0
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1044              		.loc 1 191 1 is_stmt 0 view .LVU225
 1045 0000 38B5     		push	{r3, r4, r5, lr}
 1046              	.LCFI2:
 1047              		.cfi_def_cfa_offset 16
 1048              		.cfi_offset 3, -16
 1049              		.cfi_offset 4, -12
 1050              		.cfi_offset 5, -8
 1051              		.cfi_offset 14, -4
 1052 0002 0546     		mov	r5, r0
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1053              		.loc 1 192 5 is_stmt 1 view .LVU226
 1054              	.LVL54:
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1055              		.loc 1 194 5 view .LVU227
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1056              		.loc 1 194 17 is_stmt 0 view .LVU228
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 38


 1057 0004 6FF03040 		mvn	r0, #-1342177280
 1058              	.LVL55:
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1059              		.loc 1 194 17 view .LVU229
 1060 0008 FFF7FEFF 		bl	fmc_ready_wait
 1061              	.LVL56:
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 1062              		.loc 1 196 5 is_stmt 1 view .LVU230
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 1063              		.loc 1 196 7 is_stmt 0 view .LVU231
 1064 000c 00B1     		cbz	r0, .L109
 1065              	.LVL57:
 1066              	.L107:
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1067              		.loc 1 211 5 is_stmt 1 view .LVU232
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1068              		.loc 1 212 1 is_stmt 0 view .LVU233
 1069 000e 38BD     		pop	{r3, r4, r5, pc}
 1070              	.LVL58:
 1071              	.L109:
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 1072              		.loc 1 198 9 is_stmt 1 view .LVU234
 1073 0010 124C     		ldr	r4, .L110
 1074 0012 D4F8103C 		ldr	r3, [r4, #3088]
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 1075              		.loc 1 198 17 is_stmt 0 view .LVU235
 1076 0016 23F0F803 		bic	r3, r3, #248
 1077 001a C4F8103C 		str	r3, [r4, #3088]
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1078              		.loc 1 199 9 is_stmt 1 view .LVU236
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1079              		.loc 1 199 17 is_stmt 0 view .LVU237
 1080 001e D4F8103C 		ldr	r3, [r4, #3088]
 1081 0022 2B43     		orrs	r3, r3, r5
 1082 0024 43F00203 		orr	r3, r3, #2
 1083 0028 C4F8103C 		str	r3, [r4, #3088]
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1084              		.loc 1 200 9 is_stmt 1 view .LVU238
 1085 002c D4F8103C 		ldr	r3, [r4, #3088]
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1086              		.loc 1 200 17 is_stmt 0 view .LVU239
 1087 0030 43F48033 		orr	r3, r3, #65536
 1088 0034 C4F8103C 		str	r3, [r4, #3088]
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1089              		.loc 1 203 9 is_stmt 1 view .LVU240
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1090              		.loc 1 203 21 is_stmt 0 view .LVU241
 1091 0038 6FF03040 		mvn	r0, #-1342177280
 1092 003c FFF7FEFF 		bl	fmc_ready_wait
 1093              	.LVL59:
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 1094              		.loc 1 206 9 is_stmt 1 view .LVU242
 1095 0040 D4F8103C 		ldr	r3, [r4, #3088]
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 1096              		.loc 1 206 17 is_stmt 0 view .LVU243
 1097 0044 23F00203 		bic	r3, r3, #2
 1098 0048 C4F8103C 		str	r3, [r4, #3088]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 39


 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1099              		.loc 1 207 9 is_stmt 1 view .LVU244
 1100 004c D4F8103C 		ldr	r3, [r4, #3088]
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1101              		.loc 1 207 17 is_stmt 0 view .LVU245
 1102 0050 23F0F803 		bic	r3, r3, #248
 1103 0054 C4F8103C 		str	r3, [r4, #3088]
 1104 0058 D9E7     		b	.L107
 1105              	.L111:
 1106 005a 00BF     		.align	2
 1107              	.L110:
 1108 005c 00300240 		.word	1073885184
 1109              		.cfi_endproc
 1110              	.LFE120:
 1112              		.section	.text.fmc_mass_erase,"ax",%progbits
 1113              		.align	1
 1114              		.global	fmc_mass_erase
 1115              		.syntax unified
 1116              		.thumb
 1117              		.thumb_func
 1119              	fmc_mass_erase:
 1120              	.LFB121:
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1121              		.loc 1 229 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125 0000 10B5     		push	{r4, lr}
 1126              	.LCFI3:
 1127              		.cfi_def_cfa_offset 8
 1128              		.cfi_offset 4, -8
 1129              		.cfi_offset 14, -4
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1130              		.loc 1 230 5 view .LVU247
 1131              	.LVL60:
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1132              		.loc 1 232 5 view .LVU248
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1133              		.loc 1 232 17 is_stmt 0 view .LVU249
 1134 0002 6FF03040 		mvn	r0, #-1342177280
 1135 0006 FFF7FEFF 		bl	fmc_ready_wait
 1136              	.LVL61:
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 1137              		.loc 1 234 5 is_stmt 1 view .LVU250
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 1138              		.loc 1 234 7 is_stmt 0 view .LVU251
 1139 000a 00B1     		cbz	r0, .L115
 1140              	.L113:
 1141              	.LVL62:
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1142              		.loc 1 247 5 is_stmt 1 view .LVU252
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1143              		.loc 1 248 1 is_stmt 0 view .LVU253
 1144 000c 10BD     		pop	{r4, pc}
 1145              	.LVL63:
 1146              	.L115:
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 40


 1147              		.loc 1 236 9 is_stmt 1 view .LVU254
 1148 000e 0E4C     		ldr	r4, .L116
 1149 0010 D4F8103C 		ldr	r3, [r4, #3088]
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1150              		.loc 1 236 17 is_stmt 0 view .LVU255
 1151 0014 43F40043 		orr	r3, r3, #32768
 1152 0018 43F00403 		orr	r3, r3, #4
 1153 001c C4F8103C 		str	r3, [r4, #3088]
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1154              		.loc 1 237 9 is_stmt 1 view .LVU256
 1155 0020 D4F8103C 		ldr	r3, [r4, #3088]
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1156              		.loc 1 237 17 is_stmt 0 view .LVU257
 1157 0024 43F48033 		orr	r3, r3, #65536
 1158 0028 C4F8103C 		str	r3, [r4, #3088]
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1159              		.loc 1 240 9 is_stmt 1 view .LVU258
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1160              		.loc 1 240 21 is_stmt 0 view .LVU259
 1161 002c 6FF03040 		mvn	r0, #-1342177280
 1162 0030 FFF7FEFF 		bl	fmc_ready_wait
 1163              	.LVL64:
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1164              		.loc 1 243 9 is_stmt 1 view .LVU260
 1165 0034 D4F8103C 		ldr	r3, [r4, #3088]
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1166              		.loc 1 243 17 is_stmt 0 view .LVU261
 1167 0038 23F40043 		bic	r3, r3, #32768
 1168 003c 23F00403 		bic	r3, r3, #4
 1169 0040 C4F8103C 		str	r3, [r4, #3088]
 1170 0044 E2E7     		b	.L113
 1171              	.L117:
 1172 0046 00BF     		.align	2
 1173              	.L116:
 1174 0048 00300240 		.word	1073885184
 1175              		.cfi_endproc
 1176              	.LFE121:
 1178              		.section	.text.fmc_bank0_erase,"ax",%progbits
 1179              		.align	1
 1180              		.global	fmc_bank0_erase
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	fmc_bank0_erase:
 1186              	.LFB122:
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1187              		.loc 1 265 1 is_stmt 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 0
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191 0000 10B5     		push	{r4, lr}
 1192              	.LCFI4:
 1193              		.cfi_def_cfa_offset 8
 1194              		.cfi_offset 4, -8
 1195              		.cfi_offset 14, -4
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1196              		.loc 1 266 5 view .LVU263
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 41


 1197              	.LVL65:
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1198              		.loc 1 268 5 view .LVU264
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1199              		.loc 1 268 17 is_stmt 0 view .LVU265
 1200 0002 6FF03040 		mvn	r0, #-1342177280
 1201 0006 FFF7FEFF 		bl	fmc_ready_wait
 1202              	.LVL66:
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
 1203              		.loc 1 270 5 is_stmt 1 view .LVU266
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
 1204              		.loc 1 270 7 is_stmt 0 view .LVU267
 1205 000a 00B1     		cbz	r0, .L121
 1206              	.L119:
 1207              	.LVL67:
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1208              		.loc 1 283 5 is_stmt 1 view .LVU268
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1209              		.loc 1 284 1 is_stmt 0 view .LVU269
 1210 000c 10BD     		pop	{r4, pc}
 1211              	.LVL68:
 1212              	.L121:
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1213              		.loc 1 272 9 is_stmt 1 view .LVU270
 1214 000e 0C4C     		ldr	r4, .L122
 1215 0010 D4F8103C 		ldr	r3, [r4, #3088]
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1216              		.loc 1 272 17 is_stmt 0 view .LVU271
 1217 0014 43F00403 		orr	r3, r3, #4
 1218 0018 C4F8103C 		str	r3, [r4, #3088]
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1219              		.loc 1 273 9 is_stmt 1 view .LVU272
 1220 001c D4F8103C 		ldr	r3, [r4, #3088]
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1221              		.loc 1 273 17 is_stmt 0 view .LVU273
 1222 0020 43F48033 		orr	r3, r3, #65536
 1223 0024 C4F8103C 		str	r3, [r4, #3088]
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1224              		.loc 1 276 9 is_stmt 1 view .LVU274
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1225              		.loc 1 276 21 is_stmt 0 view .LVU275
 1226 0028 6FF03040 		mvn	r0, #-1342177280
 1227 002c FFF7FEFF 		bl	fmc_ready_wait
 1228              	.LVL69:
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1229              		.loc 1 279 9 is_stmt 1 view .LVU276
 1230 0030 D4F8103C 		ldr	r3, [r4, #3088]
 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1231              		.loc 1 279 17 is_stmt 0 view .LVU277
 1232 0034 23F00403 		bic	r3, r3, #4
 1233 0038 C4F8103C 		str	r3, [r4, #3088]
 1234 003c E6E7     		b	.L119
 1235              	.L123:
 1236 003e 00BF     		.align	2
 1237              	.L122:
 1238 0040 00300240 		.word	1073885184
 1239              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 42


 1240              	.LFE122:
 1242              		.section	.text.fmc_bank1_erase,"ax",%progbits
 1243              		.align	1
 1244              		.global	fmc_bank1_erase
 1245              		.syntax unified
 1246              		.thumb
 1247              		.thumb_func
 1249              	fmc_bank1_erase:
 1250              	.LFB123:
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1251              		.loc 1 301 1 is_stmt 1 view -0
 1252              		.cfi_startproc
 1253              		@ args = 0, pretend = 0, frame = 0
 1254              		@ frame_needed = 0, uses_anonymous_args = 0
 1255 0000 10B5     		push	{r4, lr}
 1256              	.LCFI5:
 1257              		.cfi_def_cfa_offset 8
 1258              		.cfi_offset 4, -8
 1259              		.cfi_offset 14, -4
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1260              		.loc 1 302 5 view .LVU279
 1261              	.LVL70:
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1262              		.loc 1 304 5 view .LVU280
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1263              		.loc 1 304 17 is_stmt 0 view .LVU281
 1264 0002 6FF03040 		mvn	r0, #-1342177280
 1265 0006 FFF7FEFF 		bl	fmc_ready_wait
 1266              	.LVL71:
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 1267              		.loc 1 306 5 is_stmt 1 view .LVU282
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 1268              		.loc 1 306 7 is_stmt 0 view .LVU283
 1269 000a 00B1     		cbz	r0, .L127
 1270              	.L125:
 1271              	.LVL72:
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1272              		.loc 1 319 5 is_stmt 1 view .LVU284
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1273              		.loc 1 320 1 is_stmt 0 view .LVU285
 1274 000c 10BD     		pop	{r4, pc}
 1275              	.LVL73:
 1276              	.L127:
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1277              		.loc 1 308 9 is_stmt 1 view .LVU286
 1278 000e 0C4C     		ldr	r4, .L128
 1279 0010 D4F8103C 		ldr	r3, [r4, #3088]
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1280              		.loc 1 308 17 is_stmt 0 view .LVU287
 1281 0014 43F40043 		orr	r3, r3, #32768
 1282 0018 C4F8103C 		str	r3, [r4, #3088]
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1283              		.loc 1 309 9 is_stmt 1 view .LVU288
 1284 001c D4F8103C 		ldr	r3, [r4, #3088]
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1285              		.loc 1 309 17 is_stmt 0 view .LVU289
 1286 0020 43F48033 		orr	r3, r3, #65536
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 43


 1287 0024 C4F8103C 		str	r3, [r4, #3088]
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1288              		.loc 1 312 9 is_stmt 1 view .LVU290
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1289              		.loc 1 312 21 is_stmt 0 view .LVU291
 1290 0028 6FF03040 		mvn	r0, #-1342177280
 1291 002c FFF7FEFF 		bl	fmc_ready_wait
 1292              	.LVL74:
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1293              		.loc 1 315 9 is_stmt 1 view .LVU292
 1294 0030 D4F8103C 		ldr	r3, [r4, #3088]
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1295              		.loc 1 315 17 is_stmt 0 view .LVU293
 1296 0034 23F40043 		bic	r3, r3, #32768
 1297 0038 C4F8103C 		str	r3, [r4, #3088]
 1298 003c E6E7     		b	.L125
 1299              	.L129:
 1300 003e 00BF     		.align	2
 1301              	.L128:
 1302 0040 00300240 		.word	1073885184
 1303              		.cfi_endproc
 1304              	.LFE123:
 1306              		.section	.text.fmc_word_program,"ax",%progbits
 1307              		.align	1
 1308              		.global	fmc_word_program
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1313              	fmc_word_program:
 1314              	.LVL75:
 1315              	.LFB124:
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1316              		.loc 1 338 1 is_stmt 1 view -0
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 0
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1320              		.loc 1 338 1 is_stmt 0 view .LVU295
 1321 0000 70B5     		push	{r4, r5, r6, lr}
 1322              	.LCFI6:
 1323              		.cfi_def_cfa_offset 16
 1324              		.cfi_offset 4, -16
 1325              		.cfi_offset 5, -12
 1326              		.cfi_offset 6, -8
 1327              		.cfi_offset 14, -4
 1328 0002 0546     		mov	r5, r0
 1329 0004 0C46     		mov	r4, r1
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1330              		.loc 1 339 5 is_stmt 1 view .LVU296
 1331              	.LVL76:
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1332              		.loc 1 341 5 view .LVU297
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1333              		.loc 1 341 17 is_stmt 0 view .LVU298
 1334 0006 6FF03040 		mvn	r0, #-1342177280
 1335              	.LVL77:
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 44


 1336              		.loc 1 341 17 view .LVU299
 1337 000a FFF7FEFF 		bl	fmc_ready_wait
 1338              	.LVL78:
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1339              		.loc 1 343 5 is_stmt 1 view .LVU300
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1340              		.loc 1 343 7 is_stmt 0 view .LVU301
 1341 000e 00B1     		cbz	r0, .L133
 1342              	.L131:
 1343              	.LVL79:
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1344              		.loc 1 359 5 is_stmt 1 view .LVU302
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1345              		.loc 1 360 1 is_stmt 0 view .LVU303
 1346 0010 70BD     		pop	{r4, r5, r6, pc}
 1347              	.LVL80:
 1348              	.L133:
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
 1349              		.loc 1 345 9 is_stmt 1 view .LVU304
 1350 0012 0F4E     		ldr	r6, .L134
 1351 0014 D6F8103C 		ldr	r3, [r6, #3088]
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
 1352              		.loc 1 345 17 is_stmt 0 view .LVU305
 1353 0018 23F44073 		bic	r3, r3, #768
 1354 001c C6F8103C 		str	r3, [r6, #3088]
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1355              		.loc 1 346 9 is_stmt 1 view .LVU306
 1356 0020 D6F8103C 		ldr	r3, [r6, #3088]
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1357              		.loc 1 346 17 is_stmt 0 view .LVU307
 1358 0024 43F40073 		orr	r3, r3, #512
 1359 0028 C6F8103C 		str	r3, [r6, #3088]
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1360              		.loc 1 347 9 is_stmt 1 view .LVU308
 1361 002c D6F8103C 		ldr	r3, [r6, #3088]
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1362              		.loc 1 347 17 is_stmt 0 view .LVU309
 1363 0030 43F00103 		orr	r3, r3, #1
 1364 0034 C6F8103C 		str	r3, [r6, #3088]
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1365              		.loc 1 349 9 is_stmt 1 view .LVU310
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1366              		.loc 1 349 24 is_stmt 0 view .LVU311
 1367 0038 2C60     		str	r4, [r5]
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1368              		.loc 1 352 9 is_stmt 1 view .LVU312
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1369              		.loc 1 352 21 is_stmt 0 view .LVU313
 1370 003a 6FF03040 		mvn	r0, #-1342177280
 1371 003e FFF7FEFF 		bl	fmc_ready_wait
 1372              	.LVL81:
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1373              		.loc 1 355 9 is_stmt 1 view .LVU314
 1374 0042 D6F8103C 		ldr	r3, [r6, #3088]
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1375              		.loc 1 355 17 is_stmt 0 view .LVU315
 1376 0046 23F00103 		bic	r3, r3, #1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 45


 1377 004a C6F8103C 		str	r3, [r6, #3088]
 1378 004e DFE7     		b	.L131
 1379              	.L135:
 1380              		.align	2
 1381              	.L134:
 1382 0050 00300240 		.word	1073885184
 1383              		.cfi_endproc
 1384              	.LFE124:
 1386              		.section	.text.fmc_halfword_program,"ax",%progbits
 1387              		.align	1
 1388              		.global	fmc_halfword_program
 1389              		.syntax unified
 1390              		.thumb
 1391              		.thumb_func
 1393              	fmc_halfword_program:
 1394              	.LVL82:
 1395              	.LFB125:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1396              		.loc 1 378 1 is_stmt 1 view -0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1400              		.loc 1 378 1 is_stmt 0 view .LVU317
 1401 0000 70B5     		push	{r4, r5, r6, lr}
 1402              	.LCFI7:
 1403              		.cfi_def_cfa_offset 16
 1404              		.cfi_offset 4, -16
 1405              		.cfi_offset 5, -12
 1406              		.cfi_offset 6, -8
 1407              		.cfi_offset 14, -4
 1408 0002 0546     		mov	r5, r0
 1409 0004 0C46     		mov	r4, r1
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1410              		.loc 1 379 5 is_stmt 1 view .LVU318
 1411              	.LVL83:
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1412              		.loc 1 381 5 view .LVU319
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1413              		.loc 1 381 17 is_stmt 0 view .LVU320
 1414 0006 6FF03040 		mvn	r0, #-1342177280
 1415              	.LVL84:
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1416              		.loc 1 381 17 view .LVU321
 1417 000a FFF7FEFF 		bl	fmc_ready_wait
 1418              	.LVL85:
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1419              		.loc 1 383 5 is_stmt 1 view .LVU322
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1420              		.loc 1 383 7 is_stmt 0 view .LVU323
 1421 000e 00B1     		cbz	r0, .L139
 1422              	.L137:
 1423              	.LVL86:
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1424              		.loc 1 399 5 is_stmt 1 view .LVU324
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1425              		.loc 1 400 1 is_stmt 0 view .LVU325
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 46


 1426 0010 70BD     		pop	{r4, r5, r6, pc}
 1427              	.LVL87:
 1428              	.L139:
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 1429              		.loc 1 385 9 is_stmt 1 view .LVU326
 1430 0012 0F4E     		ldr	r6, .L140
 1431 0014 D6F8103C 		ldr	r3, [r6, #3088]
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 1432              		.loc 1 385 17 is_stmt 0 view .LVU327
 1433 0018 23F44073 		bic	r3, r3, #768
 1434 001c C6F8103C 		str	r3, [r6, #3088]
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1435              		.loc 1 386 9 is_stmt 1 view .LVU328
 1436 0020 D6F8103C 		ldr	r3, [r6, #3088]
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1437              		.loc 1 386 17 is_stmt 0 view .LVU329
 1438 0024 43F48073 		orr	r3, r3, #256
 1439 0028 C6F8103C 		str	r3, [r6, #3088]
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1440              		.loc 1 387 9 is_stmt 1 view .LVU330
 1441 002c D6F8103C 		ldr	r3, [r6, #3088]
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1442              		.loc 1 387 17 is_stmt 0 view .LVU331
 1443 0030 43F00103 		orr	r3, r3, #1
 1444 0034 C6F8103C 		str	r3, [r6, #3088]
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1445              		.loc 1 389 9 is_stmt 1 view .LVU332
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1446              		.loc 1 389 24 is_stmt 0 view .LVU333
 1447 0038 2C80     		strh	r4, [r5]	@ movhi
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1448              		.loc 1 392 9 is_stmt 1 view .LVU334
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1449              		.loc 1 392 21 is_stmt 0 view .LVU335
 1450 003a 6FF03040 		mvn	r0, #-1342177280
 1451 003e FFF7FEFF 		bl	fmc_ready_wait
 1452              	.LVL88:
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1453              		.loc 1 395 9 is_stmt 1 view .LVU336
 1454 0042 D6F8103C 		ldr	r3, [r6, #3088]
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1455              		.loc 1 395 17 is_stmt 0 view .LVU337
 1456 0046 23F00103 		bic	r3, r3, #1
 1457 004a C6F8103C 		str	r3, [r6, #3088]
 1458 004e DFE7     		b	.L137
 1459              	.L141:
 1460              		.align	2
 1461              	.L140:
 1462 0050 00300240 		.word	1073885184
 1463              		.cfi_endproc
 1464              	.LFE125:
 1466              		.section	.text.fmc_byte_program,"ax",%progbits
 1467              		.align	1
 1468              		.global	fmc_byte_program
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 47


 1473              	fmc_byte_program:
 1474              	.LVL89:
 1475              	.LFB126:
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1476              		.loc 1 418 1 is_stmt 1 view -0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1480              		.loc 1 418 1 is_stmt 0 view .LVU339
 1481 0000 70B5     		push	{r4, r5, r6, lr}
 1482              	.LCFI8:
 1483              		.cfi_def_cfa_offset 16
 1484              		.cfi_offset 4, -16
 1485              		.cfi_offset 5, -12
 1486              		.cfi_offset 6, -8
 1487              		.cfi_offset 14, -4
 1488 0002 0546     		mov	r5, r0
 1489 0004 0C46     		mov	r4, r1
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1490              		.loc 1 419 5 is_stmt 1 view .LVU340
 1491              	.LVL90:
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1492              		.loc 1 421 5 view .LVU341
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1493              		.loc 1 421 17 is_stmt 0 view .LVU342
 1494 0006 6FF03040 		mvn	r0, #-1342177280
 1495              	.LVL91:
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1496              		.loc 1 421 17 view .LVU343
 1497 000a FFF7FEFF 		bl	fmc_ready_wait
 1498              	.LVL92:
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1499              		.loc 1 423 5 is_stmt 1 view .LVU344
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1500              		.loc 1 423 7 is_stmt 0 view .LVU345
 1501 000e 00B1     		cbz	r0, .L145
 1502              	.L143:
 1503              	.LVL93:
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1504              		.loc 1 439 5 is_stmt 1 view .LVU346
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1505              		.loc 1 440 1 is_stmt 0 view .LVU347
 1506 0010 70BD     		pop	{r4, r5, r6, pc}
 1507              	.LVL94:
 1508              	.L145:
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 1509              		.loc 1 425 9 is_stmt 1 view .LVU348
 1510 0012 0E4E     		ldr	r6, .L146
 1511 0014 D6F8103C 		ldr	r3, [r6, #3088]
 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 1512              		.loc 1 425 17 is_stmt 0 view .LVU349
 1513 0018 23F44073 		bic	r3, r3, #768
 1514 001c C6F8103C 		str	r3, [r6, #3088]
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1515              		.loc 1 426 9 is_stmt 1 view .LVU350
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 48


 1516              		.loc 1 426 17 is_stmt 0 view .LVU351
 1517 0020 D6F8103C 		ldr	r3, [r6, #3088]
 1518 0024 C6F8103C 		str	r3, [r6, #3088]
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1519              		.loc 1 427 9 is_stmt 1 view .LVU352
 1520 0028 D6F8103C 		ldr	r3, [r6, #3088]
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1521              		.loc 1 427 17 is_stmt 0 view .LVU353
 1522 002c 43F00103 		orr	r3, r3, #1
 1523 0030 C6F8103C 		str	r3, [r6, #3088]
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1524              		.loc 1 429 9 is_stmt 1 view .LVU354
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1525              		.loc 1 429 23 is_stmt 0 view .LVU355
 1526 0034 2C70     		strb	r4, [r5]
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1527              		.loc 1 432 9 is_stmt 1 view .LVU356
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1528              		.loc 1 432 21 is_stmt 0 view .LVU357
 1529 0036 6FF03040 		mvn	r0, #-1342177280
 1530 003a FFF7FEFF 		bl	fmc_ready_wait
 1531              	.LVL95:
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1532              		.loc 1 435 9 is_stmt 1 view .LVU358
 1533 003e D6F8103C 		ldr	r3, [r6, #3088]
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1534              		.loc 1 435 17 is_stmt 0 view .LVU359
 1535 0042 23F00103 		bic	r3, r3, #1
 1536 0046 C6F8103C 		str	r3, [r6, #3088]
 1537 004a E1E7     		b	.L143
 1538              	.L147:
 1539              		.align	2
 1540              	.L146:
 1541 004c 00300240 		.word	1073885184
 1542              		.cfi_endproc
 1543              	.LFE126:
 1545              		.section	.text.ob_erase,"ax",%progbits
 1546              		.align	1
 1547              		.global	ob_erase
 1548              		.syntax unified
 1549              		.thumb
 1550              		.thumb_func
 1552              	ob_erase:
 1553              	.LFB130:
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg, reg1;
 1554              		.loc 1 488 1 is_stmt 1 view -0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 0
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558 0000 08B5     		push	{r3, lr}
 1559              	.LCFI9:
 1560              		.cfi_def_cfa_offset 8
 1561              		.cfi_offset 3, -8
 1562              		.cfi_offset 14, -4
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1563              		.loc 1 489 5 view .LVU361
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 49


 1564              		.loc 1 490 5 view .LVU362
 1565              	.LVL96:
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 1566              		.loc 1 492 5 view .LVU363
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 1567              		.loc 1 492 17 is_stmt 0 view .LVU364
 1568 0002 6FF03040 		mvn	r0, #-1342177280
 1569 0006 FFF7FEFF 		bl	fmc_ready_wait
 1570              	.LVL97:
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 1571              		.loc 1 493 5 is_stmt 1 view .LVU365
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 1572              		.loc 1 493 9 is_stmt 0 view .LVU366
 1573 000a 0C4B     		ldr	r3, .L151
 1574 000c D3F8142C 		ldr	r2, [r3, #3092]
 1575              	.LVL98:
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1576              		.loc 1 494 5 is_stmt 1 view .LVU367
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1577              		.loc 1 494 10 is_stmt 0 view .LVU368
 1578 0010 D3F8183C 		ldr	r3, [r3, #3096]
 1579              	.LVL99:
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1580              		.loc 1 496 5 is_stmt 1 view .LVU369
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1581              		.loc 1 496 7 is_stmt 0 view .LVU370
 1582 0014 80B9     		cbnz	r0, .L148
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the BOR level */
 1583              		.loc 1 499 9 is_stmt 1 view .LVU371
 1584              	.LVL100:
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte boot bank value */
 1585              		.loc 1 501 9 view .LVU372
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte dbs value */
 1586              		.loc 1 503 9 view .LVU373
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1587              		.loc 1 505 9 view .LVU374
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= (~FMC_OBCTL0_DRP);
 1588              		.loc 1 508 9 view .LVU375
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1589              		.loc 1 509 9 view .LVU376
 1590 0016 22F04042 		bic	r2, r2, #-1073741824
 1591              	.LVL101:
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1592              		.loc 1 509 9 is_stmt 0 view .LVU377
 1593 001a 22F01002 		bic	r2, r2, #16
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1594              		.loc 1 509 13 view .LVU378
 1595 001e 0849     		ldr	r1, .L151+4
 1596 0020 1143     		orrs	r1, r1, r2
 1597              	.LVL102:
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1598              		.loc 1 510 9 is_stmt 1 view .LVU379
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1599              		.loc 1 510 20 is_stmt 0 view .LVU380
 1600 0022 064A     		ldr	r2, .L151
 1601 0024 C2F8141C 		str	r1, [r2, #3092]
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 50


 1602              		.loc 1 512 9 is_stmt 1 view .LVU381
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1603              		.loc 1 512 14 is_stmt 0 view .LVU382
 1604 0028 43F07F63 		orr	r3, r3, #267386880
 1605              	.LVL103:
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1606              		.loc 1 512 14 view .LVU383
 1607 002c 43F47023 		orr	r3, r3, #983040
 1608              	.LVL104:
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1609              		.loc 1 513 9 is_stmt 1 view .LVU384
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1610              		.loc 1 513 20 is_stmt 0 view .LVU385
 1611 0030 C2F8183C 		str	r3, [r2, #3096]
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1612              		.loc 1 515 9 is_stmt 1 view .LVU386
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1613              		.loc 1 515 20 is_stmt 0 view .LVU387
 1614 0034 C2F8141C 		str	r1, [r2, #3092]
 1615              	.LVL105:
 1616              	.L148:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1617              		.loc 1 517 1 view .LVU388
 1618 0038 08BD     		pop	{r3, pc}
 1619              	.LVL106:
 1620              	.L152:
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1621              		.loc 1 517 1 view .LVU389
 1622 003a 00BF     		.align	2
 1623              	.L151:
 1624 003c 00300240 		.word	1073885184
 1625 0040 EC00FF0F 		.word	268370156
 1626              		.cfi_endproc
 1627              	.LFE130:
 1629              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1630              		.align	1
 1631              		.global	ob_write_protection_enable
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1636              	ob_write_protection_enable:
 1637              	.LVL107:
 1638              	.LFB131:
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1639              		.loc 1 530 1 is_stmt 1 view -0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 0
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1643              		.loc 1 530 1 is_stmt 0 view .LVU391
 1644 0000 70B5     		push	{r4, r5, r6, lr}
 1645              	.LCFI10:
 1646              		.cfi_def_cfa_offset 16
 1647              		.cfi_offset 4, -16
 1648              		.cfi_offset 5, -12
 1649              		.cfi_offset 6, -8
 1650              		.cfi_offset 14, -4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 51


 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1651              		.loc 1 531 5 is_stmt 1 view .LVU392
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1652              		.loc 1 531 14 is_stmt 0 view .LVU393
 1653 0002 104B     		ldr	r3, .L158
 1654 0004 D3F8146C 		ldr	r6, [r3, #3092]
 1655              	.LVL108:
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1656              		.loc 1 532 5 is_stmt 1 view .LVU394
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1657              		.loc 1 532 14 is_stmt 0 view .LVU395
 1658 0008 D3F8185C 		ldr	r5, [r3, #3096]
 1659              	.LVL109:
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 1660              		.loc 1 533 5 is_stmt 1 view .LVU396
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1661              		.loc 1 534 5 view .LVU397
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1662              		.loc 1 534 18 is_stmt 0 view .LVU398
 1663 000c D3F8143C 		ldr	r3, [r3, #3092]
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1664              		.loc 1 534 7 view .LVU399
 1665 0010 002B     		cmp	r3, #0
 1666 0012 12DB     		blt	.L155
 1667 0014 0446     		mov	r4, r0
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1668              		.loc 1 538 5 is_stmt 1 view .LVU400
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1669              		.loc 1 538 17 is_stmt 0 view .LVU401
 1670 0016 6FF03040 		mvn	r0, #-1342177280
 1671              	.LVL110:
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1672              		.loc 1 538 17 view .LVU402
 1673 001a FFF7FEFF 		bl	fmc_ready_wait
 1674              	.LVL111:
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
 1675              		.loc 1 540 5 is_stmt 1 view .LVU403
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
 1676              		.loc 1 540 7 is_stmt 0 view .LVU404
 1677 001e 70B9     		cbnz	r0, .L156
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 1678              		.loc 1 541 9 is_stmt 1 view .LVU405
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 1679              		.loc 1 541 14 is_stmt 0 view .LVU406
 1680 0020 26EA0446 		bic	r6, r6, r4, lsl #16
 1681              	.LVL112:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1682              		.loc 1 542 9 is_stmt 1 view .LVU407
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1683              		.loc 1 542 26 is_stmt 0 view .LVU408
 1684 0024 200C     		lsrs	r0, r4, #16
 1685              	.LVL113:
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1686              		.loc 1 542 26 view .LVU409
 1687 0026 0004     		lsls	r0, r0, #16
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1688              		.loc 1 542 14 view .LVU410
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 52


 1689 0028 25EA0005 		bic	r5, r5, r0
 1690              	.LVL114:
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1691              		.loc 1 543 9 is_stmt 1 view .LVU411
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1692              		.loc 1 543 20 is_stmt 0 view .LVU412
 1693 002c 054B     		ldr	r3, .L158
 1694 002e C3F8146C 		str	r6, [r3, #3092]
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1695              		.loc 1 544 9 is_stmt 1 view .LVU413
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1696              		.loc 1 544 20 is_stmt 0 view .LVU414
 1697 0032 C3F8185C 		str	r5, [r3, #3096]
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1698              		.loc 1 546 9 is_stmt 1 view .LVU415
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1699              		.loc 1 546 16 is_stmt 0 view .LVU416
 1700 0036 0120     		movs	r0, #1
 1701 0038 00E0     		b	.L154
 1702              	.LVL115:
 1703              	.L155:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1704              		.loc 1 535 16 view .LVU417
 1705 003a 0020     		movs	r0, #0
 1706              	.LVL116:
 1707              	.L154:
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1708              		.loc 1 550 1 view .LVU418
 1709 003c 70BD     		pop	{r4, r5, r6, pc}
 1710              	.LVL117:
 1711              	.L156:
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1712              		.loc 1 548 16 view .LVU419
 1713 003e 0020     		movs	r0, #0
 1714              	.LVL118:
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1715              		.loc 1 548 16 view .LVU420
 1716 0040 FCE7     		b	.L154
 1717              	.L159:
 1718 0042 00BF     		.align	2
 1719              	.L158:
 1720 0044 00300240 		.word	1073885184
 1721              		.cfi_endproc
 1722              	.LFE131:
 1724              		.section	.text.ob_write_protection_disable,"ax",%progbits
 1725              		.align	1
 1726              		.global	ob_write_protection_disable
 1727              		.syntax unified
 1728              		.thumb
 1729              		.thumb_func
 1731              	ob_write_protection_disable:
 1732              	.LVL119:
 1733              	.LFB132:
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1734              		.loc 1 563 1 is_stmt 1 view -0
 1735              		.cfi_startproc
 1736              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 53


 1737              		@ frame_needed = 0, uses_anonymous_args = 0
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1738              		.loc 1 563 1 is_stmt 0 view .LVU422
 1739 0000 70B5     		push	{r4, r5, r6, lr}
 1740              	.LCFI11:
 1741              		.cfi_def_cfa_offset 16
 1742              		.cfi_offset 4, -16
 1743              		.cfi_offset 5, -12
 1744              		.cfi_offset 6, -8
 1745              		.cfi_offset 14, -4
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1746              		.loc 1 564 5 is_stmt 1 view .LVU423
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1747              		.loc 1 564 14 is_stmt 0 view .LVU424
 1748 0002 0F4B     		ldr	r3, .L165
 1749 0004 D3F8145C 		ldr	r5, [r3, #3092]
 1750              	.LVL120:
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1751              		.loc 1 565 5 is_stmt 1 view .LVU425
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1752              		.loc 1 565 14 is_stmt 0 view .LVU426
 1753 0008 D3F8186C 		ldr	r6, [r3, #3096]
 1754              	.LVL121:
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 1755              		.loc 1 566 5 is_stmt 1 view .LVU427
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1756              		.loc 1 567 5 view .LVU428
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1757              		.loc 1 567 18 is_stmt 0 view .LVU429
 1758 000c D3F8143C 		ldr	r3, [r3, #3092]
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1759              		.loc 1 567 7 view .LVU430
 1760 0010 002B     		cmp	r3, #0
 1761 0012 11DB     		blt	.L162
 1762 0014 0446     		mov	r4, r0
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1763              		.loc 1 571 5 is_stmt 1 view .LVU431
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1764              		.loc 1 571 17 is_stmt 0 view .LVU432
 1765 0016 6FF03040 		mvn	r0, #-1342177280
 1766              	.LVL122:
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1767              		.loc 1 571 17 view .LVU433
 1768 001a FFF7FEFF 		bl	fmc_ready_wait
 1769              	.LVL123:
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 1770              		.loc 1 573 5 is_stmt 1 view .LVU434
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 1771              		.loc 1 573 7 is_stmt 0 view .LVU435
 1772 001e 68B9     		cbnz	r0, .L163
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 1773              		.loc 1 574 9 is_stmt 1 view .LVU436
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 1774              		.loc 1 574 14 is_stmt 0 view .LVU437
 1775 0020 45EA0445 		orr	r5, r5, r4, lsl #16
 1776              	.LVL124:
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 54


 1777              		.loc 1 575 9 is_stmt 1 view .LVU438
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1778              		.loc 1 575 24 is_stmt 0 view .LVU439
 1779 0024 200C     		lsrs	r0, r4, #16
 1780              	.LVL125:
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1781              		.loc 1 575 24 view .LVU440
 1782 0026 0004     		lsls	r0, r0, #16
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1783              		.loc 1 575 14 view .LVU441
 1784 0028 3043     		orrs	r0, r0, r6
 1785              	.LVL126:
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1786              		.loc 1 576 9 is_stmt 1 view .LVU442
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1787              		.loc 1 576 20 is_stmt 0 view .LVU443
 1788 002a 054B     		ldr	r3, .L165
 1789 002c C3F8145C 		str	r5, [r3, #3092]
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1790              		.loc 1 577 9 is_stmt 1 view .LVU444
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1791              		.loc 1 577 20 is_stmt 0 view .LVU445
 1792 0030 C3F8180C 		str	r0, [r3, #3096]
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1793              		.loc 1 579 9 is_stmt 1 view .LVU446
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1794              		.loc 1 579 16 is_stmt 0 view .LVU447
 1795 0034 0120     		movs	r0, #1
 1796              	.LVL127:
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1797              		.loc 1 579 16 view .LVU448
 1798 0036 00E0     		b	.L161
 1799              	.LVL128:
 1800              	.L162:
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1801              		.loc 1 568 16 view .LVU449
 1802 0038 0020     		movs	r0, #0
 1803              	.LVL129:
 1804              	.L161:
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1805              		.loc 1 583 1 view .LVU450
 1806 003a 70BD     		pop	{r4, r5, r6, pc}
 1807              	.LVL130:
 1808              	.L163:
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1809              		.loc 1 581 16 view .LVU451
 1810 003c 0020     		movs	r0, #0
 1811              	.LVL131:
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1812              		.loc 1 581 16 view .LVU452
 1813 003e FCE7     		b	.L161
 1814              	.L166:
 1815              		.align	2
 1816              	.L165:
 1817 0040 00300240 		.word	1073885184
 1818              		.cfi_endproc
 1819              	.LFE132:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 55


 1821              		.section	.text.ob_drp_enable,"ax",%progbits
 1822              		.align	1
 1823              		.global	ob_drp_enable
 1824              		.syntax unified
 1825              		.thumb
 1826              		.thumb_func
 1828              	ob_drp_enable:
 1829              	.LVL132:
 1830              	.LFB133:
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1831              		.loc 1 596 1 is_stmt 1 view -0
 1832              		.cfi_startproc
 1833              		@ args = 0, pretend = 0, frame = 0
 1834              		@ frame_needed = 0, uses_anonymous_args = 0
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1835              		.loc 1 596 1 is_stmt 0 view .LVU454
 1836 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1837              	.LCFI12:
 1838              		.cfi_def_cfa_offset 24
 1839              		.cfi_offset 3, -24
 1840              		.cfi_offset 4, -20
 1841              		.cfi_offset 5, -16
 1842              		.cfi_offset 6, -12
 1843              		.cfi_offset 7, -8
 1844              		.cfi_offset 14, -4
 1845 0002 0446     		mov	r4, r0
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1846              		.loc 1 597 5 is_stmt 1 view .LVU455
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1847              		.loc 1 597 14 is_stmt 0 view .LVU456
 1848 0004 134B     		ldr	r3, .L171
 1849 0006 D3F8145C 		ldr	r5, [r3, #3092]
 1850              	.LVL133:
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1851              		.loc 1 598 5 is_stmt 1 view .LVU457
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1852              		.loc 1 598 14 is_stmt 0 view .LVU458
 1853 000a D3F8186C 		ldr	r6, [r3, #3096]
 1854              	.LVL134:
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t drp_state = FMC_OBCTL0 & FMC_OBCTL0_DRP;
 1855              		.loc 1 599 5 is_stmt 1 view .LVU459
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 1856              		.loc 1 600 5 view .LVU460
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 1857              		.loc 1 600 26 is_stmt 0 view .LVU461
 1858 000e D3F8147C 		ldr	r7, [r3, #3092]
 1859              	.LVL135:
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 1860              		.loc 1 601 5 is_stmt 1 view .LVU462
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 1861              		.loc 1 601 26 is_stmt 0 view .LVU463
 1862 0012 D3F8142C 		ldr	r2, [r3, #3092]
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1863              		.loc 1 602 5 is_stmt 1 view .LVU464
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1864              		.loc 1 602 26 is_stmt 0 view .LVU465
 1865 0016 D3F8183C 		ldr	r3, [r3, #3096]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 56


 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1866              		.loc 1 605 5 is_stmt 1 view .LVU466
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1867              		.loc 1 605 17 is_stmt 0 view .LVU467
 1868 001a 6FF03040 		mvn	r0, #-1342177280
 1869              	.LVL136:
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1870              		.loc 1 605 17 view .LVU468
 1871 001e FFF7FEFF 		bl	fmc_ready_wait
 1872              	.LVL137:
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 1873              		.loc 1 607 5 is_stmt 1 view .LVU469
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 1874              		.loc 1 607 7 is_stmt 0 view .LVU470
 1875 0022 A8B9     		cbnz	r0, .L167
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 1876              		.loc 1 608 9 is_stmt 1 view .LVU471
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 1877              		.loc 1 608 11 is_stmt 0 view .LVU472
 1878 0024 002F     		cmp	r7, #0
 1879 0026 07DB     		blt	.L169
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1880              		.loc 1 609 13 is_stmt 1 view .LVU473
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1881              		.loc 1 609 18 is_stmt 0 view .LVU474
 1882 0028 25F07F65 		bic	r5, r5, #267386880
 1883              	.LVL138:
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1884              		.loc 1 609 18 view .LVU475
 1885 002c 25F47025 		bic	r5, r5, #983040
 1886              	.LVL139:
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1887              		.loc 1 610 13 is_stmt 1 view .LVU476
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1888              		.loc 1 610 18 is_stmt 0 view .LVU477
 1889 0030 26F07F66 		bic	r6, r6, #267386880
 1890              	.LVL140:
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1891              		.loc 1 610 18 view .LVU478
 1892 0034 26F47026 		bic	r6, r6, #983040
 1893              	.LVL141:
 1894              	.L169:
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 1895              		.loc 1 612 9 is_stmt 1 view .LVU479
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 1896              		.loc 1 612 14 is_stmt 0 view .LVU480
 1897 0038 45EA0445 		orr	r5, r5, r4, lsl #16
 1898              	.LVL142:
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 1899              		.loc 1 613 9 is_stmt 1 view .LVU481
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 1900              		.loc 1 613 14 is_stmt 0 view .LVU482
 1901 003c 45F00045 		orr	r5, r5, #-2147483648
 1902              	.LVL143:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1903              		.loc 1 614 9 is_stmt 1 view .LVU483
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 57


 1904              		.loc 1 614 35 is_stmt 0 view .LVU484
 1905 0040 240C     		lsrs	r4, r4, #16
 1906              	.LVL144:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1907              		.loc 1 614 35 view .LVU485
 1908 0042 2404     		lsls	r4, r4, #16
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1909              		.loc 1 614 14 view .LVU486
 1910 0044 3443     		orrs	r4, r4, r6
 1911              	.LVL145:
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1912              		.loc 1 616 9 is_stmt 1 view .LVU487
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1913              		.loc 1 616 20 is_stmt 0 view .LVU488
 1914 0046 034B     		ldr	r3, .L171
 1915 0048 C3F8145C 		str	r5, [r3, #3092]
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1916              		.loc 1 617 9 is_stmt 1 view .LVU489
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1917              		.loc 1 617 20 is_stmt 0 view .LVU490
 1918 004c C3F8184C 		str	r4, [r3, #3096]
 1919              	.LVL146:
 1920              	.L167:
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1921              		.loc 1 619 1 view .LVU491
 1922 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1923              	.LVL147:
 1924              	.L172:
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1925              		.loc 1 619 1 view .LVU492
 1926 0052 00BF     		.align	2
 1927              	.L171:
 1928 0054 00300240 		.word	1073885184
 1929              		.cfi_endproc
 1930              	.LFE133:
 1932              		.section	.text.ob_drp_disable,"ax",%progbits
 1933              		.align	1
 1934              		.global	ob_drp_disable
 1935              		.syntax unified
 1936              		.thumb
 1937              		.thumb_func
 1939              	ob_drp_disable:
 1940              	.LFB134:
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1941              		.loc 1 628 1 is_stmt 1 view -0
 1942              		.cfi_startproc
 1943              		@ args = 0, pretend = 0, frame = 0
 1944              		@ frame_needed = 0, uses_anonymous_args = 0
 1945 0000 38B5     		push	{r3, r4, r5, lr}
 1946              	.LCFI13:
 1947              		.cfi_def_cfa_offset 16
 1948              		.cfi_offset 3, -16
 1949              		.cfi_offset 4, -12
 1950              		.cfi_offset 5, -8
 1951              		.cfi_offset 14, -4
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1952              		.loc 1 629 5 view .LVU494
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 58


 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1953              		.loc 1 629 14 is_stmt 0 view .LVU495
 1954 0002 164B     		ldr	r3, .L178
 1955 0004 D3F8144C 		ldr	r4, [r3, #3092]
 1956              	.LVL148:
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1957              		.loc 1 630 5 is_stmt 1 view .LVU496
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1958              		.loc 1 630 14 is_stmt 0 view .LVU497
 1959 0008 D3F8185C 		ldr	r5, [r3, #3096]
 1960              	.LVL149:
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1961              		.loc 1 631 5 is_stmt 1 view .LVU498
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1962              		.loc 1 633 5 view .LVU499
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1963              		.loc 1 633 17 is_stmt 0 view .LVU500
 1964 000c 6FF03040 		mvn	r0, #-1342177280
 1965 0010 FFF7FEFF 		bl	fmc_ready_wait
 1966              	.LVL150:
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 1967              		.loc 1 635 5 is_stmt 1 view .LVU501
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 1968              		.loc 1 635 7 is_stmt 0 view .LVU502
 1969 0014 90B9     		cbnz	r0, .L173
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 1970              		.loc 1 636 9 is_stmt 1 view .LVU503
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 1971              		.loc 1 636 13 is_stmt 0 view .LVU504
 1972 0016 C4F30723 		ubfx	r3, r4, #8, #8
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 1973              		.loc 1 636 11 view .LVU505
 1974 001a AA2B     		cmp	r3, #170
 1975 001c 0FD0     		beq	.L177
 1976              	.L175:
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)FMC_NSPC << 8U);
 1977              		.loc 1 646 9 is_stmt 1 view .LVU506
 1978              	.LVL151:
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_WP0;
 1979              		.loc 1 647 9 view .LVU507
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~FMC_OBCTL0_DRP);
 1980              		.loc 1 648 9 view .LVU508
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1981              		.loc 1 649 9 view .LVU509
 1982 001e 24F00044 		bic	r4, r4, #-2147483648
 1983              	.LVL152:
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1984              		.loc 1 649 9 is_stmt 0 view .LVU510
 1985 0022 24F47F44 		bic	r4, r4, #65280
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1986              		.loc 1 649 14 view .LVU511
 1987 0026 0E4B     		ldr	r3, .L178+4
 1988 0028 2343     		orrs	r3, r3, r4
 1989              	.LVL153:
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1990              		.loc 1 650 9 is_stmt 1 view .LVU512
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 59


 1991              		.loc 1 650 20 is_stmt 0 view .LVU513
 1992 002a 0C4A     		ldr	r2, .L178
 1993 002c C2F8143C 		str	r3, [r2, #3092]
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1994              		.loc 1 652 9 is_stmt 1 view .LVU514
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1995              		.loc 1 652 14 is_stmt 0 view .LVU515
 1996 0030 45F07F65 		orr	r5, r5, #267386880
 1997              	.LVL154:
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1998              		.loc 1 652 14 view .LVU516
 1999 0034 45F47025 		orr	r5, r5, #983040
 2000              	.LVL155:
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2001              		.loc 1 653 9 is_stmt 1 view .LVU517
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2002              		.loc 1 653 20 is_stmt 0 view .LVU518
 2003 0038 C2F8185C 		str	r5, [r2, #3096]
 2004              	.LVL156:
 2005              	.L173:
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2006              		.loc 1 656 1 view .LVU519
 2007 003c 38BD     		pop	{r3, r4, r5, pc}
 2008              	.LVL157:
 2009              	.L177:
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 2010              		.loc 1 638 13 is_stmt 1 view .LVU520
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 2011              		.loc 1 638 18 is_stmt 0 view .LVU521
 2012 003e 24F47F44 		bic	r4, r4, #65280
 2013              	.LVL158:
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 2014              		.loc 1 639 13 is_stmt 1 view .LVU522
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 2015              		.loc 1 639 18 is_stmt 0 view .LVU523
 2016 0042 44F42B44 		orr	r4, r4, #43776
 2017              	.LVL159:
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 2018              		.loc 1 640 13 is_stmt 1 view .LVU524
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 2019              		.loc 1 640 24 is_stmt 0 view .LVU525
 2020 0046 054B     		ldr	r3, .L178
 2021 0048 C3F8144C 		str	r4, [r3, #3092]
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 2022              		.loc 1 642 13 is_stmt 1 view .LVU526
 2023 004c D3F8142C 		ldr	r2, [r3, #3092]
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 2024              		.loc 1 642 24 is_stmt 0 view .LVU527
 2025 0050 42F00202 		orr	r2, r2, #2
 2026 0054 C3F8142C 		str	r2, [r3, #3092]
 2027 0058 E1E7     		b	.L175
 2028              	.L179:
 2029 005a 00BF     		.align	2
 2030              	.L178:
 2031 005c 00300240 		.word	1073885184
 2032 0060 00AAFF0F 		.word	268413440
 2033              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 60


 2034              	.LFE134:
 2036              		.section	.text.ob_security_protection_config,"ax",%progbits
 2037              		.align	1
 2038              		.global	ob_security_protection_config
 2039              		.syntax unified
 2040              		.thumb
 2041              		.thumb_func
 2043              	ob_security_protection_config:
 2044              	.LVL160:
 2045              	.LFB135:
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2046              		.loc 1 669 1 is_stmt 1 view -0
 2047              		.cfi_startproc
 2048              		@ args = 0, pretend = 0, frame = 0
 2049              		@ frame_needed = 0, uses_anonymous_args = 0
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2050              		.loc 1 669 1 is_stmt 0 view .LVU529
 2051 0000 10B5     		push	{r4, lr}
 2052              	.LCFI14:
 2053              		.cfi_def_cfa_offset 8
 2054              		.cfi_offset 4, -8
 2055              		.cfi_offset 14, -4
 2056 0002 0446     		mov	r4, r0
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 2057              		.loc 1 670 5 is_stmt 1 view .LVU530
 2058              	.LVL161:
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2059              		.loc 1 672 5 view .LVU531
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2060              		.loc 1 672 17 is_stmt 0 view .LVU532
 2061 0004 6FF03040 		mvn	r0, #-1342177280
 2062              	.LVL162:
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2063              		.loc 1 672 17 view .LVU533
 2064 0008 FFF7FEFF 		bl	fmc_ready_wait
 2065              	.LVL163:
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 2066              		.loc 1 674 5 is_stmt 1 view .LVU534
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 2067              		.loc 1 674 7 is_stmt 0 view .LVU535
 2068 000c 40B9     		cbnz	r0, .L180
 2069              	.LBB2:
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2070              		.loc 1 675 9 is_stmt 1 view .LVU536
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
 2071              		.loc 1 677 9 view .LVU537
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
 2072              		.loc 1 677 13 is_stmt 0 view .LVU538
 2073 000e 054A     		ldr	r2, .L183
 2074 0010 D2F8143C 		ldr	r3, [r2, #3092]
 2075              	.LVL164:
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
 2076              		.loc 1 679 9 is_stmt 1 view .LVU539
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
 2077              		.loc 1 679 13 is_stmt 0 view .LVU540
 2078 0014 23F47F43 		bic	r3, r3, #65280
 2079              	.LVL165:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 61


 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 2080              		.loc 1 680 9 is_stmt 1 view .LVU541
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 2081              		.loc 1 680 13 is_stmt 0 view .LVU542
 2082 0018 43EA0423 		orr	r3, r3, r4, lsl #8
 2083              	.LVL166:
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2084              		.loc 1 681 9 is_stmt 1 view .LVU543
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2085              		.loc 1 681 20 is_stmt 0 view .LVU544
 2086 001c C2F8143C 		str	r3, [r2, #3092]
 2087              	.LVL167:
 2088              	.L180:
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2089              		.loc 1 681 20 view .LVU545
 2090              	.LBE2:
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2091              		.loc 1 683 1 view .LVU546
 2092 0020 10BD     		pop	{r4, pc}
 2093              	.L184:
 2094 0022 00BF     		.align	2
 2095              	.L183:
 2096 0024 00300240 		.word	1073885184
 2097              		.cfi_endproc
 2098              	.LFE135:
 2100              		.section	.text.ob_user_write,"ax",%progbits
 2101              		.align	1
 2102              		.global	ob_user_write
 2103              		.syntax unified
 2104              		.thumb
 2105              		.thumb_func
 2107              	ob_user_write:
 2108              	.LVL168:
 2109              	.LFB136:
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2110              		.loc 1 703 1 is_stmt 1 view -0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2114              		.loc 1 703 1 is_stmt 0 view .LVU548
 2115 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2116              	.LCFI15:
 2117              		.cfi_def_cfa_offset 24
 2118              		.cfi_offset 3, -24
 2119              		.cfi_offset 4, -20
 2120              		.cfi_offset 5, -16
 2121              		.cfi_offset 6, -12
 2122              		.cfi_offset 7, -8
 2123              		.cfi_offset 14, -4
 2124 0002 0646     		mov	r6, r0
 2125 0004 0D46     		mov	r5, r1
 2126 0006 1446     		mov	r4, r2
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2127              		.loc 1 704 5 is_stmt 1 view .LVU549
 2128              	.LVL169:
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 62


 2129              		.loc 1 707 5 view .LVU550
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2130              		.loc 1 707 17 is_stmt 0 view .LVU551
 2131 0008 6FF03040 		mvn	r0, #-1342177280
 2132              	.LVL170:
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2133              		.loc 1 707 17 view .LVU552
 2134 000c FFF7FEFF 		bl	fmc_ready_wait
 2135              	.LVL171:
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 2136              		.loc 1 709 5 is_stmt 1 view .LVU553
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 2137              		.loc 1 709 7 is_stmt 0 view .LVU554
 2138 0010 58B9     		cbnz	r0, .L185
 2139              	.LBB3:
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2140              		.loc 1 710 9 is_stmt 1 view .LVU555
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 2141              		.loc 1 712 9 view .LVU556
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 2142              		.loc 1 712 13 is_stmt 0 view .LVU557
 2143 0012 064F     		ldr	r7, .L188
 2144 0014 D7F8143C 		ldr	r3, [r7, #3092]
 2145              	.LVL172:
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 2146              		.loc 1 714 9 is_stmt 1 view .LVU558
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 2147              		.loc 1 714 13 is_stmt 0 view .LVU559
 2148 0018 23F0E003 		bic	r3, r3, #224
 2149              	.LVL173:
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2150              		.loc 1 715 9 is_stmt 1 view .LVU560
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2151              		.loc 1 715 27 is_stmt 0 view .LVU561
 2152 001c 43EA0600 		orr	r0, r3, r6
 2153              	.LVL174:
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2154              		.loc 1 715 38 view .LVU562
 2155 0020 40EA0501 		orr	r1, r0, r5
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2156              		.loc 1 715 53 view .LVU563
 2157 0024 2143     		orrs	r1, r1, r4
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2158              		.loc 1 715 20 view .LVU564
 2159 0026 C7F8141C 		str	r1, [r7, #3092]
 2160              	.LVL175:
 2161              	.L185:
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 2162              		.loc 1 715 20 view .LVU565
 2163              	.LBE3:
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2164              		.loc 1 717 1 view .LVU566
 2165 002a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2166              	.LVL176:
 2167              	.L189:
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2168              		.loc 1 717 1 view .LVU567
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 63


 2169              		.align	2
 2170              	.L188:
 2171 002c 00300240 		.word	1073885184
 2172              		.cfi_endproc
 2173              	.LFE136:
 2175              		.text
 2176              	.Letext0:
 2177              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 2178              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 2179              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 2180              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_fmc.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_fmc.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:21     .text.fmc_wscnt_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:27     .text.fmc_wscnt_set:00000000 fmc_wscnt_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:56     .text.fmc_wscnt_set:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:61     .text.fmc_unlock:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:67     .text.fmc_unlock:00000000 fmc_unlock
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:99     .text.fmc_unlock:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:105    .text.fmc_lock:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:111    .text.fmc_lock:00000000 fmc_lock
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:129    .text.fmc_lock:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:134    .text.ob_unlock:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:140    .text.ob_unlock:00000000 ob_unlock
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:169    .text.ob_unlock:00000020 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:175    .text.ob_lock:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:181    .text.ob_lock:00000000 ob_lock
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:199    .text.ob_lock:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:204    .text.ob_start:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:210    .text.ob_start:00000000 ob_start
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:228    .text.ob_start:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:233    .text.ob_user_bor_threshold:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:239    .text.ob_user_bor_threshold:00000000 ob_user_bor_threshold
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:268    .text.ob_user_bor_threshold:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:273    .text.ob_boot_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:279    .text.ob_boot_mode_config:00000000 ob_boot_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:308    .text.ob_boot_mode_config:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:313    .text.ob_user_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:319    .text.ob_user_get:00000000 ob_user_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:336    .text.ob_user_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:341    .text.ob_write_protection0_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:347    .text.ob_write_protection0_get:00000000 ob_write_protection0_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:364    .text.ob_write_protection0_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:369    .text.ob_write_protection1_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:375    .text.ob_write_protection1_get:00000000 ob_write_protection1_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:392    .text.ob_write_protection1_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:397    .text.ob_drp0_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:403    .text.ob_drp0_get:00000000 ob_drp0_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:432    .text.ob_drp0_get:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:437    .text.ob_drp1_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:443    .text.ob_drp1_get:00000000 ob_drp1_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:472    .text.ob_drp1_get:0000001c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:477    .text.ob_spc_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:483    .text.ob_spc_get:00000000 ob_spc_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:514    .text.ob_spc_get:00000018 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:519    .text.ob_user_bor_threshold_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:525    .text.ob_user_bor_threshold_get:00000000 ob_user_bor_threshold_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:542    .text.ob_user_bor_threshold_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:547    .text.fmc_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:553    .text.fmc_flag_get:00000000 fmc_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:583    .text.fmc_flag_get:00000014 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:588    .text.fmc_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:594    .text.fmc_flag_clear:00000000 fmc_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:611    .text.fmc_flag_clear:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:616    .text.fmc_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:622    .text.fmc_interrupt_enable:00000000 fmc_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:641    .text.fmc_interrupt_enable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:646    .text.fmc_interrupt_disable:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 65


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:652    .text.fmc_interrupt_disable:00000000 fmc_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:671    .text.fmc_interrupt_disable:00000010 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:676    .text.fmc_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:682    .text.fmc_interrupt_flag_get:00000000 fmc_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:765    .text.fmc_interrupt_flag_get:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:770    .text.fmc_interrupt_flag_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:776    .text.fmc_interrupt_flag_clear:00000000 fmc_interrupt_flag_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:793    .text.fmc_interrupt_flag_clear:00000008 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:798    .text.fmc_state_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:804    .text.fmc_state_get:00000000 fmc_state_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:876    .text.fmc_state_get:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:881    .text.fmc_ready_wait:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:887    .text.fmc_ready_wait:00000000 fmc_ready_wait
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:939    .text.fmc_page_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:945    .text.fmc_page_erase:00000000 fmc_page_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1025   .text.fmc_page_erase:00000068 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1031   .text.fmc_sector_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1037   .text.fmc_sector_erase:00000000 fmc_sector_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1108   .text.fmc_sector_erase:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1113   .text.fmc_mass_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1119   .text.fmc_mass_erase:00000000 fmc_mass_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1174   .text.fmc_mass_erase:00000048 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1179   .text.fmc_bank0_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1185   .text.fmc_bank0_erase:00000000 fmc_bank0_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1238   .text.fmc_bank0_erase:00000040 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1243   .text.fmc_bank1_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1249   .text.fmc_bank1_erase:00000000 fmc_bank1_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1302   .text.fmc_bank1_erase:00000040 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1307   .text.fmc_word_program:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1313   .text.fmc_word_program:00000000 fmc_word_program
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1382   .text.fmc_word_program:00000050 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1387   .text.fmc_halfword_program:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1393   .text.fmc_halfword_program:00000000 fmc_halfword_program
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1462   .text.fmc_halfword_program:00000050 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1467   .text.fmc_byte_program:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1473   .text.fmc_byte_program:00000000 fmc_byte_program
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1541   .text.fmc_byte_program:0000004c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1546   .text.ob_erase:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1552   .text.ob_erase:00000000 ob_erase
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1624   .text.ob_erase:0000003c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1630   .text.ob_write_protection_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1636   .text.ob_write_protection_enable:00000000 ob_write_protection_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1720   .text.ob_write_protection_enable:00000044 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1725   .text.ob_write_protection_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1731   .text.ob_write_protection_disable:00000000 ob_write_protection_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1817   .text.ob_write_protection_disable:00000040 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1822   .text.ob_drp_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1828   .text.ob_drp_enable:00000000 ob_drp_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1928   .text.ob_drp_enable:00000054 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1933   .text.ob_drp_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:1939   .text.ob_drp_disable:00000000 ob_drp_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2031   .text.ob_drp_disable:0000005c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2037   .text.ob_security_protection_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2043   .text.ob_security_protection_config:00000000 ob_security_protection_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2096   .text.ob_security_protection_config:00000024 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2101   .text.ob_user_write:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2107   .text.ob_user_write:00000000 ob_user_write
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s 			page 66


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccG9VKN6.s:2171   .text.ob_user_write:0000002c $d

NO UNDEFINED SYMBOLS
