
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29096 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 282.934 ; gain = 72.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:13]
	Parameter Dwidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU0' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:53]
INFO: [Synth 8-638] synthesizing module 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:21]
INFO: [Synth 8-3491] module 'and_gate' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/and_gate.vhd:5' bound to instance 'OutAnd' of component 'and_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'and_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/and_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'and_gate' (1#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/and_gate.vhd:13]
INFO: [Synth 8-3491] module 'or_gate' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/or_gate.vhd:5' bound to instance 'OutOr' of component 'or_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'or_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/or_gate.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'or_gate' (2#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/or_gate.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/full_adder1.vhd:5' bound to instance 'OutFA' of component 'full_adder' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'full_adder' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/full_adder1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (3#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/full_adder1.vhd:15]
INFO: [Synth 8-3491] module 'xor_gate' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/xor_gate.vhd:14' bound to instance 'OutXor' of component 'xor_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:80]
INFO: [Synth 8-638] synthesizing module 'xor_gate' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/xor_gate.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'xor_gate' (4#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/xor_gate.vhd:20]
INFO: [Synth 8-3491] module 'ALU_Out_1Bit_Mux' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/new/ALU_Out_1Bit_Mux.vhd:34' bound to instance 'Out_Mux' of component 'ALU_Out_1Bit_Mux' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ALU_Out_1Bit_Mux' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/new/ALU_Out_1Bit_Mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU_Out_1Bit_Mux' (5#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/new/ALU_Out_1Bit_Mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'B1ALU' (6#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:21]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU1' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:54]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU2' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:55]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU3' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:56]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU4' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:57]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU5' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:58]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU6' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:59]
INFO: [Synth 8-3491] module 'B1ALU' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/B1ALU.vhd:13' bound to instance 'ALU7' of component 'B1ALU' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:60]
INFO: [Synth 8-3491] module 'MultiBit_Nor' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/MultiBit_Nor_Gate.vhd:13' bound to instance 'zero_check' of component 'MultiBit_Nor' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:63]
INFO: [Synth 8-638] synthesizing module 'MultiBit_Nor' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/MultiBit_Nor_Gate.vhd:19]
	Parameter Dwidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MultiBit_Nor' (7#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/MultiBit_Nor_Gate.vhd:19]
INFO: [Synth 8-3491] module 'SLT_Mux' declared at 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Out_Mux.vhd:4' bound to instance 'Alu_Out_Mux' of component 'SLT_Mux' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:68]
INFO: [Synth 8-638] synthesizing module 'SLT_Mux' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Out_Mux.vhd:15]
	Parameter Dwidth bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'Sel' is read in the process but is not in the sensitivity list [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Out_Mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'SLT_Mux' (8#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Out_Mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/imports/src/ALU_Struct.vhd:13]
WARNING: [Synth 8-3331] design ALU has unconnected port Cin
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 321.305 ; gain = 111.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 321.305 ; gain = 111.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 321.305 ; gain = 111.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [Synth 8-327] inferring latch for variable 'ALU_Out_reg' [Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.srcs/sources_1/new/ALU_Out_1Bit_Mux.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 330.746 ; gain = 120.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module xor_gate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module B1ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module SLT_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ALU has unconnected port Cin
WARNING: [Synth 8-3332] Sequential element (ALU0/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU1/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU2/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU3/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU4/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU5/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU6/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (ALU7/Out_Mux/ALU_Out_reg) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     2|
|3     |LUT4 |     3|
|4     |LUT5 |     3|
|5     |LUT6 |    20|
|6     |IBUF |    19|
|7     |OBUF |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 467.910 ; gain = 257.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 467.910 ; gain = 257.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 538.105 ; gain = 328.113
INFO: [Common 17-1381] The checkpoint 'Q:/ENGG3380-Labs/Lab4/ALU_Structural/project_1.runs/synth_1/ALU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 538.105 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 13:35:13 2024...
