{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 12:55:02 2018 " "Info: Processing started: Wed Apr 25 12:55:02 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off sig_control -c sig_control " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off sig_control -c sig_control" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "sig_control EPXA4F672C3 " "Info: Selected device EPXA4F672C3 for design \"sig_control\"" {  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "clock automatically " "Info: Promoted cell \"clock\" to global signal automatically" {  } {  } 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Apr 25 2018 12:55:03 " "Info: Started fitting attempt 1 on Wed Apr 25 2018 at 12:55:03" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "0 " "Info: Overall column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "0 " "Info: Overall row FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "0 " "Info: Maximum column FastTrack interconnect = 0%" {  } {  } 0} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "0 " "Info: Maximum row FastTrack interconnect = 0%" {  } {  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.411 ns register register " "Info: Estimated most critical path is register to register delay of 1.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.219 ns) 0.219 ns state.S0 1 REG LAB_15_Z1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.219 ns) = 0.219 ns; Loc. = LAB_15_Z1; Fanout = 3; REG Node = 'state.S0'" {  } { { "D:/lyj/sig_control/db/sig_control_cmp.qrpt" "" { Report "D:/lyj/sig_control/db/sig_control_cmp.qrpt" Compiler "sig_control" "UNKNOWN" "V1" "D:/lyj/sig_control/db/sig_control.quartus_db" { Floorplan "D:/lyj/sig_control/" "" "" { state.S0 } "NODE_NAME" } "" } } { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.947 ns) 1.411 ns state.S0 2 REG LAB_15_Z1 3 " "Info: 2: + IC(0.245 ns) + CELL(0.947 ns) = 1.411 ns; Loc. = LAB_15_Z1; Fanout = 3; REG Node = 'state.S0'" {  } { { "D:/lyj/sig_control/db/sig_control_cmp.qrpt" "" { Report "D:/lyj/sig_control/db/sig_control_cmp.qrpt" Compiler "sig_control" "UNKNOWN" "V1" "D:/lyj/sig_control/db/sig_control.quartus_db" { Floorplan "D:/lyj/sig_control/" "" "1.192 ns" { state.S0 state.S0 } "NODE_NAME" } "" } } { "sig_control.v" "" { Text "D:/lyj/sig_control/sig_control.v" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns 82.64 % " "Info: Total cell delay = 1.166 ns ( 82.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.245 ns 17.36 % " "Info: Total interconnect delay = 0.245 ns ( 17.36 % )" {  } {  } 0}  } { { "D:/lyj/sig_control/db/sig_control_cmp.qrpt" "" { Report "D:/lyj/sig_control/db/sig_control_cmp.qrpt" Compiler "sig_control" "UNKNOWN" "V1" "D:/lyj/sig_control/db/sig_control.quartus_db" { Floorplan "D:/lyj/sig_control/" "" "1.411 ns" { state.S0 state.S0 } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "1 " "Info: Fitter routing operations ending: elapsed time = 1 seconds" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 12:55:07 2018 " "Info: Processing ended: Wed Apr 25 12:55:07 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
