/*
 * This file is autogenerated by cml-utils 2021-04-26 14:27:24 +0200.
 * Commit ID: e9fa2d0bf3f88b928893874e8cd8834b130f46cb (dirty)
 */

#ifndef _MCHP_LAN966X_ICPU_H_
#define _MCHP_LAN966X_ICPU_H_

/* Targets */
#define AES_ADDR 0xe004c000
#define AES_SIZE 0x00000100

#define AFI_ADDR 0xe2120000
#define AFI_SIZE 0x0001839c

#define ANA_ADDR 0xe2140000
#define ANA_SIZE 0x00007c28

#define CHIP_TOP_ADDR 0xe2010000
#define CHIP_TOP_SIZE 0x000001a0

#define CPU_ADDR 0xe00c0000
#define CPU_SIZE 0x00000350

#define DEV_0_ADDR 0xe2034000
#define DEV_0_SIZE 0x000000c0

#define DEV_1_ADDR 0xe2038000
#define DEV_1_SIZE 0x000000c0

#define DEV_2_ADDR 0xe203c000
#define DEV_2_SIZE 0x000000c0

#define DEV_3_ADDR 0xe2040000
#define DEV_3_SIZE 0x000000c0

#define DEV_4_ADDR 0xe2044000
#define DEV_4_SIZE 0x000000c0

#define DEV_5_ADDR 0xe2048000
#define DEV_5_SIZE 0x000000c0

#define DEV_6_ADDR 0xe204c000
#define DEV_6_SIZE 0x000000c0

#define DEV_7_ADDR 0xe2050000
#define DEV_7_SIZE 0x000000c0

#define FDMA_ADDR 0xe00c0400
#define FDMA_SIZE 0x000001b4

#define FLEXCOM_0_ADDR 0xe0040000
#define FLEXCOM_0_SIZE 0x00000708

#define FLEXCOM_1_ADDR 0xe0044000
#define FLEXCOM_1_SIZE 0x00000708

#define FLEXCOM_2_ADDR 0xe0060000
#define FLEXCOM_2_SIZE 0x00000708

#define FLEXCOM_3_ADDR 0xe0064000
#define FLEXCOM_3_SIZE 0x00000708

#define FLEXCOM_4_ADDR 0xe0070000
#define FLEXCOM_4_SIZE 0x00000708

#define GCB_ADDR 0xe2004000
#define GCB_SIZE 0x000002d0

#define GIC400_ADDR 0xe8c10000
#define GIC400_SIZE 0x00006008

#define HSIO_ADDR 0xe202c000
#define HSIO_SIZE 0x0000009c

#define MCAN_0_ADDR 0xe081c000
#define MCAN_0_SIZE 0x000000fc

#define MCAN_1_ADDR 0xe0820000
#define MCAN_1_SIZE 0x000000fc

#define MEP_ADDR 0xe201c000
#define MEP_SIZE 0x00000dc4

#define ORG_0_ADDR 0xe2000000
#define ORG_0_SIZE 0x00000048

#define ORG_1_ADDR 0xe2400000
#define ORG_1_SIZE 0x00000048

#define PTP_ADDR 0xe200c000
#define PTP_SIZE 0x000002d0

#define QS_ADDR 0xe2008000
#define QS_SIZE 0x0000004c

#define QSPI_0_ADDR 0xe0804000
#define QSPI_0_SIZE 0x00000100

#define QSPI_1_ADDR 0xe0054000
#define QSPI_1_SIZE 0x00000100

#define QSPI_2_ADDR 0xe0834000
#define QSPI_2_SIZE 0x00000100

#define QSYS_ADDR 0xe2100000
#define QSYS_SIZE 0x0000e02c

#define REW_ADDR 0xe2014000
#define REW_SIZE 0x00000e10

#define SDMMC_ADDR 0xe0830000
#define SDMMC_SIZE 0x00000300

#define SHA_ADDR 0xe006c000
#define SHA_SIZE 0x000000ec

#define SYS_ADDR 0xe2028000
#define SYS_SIZE 0x0000127c

#define TIMERS_ADDR 0xe008c000
#define TIMERS_SIZE 0x00000400

#define TRNG_ADDR 0xe0048000
#define TRNG_SIZE 0x00000100

#define VCAP_0_ADDR 0xe2018000
#define VCAP_0_SIZE 0x00000468

#define VCAP_1_ADDR 0xe2020000
#define VCAP_1_SIZE 0x00000468

#define VCAP_2_ADDR 0xe2024000
#define VCAP_2_SIZE 0x00000468

#define WDT_ADDR 0xe0090000
#define WDT_SIZE 0x00001000

#define XDMAC_ADDR 0xe0068000
#define XDMAC_SIZE 0x00001000

/* Groups */
#define AES_AES_REGS_ADDR 0xe004c000
#define AES_AES_REGS_SIZE 0x00000100

#define CHIP_TOP_GPIO_CFG_ADDR 0xe2010024
#define CHIP_TOP_GPIO_CFG_SIZE 0x00000138

#define CPU_CPU_REGS_ADDR 0xe00c0000
#define CPU_CPU_REGS_SIZE 0x000000a8

#define DEV_0_PORT_MODE_ADDR 0xe2034000
#define DEV_0_PORT_MODE_SIZE 0x0000001c

#define DEV_1_PORT_MODE_ADDR 0xe2038000
#define DEV_1_PORT_MODE_SIZE 0x0000001c

#define DEV_2_PORT_MODE_ADDR 0xe203c000
#define DEV_2_PORT_MODE_SIZE 0x0000001c

#define DEV_3_PORT_MODE_ADDR 0xe2040000
#define DEV_3_PORT_MODE_SIZE 0x0000001c

#define DEV_4_PORT_MODE_ADDR 0xe2044000
#define DEV_4_PORT_MODE_SIZE 0x0000001c

#define DEV_5_PORT_MODE_ADDR 0xe2048000
#define DEV_5_PORT_MODE_SIZE 0x0000001c

#define DEV_6_PORT_MODE_ADDR 0xe204c000
#define DEV_6_PORT_MODE_SIZE 0x0000001c

#define DEV_7_PORT_MODE_ADDR 0xe2050000
#define DEV_7_PORT_MODE_SIZE 0x0000001c

#define FLEXCOM_0_FLEXCOM_REG_ADDR 0xe0040000
#define FLEXCOM_0_FLEXCOM_REG_SIZE 0x00000100

#define FLEXCOM_0_FLEXCOM_USART_REG_ADDR 0xe0040200
#define FLEXCOM_0_FLEXCOM_USART_REG_SIZE 0x00000108

#define FLEXCOM_0_FLEXCOM_SPI_REG_ADDR 0xe0040400
#define FLEXCOM_0_FLEXCOM_SPI_REG_SIZE 0x0000010c

#define FLEXCOM_0_FLEXCOM_TWI_REG_ADDR 0xe0040600
#define FLEXCOM_0_FLEXCOM_TWI_REG_SIZE 0x00000108

#define FLEXCOM_1_FLEXCOM_REG_ADDR 0xe0044000
#define FLEXCOM_1_FLEXCOM_REG_SIZE 0x00000100

#define FLEXCOM_1_FLEXCOM_USART_REG_ADDR 0xe0044200
#define FLEXCOM_1_FLEXCOM_USART_REG_SIZE 0x00000108

#define FLEXCOM_1_FLEXCOM_SPI_REG_ADDR 0xe0044400
#define FLEXCOM_1_FLEXCOM_SPI_REG_SIZE 0x0000010c

#define FLEXCOM_1_FLEXCOM_TWI_REG_ADDR 0xe0044600
#define FLEXCOM_1_FLEXCOM_TWI_REG_SIZE 0x00000108

#define FLEXCOM_2_FLEXCOM_REG_ADDR 0xe0060000
#define FLEXCOM_2_FLEXCOM_REG_SIZE 0x00000100

#define FLEXCOM_2_FLEXCOM_USART_REG_ADDR 0xe0060200
#define FLEXCOM_2_FLEXCOM_USART_REG_SIZE 0x00000108

#define FLEXCOM_2_FLEXCOM_SPI_REG_ADDR 0xe0060400
#define FLEXCOM_2_FLEXCOM_SPI_REG_SIZE 0x0000010c

#define FLEXCOM_2_FLEXCOM_TWI_REG_ADDR 0xe0060600
#define FLEXCOM_2_FLEXCOM_TWI_REG_SIZE 0x00000108

#define FLEXCOM_3_FLEXCOM_REG_ADDR 0xe0064000
#define FLEXCOM_3_FLEXCOM_REG_SIZE 0x00000100

#define FLEXCOM_3_FLEXCOM_USART_REG_ADDR 0xe0064200
#define FLEXCOM_3_FLEXCOM_USART_REG_SIZE 0x00000108

#define FLEXCOM_3_FLEXCOM_SPI_REG_ADDR 0xe0064400
#define FLEXCOM_3_FLEXCOM_SPI_REG_SIZE 0x0000010c

#define FLEXCOM_3_FLEXCOM_TWI_REG_ADDR 0xe0064600
#define FLEXCOM_3_FLEXCOM_TWI_REG_SIZE 0x00000108

#define FLEXCOM_4_FLEXCOM_REG_ADDR 0xe0070000
#define FLEXCOM_4_FLEXCOM_REG_SIZE 0x00000100

#define FLEXCOM_4_FLEXCOM_USART_REG_ADDR 0xe0070200
#define FLEXCOM_4_FLEXCOM_USART_REG_SIZE 0x00000108

#define FLEXCOM_4_FLEXCOM_SPI_REG_ADDR 0xe0070400
#define FLEXCOM_4_FLEXCOM_SPI_REG_SIZE 0x0000010c

#define FLEXCOM_4_FLEXCOM_TWI_REG_ADDR 0xe0070600
#define FLEXCOM_4_FLEXCOM_TWI_REG_SIZE 0x00000108

#define GCB_GPIO_ADDR 0xe2004064
#define GCB_GPIO_SIZE 0x000000b4

#define GCB_MIIM_0_ADDR 0xe2004118
#define GCB_MIIM_0_SIZE 0x00000024
#define GCB_MIIM_1_ADDR 0xe200413c
#define GCB_MIIM_1_SIZE 0x00000024

#define GCB_FLEXCOM_SHARED_0_ADDR 0xe2004168
#define GCB_FLEXCOM_SHARED_0_SIZE 0x00000008
#define GCB_FLEXCOM_SHARED_1_ADDR 0xe2004170
#define GCB_FLEXCOM_SHARED_1_SIZE 0x00000008
#define GCB_FLEXCOM_SHARED_2_ADDR 0xe2004178
#define GCB_FLEXCOM_SHARED_2_SIZE 0x00000008
#define GCB_FLEXCOM_SHARED_3_ADDR 0xe2004180
#define GCB_FLEXCOM_SHARED_3_SIZE 0x00000008
#define GCB_FLEXCOM_SHARED_4_ADDR 0xe2004188
#define GCB_FLEXCOM_SHARED_4_SIZE 0x00000008

#define GIC400_DISTRIBUTOR_ADDR 0xe8c11000
#define GIC400_DISTRIBUTOR_SIZE 0x00000004

#define GIC400_CPUIF_ADDR 0xe8c12000
#define GIC400_CPUIF_SIZE 0x00000008

#define GIC400_VCPUIFHYP_ADDR 0xe8c14000
#define GIC400_VCPUIFHYP_SIZE 0x00000200

#define GIC400_VCPUIFVM_ADDR 0xe8c16000
#define GIC400_VCPUIFVM_SIZE 0x00000008

#define MCAN_0_MCAN_REGS_ADDR 0xe081c000
#define MCAN_0_MCAN_REGS_SIZE 0x000000fc

#define MCAN_1_MCAN_REGS_ADDR 0xe0820000
#define MCAN_1_MCAN_REGS_SIZE 0x000000fc

#define ORG_0_ORG_ADDR 0xe2000000
#define ORG_0_ORG_SIZE 0x00000048

#define ORG_1_ORG_ADDR 0xe2400000
#define ORG_1_ORG_SIZE 0x00000048

#define QSPI_0_QSPI_REGS_ADDR 0xe0804000
#define QSPI_0_QSPI_REGS_SIZE 0x00000100

#define QSPI_1_QSPI_REGS_ADDR 0xe0054000
#define QSPI_1_QSPI_REGS_SIZE 0x00000100

#define QSPI_2_QSPI_REGS_ADDR 0xe0834000
#define QSPI_2_QSPI_REGS_SIZE 0x00000100

#define SDMMC_SDMMC_REG_ADDR 0xe0830000
#define SDMMC_SDMMC_REG_SIZE 0x00000300

#define SHA_SHA_REGS_ADDR 0xe006c000
#define SHA_SHA_REGS_SIZE 0x000000ec

#define TIMERS_TIMERS_ADDR 0xe008c000
#define TIMERS_TIMERS_SIZE 0x00000400

#define TRNG_TRNG_REGS_ADDR 0xe0048000
#define TRNG_TRNG_REGS_SIZE 0x00000100

#define WDT_WDT_ADDR 0xe0090000
#define WDT_WDT_SIZE 0x00001000

#define XDMAC_XDMAC_REG_ADDR 0xe0068000
#define XDMAC_XDMAC_REG_SIZE 0x00001000

/* Registers */
#define CPU_GCK_REGS_GCK_CFG_0_ADDR 0xe00c00a8
#define CPU_GCK_REGS_GCK_CFG_0_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_1_ADDR 0xe00c00ac
#define CPU_GCK_REGS_GCK_CFG_1_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_2_ADDR 0xe00c00b0
#define CPU_GCK_REGS_GCK_CFG_2_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_3_ADDR 0xe00c00b4
#define CPU_GCK_REGS_GCK_CFG_3_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_4_ADDR 0xe00c00b8
#define CPU_GCK_REGS_GCK_CFG_4_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_5_ADDR 0xe00c00bc
#define CPU_GCK_REGS_GCK_CFG_5_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_6_ADDR 0xe00c00c0
#define CPU_GCK_REGS_GCK_CFG_6_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_7_ADDR 0xe00c00c4
#define CPU_GCK_REGS_GCK_CFG_7_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_8_ADDR 0xe00c00c8
#define CPU_GCK_REGS_GCK_CFG_8_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_9_ADDR 0xe00c00cc
#define CPU_GCK_REGS_GCK_CFG_9_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_10_ADDR 0xe00c00d0
#define CPU_GCK_REGS_GCK_CFG_10_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_11_ADDR 0xe00c00d4
#define CPU_GCK_REGS_GCK_CFG_11_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_12_ADDR 0xe00c00d8
#define CPU_GCK_REGS_GCK_CFG_12_SIZE 0x00000004
#define CPU_GCK_REGS_GCK_CFG_13_ADDR 0xe00c00dc
#define CPU_GCK_REGS_GCK_CFG_13_SIZE 0x00000004

#define GCB_CHIP_REGS_SOFT_RST_ADDR 0xe200400c
#define GCB_CHIP_REGS_SOFT_RST_SIZE 0x00000004

#endif /* _MCHP_LAN966X_ICPU_H_ */
