\hypertarget{classBaseO3DynInst}{
\section{クラス テンプレート BaseO3DynInst$<$ Impl $>$}
\label{classBaseO3DynInst}\index{BaseO3DynInst@{BaseO3DynInst}}
}


{\ttfamily \#include $<$dyn\_\-inst.hh$>$}BaseO3DynInst$<$ Impl $>$に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3cm]{classBaseO3DynInst}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
enum \{ \hyperlink{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084}{MaxInstSrcRegs} =  TheISA::MaxInstSrcRegs, 
\hyperlink{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb}{MaxInstDestRegs} =  TheISA::MaxInstDestRegs
 \}
\item 
typedef Impl::O3CPU \hyperlink{classBaseO3DynInst_a44622cf06940413482836cb62931ac3f}{O3CPU}
\item 
typedef TheISA::MachInst \hyperlink{classBaseO3DynInst_a4617f528417b8f55f809ae0988284c9b}{MachInst}
\item 
typedef TheISA::ExtMachInst \hyperlink{classBaseO3DynInst_a5605d4fc727eae9e595325c90c0ec108}{ExtMachInst}
\item 
typedef TheISA::RegIndex \hyperlink{classBaseO3DynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{RegIndex}
\item 
typedef TheISA::IntReg \hyperlink{classBaseO3DynInst_a1355cb78d031430d4d70eb5080267604}{IntReg}
\item 
typedef TheISA::FloatReg \hyperlink{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef TheISA::FloatRegBits \hyperlink{classBaseO3DynInst_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits}
\item 
typedef TheISA::CCReg \hyperlink{classBaseO3DynInst_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg}
\item 
typedef TheISA::MiscReg \hyperlink{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseO3DynInst_ace637dac5d0a5a8fb37bac3c5bcb2839}{BaseO3DynInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a6799d48af805bf0bd72441e882589a6a}{staticInst}, \hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseDynInst_a239d33ed2aa6ba1b897533642aa107a2}{macroop}, TheISA::PCState \hyperlink{classBaseDynInst_ad3585c83b0eac985107aa5a86e43e1b4}{pc}, TheISA::PCState \hyperlink{classBaseDynInst_aebd0b135745958ac2bdfe9deeeb60d9f}{predPC}, \hyperlink{inst__seq_8hh_a258d93d98edaedee089435c19ea2ea2e}{InstSeqNum} seq\_\-num, \hyperlink{classBaseO3DynInst_a44622cf06940413482836cb62931ac3f}{O3CPU} $\ast$\hyperlink{classBaseDynInst_af0927cfb92eca43bfa3bfd5ce19af308}{cpu})
\item 
\hyperlink{classBaseO3DynInst_a4acf223059c6703b6e26b41824a4af8a}{BaseO3DynInst} (\hyperlink{classRefCountingPtr}{StaticInstPtr} \_\-staticInst, \hyperlink{classRefCountingPtr}{StaticInstPtr} \_\-macroop)
\item 
\hyperlink{classBaseO3DynInst_a67df2d50125950a5dfd6d291df59ddc3}{$\sim$BaseO3DynInst} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_a1a8de76be7ad0985553c5bae9f26a55b}{execute} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_af8310f8618e710a06b0c2cbface6ac72}{initiateAcc} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_ae3a7c08c75c0a49df5adfb7d43996e12}{completeAcc} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
\hyperlink{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseO3DynInst_a5a8c6c487e8da143d26188258b04f1cc}{readMiscReg} (int misc\_\-reg)
\item 
void \hyperlink{classBaseO3DynInst_a1877dde4f3eb17a8b7d33ea40176c148}{setMiscReg} (int misc\_\-reg, const \hyperlink{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
TheISA::MiscReg \hyperlink{classBaseO3DynInst_a8819b43df521f472deabd5db35f896e7}{readMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
void \hyperlink{classBaseO3DynInst_a6cfad8f780bab7feb893941cb0d46160}{setMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, const \hyperlink{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
void \hyperlink{classBaseO3DynInst_a56cd11ccc7171772c548bcb4b959ef61}{updateMiscRegs} ()
\item 
void \hyperlink{classBaseO3DynInst_ac07a6c1a7a4d279a8b360729e0777208}{forwardOldRegs} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
void \hyperlink{classBaseO3DynInst_ac74f75adb89c94e4387498067f5567ff}{trap} (\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseDynInst_a68714ceb74c60ea7ef5dec335bb6c5d7}{fault})
\item 
bool \hyperlink{classBaseO3DynInst_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
void \hyperlink{classBaseO3DynInst_a36e0b96120fcbbc2ee8699158f7be5c2}{syscall} (int64\_\-t callnum)
\item 
uint64\_\-t \hyperlink{classBaseO3DynInst_a9e7b0a4d5373c48902425c9456b19e7e}{readIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classBaseO3DynInst_a717c88c8c56d79c9ed554ba5992bd8c3}{readFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classBaseO3DynInst_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classBaseO3DynInst_a39d93624e4481f4a210f2c46ea6b15b0}{readFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
uint64\_\-t \hyperlink{classBaseO3DynInst_a25532f176443f0ec538a3b833c55f4a0}{readCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
void \hyperlink{classBaseO3DynInst_a654e99f2be7cd298378462ce9651bb44}{setIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classBaseO3DynInst_addc8b4b6511725bf8ff48bd09ef22892}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classBaseO3DynInst_a80a516966713c873cf964af7538dbd37}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseO3DynInst_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} val)
\item 
void \hyperlink{classBaseO3DynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{setCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
uint64\_\-t \hyperlink{classBaseO3DynInst_a77cf978e7a92e33083fcc62cb7ead74d}{readRegOtherThread} (int misc\_\-reg)
\item 
void \hyperlink{classBaseO3DynInst_af05ac53fdafd8a612ca89f90b0c12910}{setRegOtherThread} (int misc\_\-reg, const TheISA::MiscReg \&val)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_a1a338741bddb2eb956bda5a4188949cf}{calcEA} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseO3DynInst_a59a68ea55d45f5f193a5f0396b79e036}{memAccess} ()
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseO3DynInst_a337a2257f9bbbe5447a9d37b5f90745f}{\_\-destMiscRegVal} \mbox{[}TheISA::MaxMiscDestRegs\mbox{]}
\item 
short \hyperlink{classBaseO3DynInst_acb44bcca662946d56b308535bf3a53e8}{\_\-destMiscRegIdx} \mbox{[}TheISA::MaxMiscDestRegs\mbox{]}
\item 
uint8\_\-t \hyperlink{classBaseO3DynInst_a38e35288fa007817d30cbd80ceb43400}{\_\-numDestMiscRegs}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classBaseO3DynInst_a1b19937d8cca25bf52a51ae7de67ea94}{initVars} ()
\end{DoxyCompactItemize}
\subsubsection*{template$<$class Impl$>$ class BaseO3DynInst$<$ Impl $>$}



\subsection{型定義}
\hypertarget{classBaseO3DynInst_a0c9de550a32808e6a25b54b6c791d5ab}{
\index{BaseO3DynInst@{BaseO3DynInst}!CCReg@{CCReg}}
\index{CCReg@{CCReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{CCReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::CCReg {\bf CCReg}}}
\label{classBaseO3DynInst_a0c9de550a32808e6a25b54b6c791d5ab}
\hypertarget{classBaseO3DynInst_a5605d4fc727eae9e595325c90c0ec108}{
\index{BaseO3DynInst@{BaseO3DynInst}!ExtMachInst@{ExtMachInst}}
\index{ExtMachInst@{ExtMachInst}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{ExtMachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::ExtMachInst {\bf ExtMachInst}}}
\label{classBaseO3DynInst_a5605d4fc727eae9e595325c90c0ec108}
Extended machine instruction type. \hypertarget{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}{
\index{BaseO3DynInst@{BaseO3DynInst}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}}}
\label{classBaseO3DynInst_a75484259f1855aabc8d74c6eb1cfe186}


\hyperlink{classBaseDynInst_a75484259f1855aabc8d74c6eb1cfe186}{BaseDynInst$<$ Impl $>$}を再定義しています。\hypertarget{classBaseO3DynInst_aab5eeae86499f9bfe15ef79360eccc64}{
\index{BaseO3DynInst@{BaseO3DynInst}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatRegBits {\bf FloatRegBits}}}
\label{classBaseO3DynInst_aab5eeae86499f9bfe15ef79360eccc64}
\hypertarget{classBaseO3DynInst_a1355cb78d031430d4d70eb5080267604}{
\index{BaseO3DynInst@{BaseO3DynInst}!IntReg@{IntReg}}
\index{IntReg@{IntReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{IntReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::IntReg {\bf IntReg}}}
\label{classBaseO3DynInst_a1355cb78d031430d4d70eb5080267604}
Integer register index type. 

\hyperlink{classBaseDynInst_a1355cb78d031430d4d70eb5080267604}{BaseDynInst$<$ Impl $>$}を再定義しています。\hypertarget{classBaseO3DynInst_a4617f528417b8f55f809ae0988284c9b}{
\index{BaseO3DynInst@{BaseO3DynInst}!MachInst@{MachInst}}
\index{MachInst@{MachInst}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{MachInst}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MachInst {\bf MachInst}}}
\label{classBaseO3DynInst_a4617f528417b8f55f809ae0988284c9b}
Binary machine instruction type. \hypertarget{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}{
\index{BaseO3DynInst@{BaseO3DynInst}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MiscReg {\bf MiscReg}}}
\label{classBaseO3DynInst_aaf5f073a387db0556d1db4bcc45428bc}
Misc register index type. \hypertarget{classBaseO3DynInst_a44622cf06940413482836cb62931ac3f}{
\index{BaseO3DynInst@{BaseO3DynInst}!O3CPU@{O3CPU}}
\index{O3CPU@{O3CPU}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{O3CPU}]{\setlength{\rightskip}{0pt plus 5cm}typedef Impl::O3CPU {\bf O3CPU}}}
\label{classBaseO3DynInst_a44622cf06940413482836cb62931ac3f}
Typedef for the CPU. \hypertarget{classBaseO3DynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{
\index{BaseO3DynInst@{BaseO3DynInst}!RegIndex@{RegIndex}}
\index{RegIndex@{RegIndex}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{RegIndex}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::RegIndex {\bf RegIndex}}}
\label{classBaseO3DynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}
Logical register index type. 

\hyperlink{classBaseDynInst_a36d25e03e43fa3bb4c5482cbefe5e0fb}{BaseDynInst$<$ Impl $>$}を再定義しています。

\subsection{列挙型}
\hypertarget{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4}{
\subsubsection[{"@33}]{\setlength{\rightskip}{0pt plus 5cm}anonymous enum}}
\label{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{MaxInstSrcRegs@{MaxInstSrcRegs}!BaseO3DynInst@{BaseO3DynInst}}\index{BaseO3DynInst@{BaseO3DynInst}!MaxInstSrcRegs@{MaxInstSrcRegs}}\item[{\em 
\hypertarget{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084}{
MaxInstSrcRegs}
\label{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a17b78fe104e3bf28fca535a040514084}
}]\index{MaxInstDestRegs@{MaxInstDestRegs}!BaseO3DynInst@{BaseO3DynInst}}\index{BaseO3DynInst@{BaseO3DynInst}!MaxInstDestRegs@{MaxInstDestRegs}}\item[{\em 
\hypertarget{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb}{
MaxInstDestRegs}
\label{classBaseO3DynInst_a4caf8d8f829279fba122163d961608a4a6a2e9b17a83d01eb4ee6bbdd739be9eb}
}]Max source regs. \end{description}
\end{Desc}




\begin{DoxyCode}
80          {
81         MaxInstSrcRegs = TheISA::MaxInstSrcRegs,        //< Max source regs
82         MaxInstDestRegs = TheISA::MaxInstDestRegs       //< Max dest regs
83     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classBaseO3DynInst_ace637dac5d0a5a8fb37bac3c5bcb2839}{
\index{BaseO3DynInst@{BaseO3DynInst}!BaseO3DynInst@{BaseO3DynInst}}
\index{BaseO3DynInst@{BaseO3DynInst}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{BaseO3DynInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseO3DynInst} ({\bf StaticInstPtr} {\em staticInst}, \/  {\bf StaticInstPtr} {\em macroop}, \/  TheISA::PCState {\em pc}, \/  TheISA::PCState {\em predPC}, \/  {\bf InstSeqNum} {\em seq\_\-num}, \/  {\bf O3CPU} $\ast$ {\em cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_ace637dac5d0a5a8fb37bac3c5bcb2839}
\hyperlink{classBaseDynInst}{BaseDynInst} constructor given a binary instruction. 


\begin{DoxyCode}
56     : BaseDynInst<Impl>(staticInst, macroop, pc, predPC, seq_num, cpu)
57 {
58     initVars();
59 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a4acf223059c6703b6e26b41824a4af8a}{
\index{BaseO3DynInst@{BaseO3DynInst}!BaseO3DynInst@{BaseO3DynInst}}
\index{BaseO3DynInst@{BaseO3DynInst}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{BaseO3DynInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseO3DynInst} ({\bf StaticInstPtr} {\em \_\-staticInst}, \/  {\bf StaticInstPtr} {\em \_\-macroop})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a4acf223059c6703b6e26b41824a4af8a}
\hyperlink{classBaseDynInst}{BaseDynInst} constructor given a static inst pointer. 


\begin{DoxyCode}
64     : BaseDynInst<Impl>(_staticInst, _macroop)
65 {
66     initVars();
67 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a67df2d50125950a5dfd6d291df59ddc3}{
\index{BaseO3DynInst@{BaseO3DynInst}!$\sim$BaseO3DynInst@{$\sim$BaseO3DynInst}}
\index{$\sim$BaseO3DynInst@{$\sim$BaseO3DynInst}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{$\sim$BaseO3DynInst}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf BaseO3DynInst} ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a67df2d50125950a5dfd6d291df59ddc3}



\begin{DoxyCode}
70 {
71 #if TRACING_ON
72     if (DTRACE(O3PipeView)) {
73         Tick fetch = this->fetchTick;
74         // fetchTick can be -1 if the instruction fetched outside the trace windo
      w.
75         if (fetch != -1) {
76             Tick val;
77             // Print info needed by the pipeline activity viewer.
78             DPRINTFR(O3PipeView, "O3PipeView:fetch:%llu:0x%08llx:%d:%llu:%s\n",
79                      fetch,
80                      this->instAddr(),
81                      this->microPC(),
82                      this->seqNum,
83                      this->staticInst->disassemble(this->instAddr()));
84 
85             val = (this->decodeTick == -1) ? 0 : fetch + this->decodeTick;
86             DPRINTFR(O3PipeView, "O3PipeView:decode:%llu\n", val);
87             val = (this->renameTick == -1) ? 0 : fetch + this->renameTick;
88             DPRINTFR(O3PipeView, "O3PipeView:rename:%llu\n", val);
89             val = (this->dispatchTick == -1) ? 0 : fetch + this->dispatchTick;
90             DPRINTFR(O3PipeView, "O3PipeView:dispatch:%llu\n", val);
91             val = (this->issueTick == -1) ? 0 : fetch + this->issueTick;
92             DPRINTFR(O3PipeView, "O3PipeView:issue:%llu\n", val);
93             val = (this->completeTick == -1) ? 0 : fetch + this->completeTick;
94             DPRINTFR(O3PipeView, "O3PipeView:complete:%llu\n", val);
95             val = (this->commitTick == -1) ? 0 : fetch + this->commitTick;
96 
97             Tick valS = (this->storeTick == -1) ? 0 : fetch + this->storeTick;
98             DPRINTFR(O3PipeView, "O3PipeView:retire:%llu:store:%llu\n", val, valS
      );
99         }
100     }
101 #endif
102 };
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBaseO3DynInst_a1a338741bddb2eb956bda5a4188949cf}{
\index{BaseO3DynInst@{BaseO3DynInst}!calcEA@{calcEA}}
\index{calcEA@{calcEA}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{calcEA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} calcEA ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a1a338741bddb2eb956bda5a4188949cf}
Calculates EA part of a memory instruction. Currently unused, though it may be useful in the future if we want to split memory operations into EA calculation and memory access parts. 


\begin{DoxyCode}
320     {
321         return this->staticInst->eaCompInst()->execute(this, this->traceData);
322     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_ae3a7c08c75c0a49df5adfb7d43996e12}{
\index{BaseO3DynInst@{BaseO3DynInst}!completeAcc@{completeAcc}}
\index{completeAcc@{completeAcc}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{completeAcc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} completeAcc ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_ae3a7c08c75c0a49df5adfb7d43996e12}
Completes the access. Only valid for memory operations. 


\begin{DoxyCode}
177 {
178     // @todo: Pretty convoluted way to avoid squashing from happening
179     // when using the TC during an instruction's execution
180     // (specifically for instructions that have side-effects that use
181     // the TC).  Fix this.
182     bool no_squash_from_TC = this->thread->noSquashFromTC;
183     this->thread->noSquashFromTC = true;
184 
185     if (this->cpu->checker) {
186         if (this->isStoreConditional()) {
187             this->reqToVerify->setExtraData(pkt->req->getExtraData());
188         }
189     }
190 
191     this->fault = this->staticInst->completeAcc(pkt, this, this->traceData);
192 
193     this->thread->noSquashFromTC = no_squash_from_TC;
194 
195     return this->fault;
196 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a1a8de76be7ad0985553c5bae9f26a55b}{
\index{BaseO3DynInst@{BaseO3DynInst}!execute@{execute}}
\index{execute@{execute}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{execute}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} execute ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a1a8de76be7ad0985553c5bae9f26a55b}
Executes the instruction. 


\begin{DoxyCode}
141 {
142     // @todo: Pretty convoluted way to avoid squashing from happening
143     // when using the TC during an instruction's execution
144     // (specifically for instructions that have side-effects that use
145     // the TC).  Fix this.
146     bool no_squash_from_TC = this->thread->noSquashFromTC;
147     this->thread->noSquashFromTC = true;
148 
149     this->fault = this->staticInst->execute(this, this->traceData);
150 
151     this->thread->noSquashFromTC = no_squash_from_TC;
152 
153     return this->fault;
154 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_ac07a6c1a7a4d279a8b360729e0777208}{
\index{BaseO3DynInst@{BaseO3DynInst}!forwardOldRegs@{forwardOldRegs}}
\index{forwardOldRegs@{forwardOldRegs}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{forwardOldRegs}]{\setlength{\rightskip}{0pt plus 5cm}void forwardOldRegs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_ac07a6c1a7a4d279a8b360729e0777208}



\begin{DoxyCode}
206     {
207 
208         for (int idx = 0; idx < this->numDestRegs(); idx++) {
209             PhysRegIndex prev_phys_reg = this->prevDestRegIdx(idx);
210             TheISA::RegIndex original_dest_reg =
211                 this->staticInst->destRegIdx(idx);
212             switch (regIdxToClass(original_dest_reg)) {
213               case IntRegClass:
214                 this->setIntRegOperand(this->staticInst.get(), idx,
215                                        this->cpu->readIntReg(prev_phys_reg));
216                 break;
217               case FloatRegClass:
218                 this->setFloatRegOperandBits(this->staticInst.get(), idx,
219                                              this->cpu->readFloatRegBits(prev_phy
      s_reg));
220                 break;
221               case CCRegClass:
222                 this->setCCRegOperand(this->staticInst.get(), idx,
223                                       this->cpu->readCCReg(prev_phys_reg));
224                 break;
225               case MiscRegClass:
226                 // no need to forward misc reg values
227                 break;
228             }
229         }
230     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a5f42e07ae335dff417664e91518c7f1e}{
\index{BaseO3DynInst@{BaseO3DynInst}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a5f42e07ae335dff417664e91518c7f1e}
Calls hardware return from error interrupt. 


\begin{DoxyCode}
201 {
202 #if THE_ISA == ALPHA_ISA
203     // Can only do a hwrei when in pal mode.
204     if (!(this->instAddr() & 0x3))
205         return new AlphaISA::UnimplementedOpcodeFault;
206 
207     // Set the next PC based on the value of the EXC_ADDR IPR.
208     AlphaISA::PCState pc = this->pcState();
209     pc.npc(this->cpu->readMiscRegNoEffect(AlphaISA::IPR_EXC_ADDR,
210                                           this->threadNumber));
211     this->pcState(pc);
212     if (CPA::available()) {
213         ThreadContext *tc = this->cpu->tcBase(this->threadNumber);
214         CPA::cpa()->swAutoBegin(tc, this->nextInstAddr());
215     }
216 
217     // Tell CPU to clear any state it needs to if a hwrei is taken.
218     this->cpu->hwrei(this->threadNumber);
219 #else
220 
221 #endif
222     // FIXME: XXX check for interrupts? XXX
223     return NoFault;
224 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_af8310f8618e710a06b0c2cbface6ac72}{
\index{BaseO3DynInst@{BaseO3DynInst}!initiateAcc@{initiateAcc}}
\index{initiateAcc@{initiateAcc}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{initiateAcc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} initiateAcc ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_af8310f8618e710a06b0c2cbface6ac72}
Initiates the access. Only valid for memory operations. 


\begin{DoxyCode}
159 {
160     // @todo: Pretty convoluted way to avoid squashing from happening
161     // when using the TC during an instruction's execution
162     // (specifically for instructions that have side-effects that use
163     // the TC).  Fix this.
164     bool no_squash_from_TC = this->thread->noSquashFromTC;
165     this->thread->noSquashFromTC = true;
166 
167     this->fault = this->staticInst->initiateAcc(this, this->traceData);
168 
169     this->thread->noSquashFromTC = no_squash_from_TC;
170 
171     return this->fault;
172 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a1b19937d8cca25bf52a51ae7de67ea94}{
\index{BaseO3DynInst@{BaseO3DynInst}!initVars@{initVars}}
\index{initVars@{initVars}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{initVars}]{\setlength{\rightskip}{0pt plus 5cm}void initVars ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, private\mbox{]}}}}
\label{classBaseO3DynInst_a1b19937d8cca25bf52a51ae7de67ea94}
Initializes variables. 

\hyperlink{classBaseDynInst_a1b19937d8cca25bf52a51ae7de67ea94}{BaseDynInst$<$ Impl $>$}を再定義しています。


\begin{DoxyCode}
108 {
109     // Make sure to have the renamed register entries set to the same
110     // as the normal register entries.  It will allow the IQ to work
111     // without any modifications.
112     for (int i = 0; i < this->staticInst->numDestRegs(); i++) {
113         this->_destRegIdx[i] = this->staticInst->destRegIdx(i);
114     }
115 
116     for (int i = 0; i < this->staticInst->numSrcRegs(); i++) {
117         this->_srcRegIdx[i] = this->staticInst->srcRegIdx(i);
118     }
119 
120     this->_readySrcRegIdx.reset();
121 
122     _numDestMiscRegs = 0;
123 
124 #if TRACING_ON
125     // Value -1 indicates that particular phase
126     // hasn't happened (yet).
127     fetchTick = -1;
128     decodeTick = -1;
129     renameTick = -1;
130     dispatchTick = -1;
131     issueTick = -1;
132     completeTick = -1;
133     commitTick = -1;
134     storeTick = -1;
135 #endif
136 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a59a68ea55d45f5f193a5f0396b79e036}{
\index{BaseO3DynInst@{BaseO3DynInst}!memAccess@{memAccess}}
\index{memAccess@{memAccess}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{memAccess}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} memAccess ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a59a68ea55d45f5f193a5f0396b79e036}
Does the memory access part of a memory instruction. Currently unused, though it may be useful in the future if we want to split memory operations into EA calculation and memory access parts. 


\begin{DoxyCode}
329     {
330         return this->staticInst->memAccInst()->execute(this, this->traceData);
331     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a25532f176443f0ec538a3b833c55f4a0}{
\index{BaseO3DynInst@{BaseO3DynInst}!readCCRegOperand@{readCCRegOperand}}
\index{readCCRegOperand@{readCCRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a25532f176443f0ec538a3b833c55f4a0}



\begin{DoxyCode}
269     {
270         return this->cpu->readCCReg(this->_srcRegIdx[idx]);
271     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a717c88c8c56d79c9ed554ba5992bd8c3}{
\index{BaseO3DynInst@{BaseO3DynInst}!readFloatRegOperand@{readFloatRegOperand}}
\index{readFloatRegOperand@{readFloatRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a717c88c8c56d79c9ed554ba5992bd8c3}



\begin{DoxyCode}
259     {
260         return this->cpu->readFloatReg(this->_srcRegIdx[idx]);
261     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a39d93624e4481f4a210f2c46ea6b15b0}{
\index{BaseO3DynInst@{BaseO3DynInst}!readFloatRegOperandBits@{readFloatRegOperandBits}}
\index{readFloatRegOperandBits@{readFloatRegOperandBits}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a39d93624e4481f4a210f2c46ea6b15b0}



\begin{DoxyCode}
264     {
265         return this->cpu->readFloatRegBits(this->_srcRegIdx[idx]);
266     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a9e7b0a4d5373c48902425c9456b19e7e}{
\index{BaseO3DynInst@{BaseO3DynInst}!readIntRegOperand@{readIntRegOperand}}
\index{readIntRegOperand@{readIntRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a9e7b0a4d5373c48902425c9456b19e7e}



\begin{DoxyCode}
254     {
255         return this->cpu->readIntReg(this->_srcRegIdx[idx]);
256     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a5a8c6c487e8da143d26188258b04f1cc}{
\index{BaseO3DynInst@{BaseO3DynInst}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a5a8c6c487e8da143d26188258b04f1cc}
Reads a misc. register, including any side-\/effects the read might have as defined by the architecture. 


\begin{DoxyCode}
140     {
141         return this->cpu->readMiscReg(misc_reg, this->threadNumber);
142     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a8819b43df521f472deabd5db35f896e7}{
\index{BaseO3DynInst@{BaseO3DynInst}!readMiscRegOperand@{readMiscRegOperand}}
\index{readMiscRegOperand@{readMiscRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::MiscReg readMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a8819b43df521f472deabd5db35f896e7}
Reads a misc. register, including any side-\/effects the read might have as defined by the architecture. 


\begin{DoxyCode}
172     {
173         return this->cpu->readMiscReg(
174                 si->srcRegIdx(idx) - TheISA::Misc_Reg_Base,
175                 this->threadNumber);
176     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a77cf978e7a92e33083fcc62cb7ead74d}{
\index{BaseO3DynInst@{BaseO3DynInst}!readRegOtherThread@{readRegOtherThread}}
\index{readRegOtherThread@{readRegOtherThread}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{readRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readRegOtherThread (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a77cf978e7a92e33083fcc62cb7ead74d}



\begin{DoxyCode}
303     {
304         panic("MIPS MT not defined for O3 CPU.\n");
305         return 0;
306     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{
\index{BaseO3DynInst@{BaseO3DynInst}!setCCRegOperand@{setCCRegOperand}}
\index{setCCRegOperand@{setCCRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_afeb2b876cf6b29215cf9d6d56ba8863b}
Records a CC register being set to a value. 

\hyperlink{classBaseDynInst_afeb2b876cf6b29215cf9d6d56ba8863b}{BaseDynInst$<$ Impl $>$}を再定義しています。


\begin{DoxyCode}
296     {
297         this->cpu->setCCReg(this->_destRegIdx[idx], val);
298         BaseDynInst<Impl>::setCCRegOperand(si, idx, val);
299     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_addc8b4b6511725bf8ff48bd09ef22892}{
\index{BaseO3DynInst@{BaseO3DynInst}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_addc8b4b6511725bf8ff48bd09ef22892}
Records an fp register being set to a value. 

\hyperlink{classBaseDynInst_addc8b4b6511725bf8ff48bd09ef22892}{BaseDynInst$<$ Impl $>$}を再定義しています。


\begin{DoxyCode}
283     {
284         this->cpu->setFloatReg(this->_destRegIdx[idx], val);
285         BaseDynInst<Impl>::setFloatRegOperand(si, idx, val);
286     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a80a516966713c873cf964af7538dbd37}{
\index{BaseO3DynInst@{BaseO3DynInst}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatRegBits} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a80a516966713c873cf964af7538dbd37}



\begin{DoxyCode}
290     {
291         this->cpu->setFloatRegBits(this->_destRegIdx[idx], val);
292         BaseDynInst<Impl>::setFloatRegOperandBits(si, idx, val);
293     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a654e99f2be7cd298378462ce9651bb44}{
\index{BaseO3DynInst@{BaseO3DynInst}!setIntRegOperand@{setIntRegOperand}}
\index{setIntRegOperand@{setIntRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a654e99f2be7cd298378462ce9651bb44}
\begin{Desc}
\item[\hyperlink{todo__todo000028}{TODO}]: Make results into arrays so they can handle multiple dest registers. \end{Desc}


\hyperlink{classBaseDynInst_a654e99f2be7cd298378462ce9651bb44}{BaseDynInst$<$ Impl $>$}を再定義しています。


\begin{DoxyCode}
277     {
278         this->cpu->setIntReg(this->_destRegIdx[idx], val);
279         BaseDynInst<Impl>::setIntRegOperand(si, idx, val);
280     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a1877dde4f3eb17a8b7d33ea40176c148}{
\index{BaseO3DynInst@{BaseO3DynInst}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a1877dde4f3eb17a8b7d33ea40176c148}
Sets a misc. register, including any side-\/effects the write might have as defined by the architecture. 

Writes to misc. registers are recorded and deferred until the commit stage, when \hyperlink{classBaseO3DynInst_a56cd11ccc7171772c548bcb4b959ef61}{updateMiscRegs()} is called. First, check if the misc reg has been written before and update its value to be committed instead of making a new entry. If not, make a new entry and record the write.


\begin{DoxyCode}
148     {
155         for (int idx = 0; idx < _numDestMiscRegs; idx++) {
156             if (_destMiscRegIdx[idx] == misc_reg) {
157                _destMiscRegVal[idx] = val;
158                return;
159             }
160         }
161 
162         assert(_numDestMiscRegs < TheISA::MaxMiscDestRegs);
163         _destMiscRegIdx[_numDestMiscRegs] = misc_reg;
164         _destMiscRegVal[_numDestMiscRegs] = val;
165         _numDestMiscRegs++;
166     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a6cfad8f780bab7feb893941cb0d46160}{
\index{BaseO3DynInst@{BaseO3DynInst}!setMiscRegOperand@{setMiscRegOperand}}
\index{setMiscRegOperand@{setMiscRegOperand}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  const {\bf MiscReg} \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a6cfad8f780bab7feb893941cb0d46160}
Sets a misc. register, including any side-\/effects the write might have as defined by the architecture. 


\begin{DoxyCode}
183     {
184         int misc_reg = si->destRegIdx(idx) - TheISA::Misc_Reg_Base;
185         setMiscReg(misc_reg, val);
186     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_af05ac53fdafd8a612ca89f90b0c12910}{
\index{BaseO3DynInst@{BaseO3DynInst}!setRegOtherThread@{setRegOtherThread}}
\index{setRegOtherThread@{setRegOtherThread}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{setRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}void setRegOtherThread (int {\em misc\_\-reg}, \/  const TheISA::MiscReg \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_af05ac53fdafd8a612ca89f90b0c12910}



\begin{DoxyCode}
309     {
310         panic("MIPS MT not defined for O3 CPU.\n");
311     }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a461205960be9d52e9beda48a77e9c600}{
\index{BaseO3DynInst@{BaseO3DynInst}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a461205960be9d52e9beda48a77e9c600}



\begin{DoxyCode}
236 {
237 #if THE_ISA != ALPHA_ISA
238     panic("simPalCheck called, but PAL only exists in Alpha!\n");
239 #endif
240     return this->cpu->simPalCheck(palFunc, this->threadNumber);
241 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a36e0b96120fcbbc2ee8699158f7be5c2}{
\index{BaseO3DynInst@{BaseO3DynInst}!syscall@{syscall}}
\index{syscall@{syscall}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (int64\_\-t {\em callnum})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a36e0b96120fcbbc2ee8699158f7be5c2}
Emulates a syscall. 


\begin{DoxyCode}
246 {
247     if (FullSystem)
248         panic("Syscall emulation isn't available in FS mode.\n");
249 
250     // HACK: check CPU's nextPC before and after syscall. If it
251     // changes, update this instruction's nextPC because the syscall
252     // must have changed the nextPC.
253     TheISA::PCState curPC = this->cpu->pcState(this->threadNumber);
254     this->cpu->syscall(callnum, this->threadNumber);
255     TheISA::PCState newPC = this->cpu->pcState(this->threadNumber);
256     if (!(curPC == newPC)) {
257         this->pcState(newPC);
258     }
259 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_ac74f75adb89c94e4387498067f5567ff}{
\index{BaseO3DynInst@{BaseO3DynInst}!trap@{trap}}
\index{trap@{trap}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{trap}]{\setlength{\rightskip}{0pt plus 5cm}void trap ({\bf Fault} {\em fault})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_ac74f75adb89c94e4387498067f5567ff}
Traps to handle specified fault. 


\begin{DoxyCode}
229 {
230     this->cpu->trap(fault, this->threadNumber, this->staticInst);
231 }
\end{DoxyCode}
\hypertarget{classBaseO3DynInst_a56cd11ccc7171772c548bcb4b959ef61}{
\index{BaseO3DynInst@{BaseO3DynInst}!updateMiscRegs@{updateMiscRegs}}
\index{updateMiscRegs@{updateMiscRegs}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{updateMiscRegs}]{\setlength{\rightskip}{0pt plus 5cm}void updateMiscRegs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseO3DynInst_a56cd11ccc7171772c548bcb4b959ef61}
Called at the commit stage to update the misc. registers. 


\begin{DoxyCode}
190     {
191         // @todo: Pretty convoluted way to avoid squashing from happening when
192         // using the TC during an instruction's execution (specifically for
193         // instructions that have side-effects that use the TC).  Fix this.
194         // See cpu/o3/dyn_inst_impl.hh.
195         bool no_squash_from_TC = this->thread->noSquashFromTC;
196         this->thread->noSquashFromTC = true;
197 
198         for (int i = 0; i < _numDestMiscRegs; i++)
199             this->cpu->setMiscReg(
200                 _destMiscRegIdx[i], _destMiscRegVal[i], this->threadNumber);
201 
202         this->thread->noSquashFromTC = no_squash_from_TC;
203     }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseO3DynInst_acb44bcca662946d56b308535bf3a53e8}{
\index{BaseO3DynInst@{BaseO3DynInst}!\_\-destMiscRegIdx@{\_\-destMiscRegIdx}}
\index{\_\-destMiscRegIdx@{\_\-destMiscRegIdx}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{\_\-destMiscRegIdx}]{\setlength{\rightskip}{0pt plus 5cm}short {\bf \_\-destMiscRegIdx}\mbox{[}TheISA::MaxMiscDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseO3DynInst_acb44bcca662946d56b308535bf3a53e8}
Indexes of the destination misc. registers. They are needed to defer the write accesses to the misc. registers until the commit stage, when the instruction is out of its speculative state. \hypertarget{classBaseO3DynInst_a337a2257f9bbbe5447a9d37b5f90745f}{
\index{BaseO3DynInst@{BaseO3DynInst}!\_\-destMiscRegVal@{\_\-destMiscRegVal}}
\index{\_\-destMiscRegVal@{\_\-destMiscRegVal}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{\_\-destMiscRegVal}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} {\bf \_\-destMiscRegVal}\mbox{[}TheISA::MaxMiscDestRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseO3DynInst_a337a2257f9bbbe5447a9d37b5f90745f}
Values to be written to the destination misc. registers. \hypertarget{classBaseO3DynInst_a38e35288fa007817d30cbd80ceb43400}{
\index{BaseO3DynInst@{BaseO3DynInst}!\_\-numDestMiscRegs@{\_\-numDestMiscRegs}}
\index{\_\-numDestMiscRegs@{\_\-numDestMiscRegs}!BaseO3DynInst@{BaseO3DynInst}}
\subsubsection[{\_\-numDestMiscRegs}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf \_\-numDestMiscRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseO3DynInst_a38e35288fa007817d30cbd80ceb43400}
Number of destination misc. registers. 

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/o3/\hyperlink{o3_2dyn__inst_8hh}{dyn\_\-inst.hh}\item 
cpu/o3/\hyperlink{o3_2dyn__inst__impl_8hh}{dyn\_\-inst\_\-impl.hh}\end{DoxyCompactItemize}
