INFO: [VRFC 10-163] Analyzing VHDL file "D:/XilinxProjekty/UklKomb1/UklKomb1.srcs/sim_1/new/UklKomb1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UklKomb1_tb'
