#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jan 30 00:58:23 2021
# Process ID: 12199
# Current directory: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1
# Command line: vivado -log ultra96v2_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ultra96v2_design_wrapper.tcl -notrace
# Log file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper.vdi
# Journal file: /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.105 ; gain = 0.000 ; free physical = 95633 ; free virtual = 150543
Command: link_design -top ultra96v2_design_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.dcp' for cell 'ultra96v2_design_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.dcp' for cell 'ultra96v2_design_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.dcp' for cell 'ultra96v2_design_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.dcp' for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_auto_pc_0/ultra96v2_design_auto_pc_0.dcp' for cell 'ultra96v2_design_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.746 ; gain = 0.000 ; free physical = 94964 ; free virtual = 149875
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. ultra96v2_design_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ultra96v2_design_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_zynq_ultra_ps_e_0_0/ultra96v2_design_zynq_ultra_ps_e_0_0.xdc] for cell 'ultra96v2_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_board.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0_board.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3221.723 ; gain = 310.422 ; free physical = 94204 ; free virtual = 149129
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_clk_wiz_0_0/ultra96v2_design_clk_wiz_0_0.xdc] for cell 'ultra96v2_design_i/clk_wiz_0/inst'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_0_0/ultra96v2_design_proc_sys_reset_0_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_1_0/ultra96v2_design_proc_sys_reset_1_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_2_0/ultra96v2_design_proc_sys_reset_2_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0_board.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_proc_sys_reset_3_0/ultra96v2_design_proc_sys_reset_3_0.xdc] for cell 'ultra96v2_design_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_clocks.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.srcs/sources_1/bd/ultra96v2_design/ip/ultra96v2_design_axi_intc_0_0/ultra96v2_design_axi_intc_0_0_clocks.xdc] for cell 'ultra96v2_design_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94203 ; free virtual = 149129
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:11 ; elapsed = 00:02:11 . Memory (MB): peak = 3357.789 ; gain = 1254.684 ; free physical = 94203 ; free virtual = 149129
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94188 ; free virtual = 149115

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 123dc1bd3

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3357.789 ; gain = 0.000 ; free physical = 94189 ; free virtual = 149115

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132cb2866

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 280 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16ae3f45d

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 11 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 500 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94036 ; free virtual = 148963
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ad4afff6

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |             280  |                                              0  |
|  Constant propagation         |               0  |              11  |                                              0  |
|  Sweep                        |               0  |             500  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
Ending Logic Optimization Task | Checksum: 94904b89

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 94904b89

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 94904b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
Ending Netlist Obfuscation Task | Checksum: 94904b89

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3426.426 ; gain = 0.000 ; free physical = 94035 ; free virtual = 148962
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3426.426 ; gain = 68.637 ; free physical = 94035 ; free virtual = 148962
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_design_wrapper_drc_opted.rpt -pb ultra96v2_design_wrapper_drc_opted.pb -rpx ultra96v2_design_wrapper_drc_opted.rpx
Command: report_drc -file ultra96v2_design_wrapper_drc_opted.rpt -pb ultra96v2_design_wrapper_drc_opted.pb -rpx ultra96v2_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.352 ; gain = 154.922 ; free physical = 94013 ; free virtual = 148942
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10625029

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.352 ; gain = 0.000 ; free physical = 94009 ; free virtual = 148938

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0189d9a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4206.973 ; gain = 617.621 ; free physical = 93522 ; free virtual = 148581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566
Phase 1 Placer Initialization | Checksum: 135596b41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 4246.016 ; gain = 656.664 ; free physical = 93507 ; free virtual = 148566

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1511bb2a4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93491 ; free virtual = 148550

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 15e43befa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93499 ; free virtual = 148558

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 15e43befa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93494 ; free virtual = 148553

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93493 ; free virtual = 148552

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93493 ; free virtual = 148552
Phase 2.1.1 Partition Driven Placement | Checksum: 1366536a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93496 ; free virtual = 148555
Phase 2.1 Floorplanning | Checksum: 11f3e4ba6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4262.023 ; gain = 672.672 ; free physical = 93496 ; free virtual = 148555

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93494 ; free virtual = 148553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1e367fbee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93494 ; free virtual = 148553
Phase 2.2 Global Placement Core | Checksum: 1c2f293a5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93490 ; free virtual = 148549
Phase 2 Global Placement | Checksum: 1c2f293a5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93490 ; free virtual = 148549

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2272a5735

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5d6439e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9bbe243

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93493 ; free virtual = 148552

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1519ef6a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93491 ; free virtual = 148551

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 22142b2f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1b9ebd5da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93483 ; free virtual = 148542
Phase 3.4 Small Shape DP | Checksum: 15d0e49bc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 14c80b559

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1ebcf8530

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547
Phase 3 Detail Placement | Checksum: 1ebcf8530

Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93488 ; free virtual = 148547

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 114833415

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.852 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: da60ce06

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93486 ; free virtual = 148545
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 169d99d04

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93486 ; free virtual = 148545
Phase 4.1.1.1 BUFG Insertion | Checksum: 114833415

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.852. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545
Phase 4.1 Post Commit Optimization | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93486 ; free virtual = 148545

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e5f5b77

Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93489 ; free virtual = 148548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93443 ; free virtual = 148512

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18e60e4f9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148512

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93443 ; free virtual = 148512
Phase 4.4 Final Placement Cleanup | Checksum: 18ee1de24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148512
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ee1de24

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148511
Ending Placer Task | Checksum: 1062e2451

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93443 ; free virtual = 148511
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 4270.027 ; gain = 680.676 ; free physical = 93489 ; free virtual = 148558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93482 ; free virtual = 148556
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ultra96v2_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93492 ; free virtual = 148554
INFO: [runtcl-4] Executing : report_utilization -file ultra96v2_design_wrapper_utilization_placed.rpt -pb ultra96v2_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultra96v2_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93506 ; free virtual = 148568
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93478 ; free virtual = 148544
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: be50616f ConstDB: 0 ShapeSum: 27dc3960 RouteDB: 20018982

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.70 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93388 ; free virtual = 148454
Phase 1 Build RT Design | Checksum: 148ec05e4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93385 ; free virtual = 148451
Post Restoration Checksum: NetGraph: 10bd5fa8 NumContArr: 27d7b43c Constraints: 9be180fb Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93387 ; free virtual = 148453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93346 ; free virtual = 148412

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d47694df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93346 ; free virtual = 148412

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b096d8c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93333 ; free virtual = 148400

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 12ca926f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93339 ; free virtual = 148405
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.880  | TNS=0.000  | WHS=-0.047 | THS=-0.093 |

Phase 2 Router Initialization | Checksum: 1bc53d57a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93337 ; free virtual = 148404

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 974
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 793
  Number of Partially Routed Nets     = 181
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 235b743c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93333 ; free virtual = 148399

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a652a13d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394
Phase 4 Rip-up And Reroute | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93328 ; free virtual = 148394

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396
Phase 5 Delay and Skew Optimization | Checksum: 1d898e640

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399
Phase 6 Post Hold Fix | Checksum: 1cc0b45e6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148399

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0912248 %
  Global Horizontal Routing Utilization  = 0.132322 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93332 ; free virtual = 148398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93331 ; free virtual = 148397

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93330 ; free virtual = 148396

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.640  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24acb4e36

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93331 ; free virtual = 148397
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93380 ; free virtual = 148446

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93380 ; free virtual = 148446
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4270.027 ; gain = 0.000 ; free physical = 93364 ; free virtual = 148436
INFO: [Common 17-1381] The checkpoint '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ultra96v2_design_wrapper_drc_routed.rpt -pb ultra96v2_design_wrapper_drc_routed.pb -rpx ultra96v2_design_wrapper_drc_routed.rpx
Command: report_drc -file ultra96v2_design_wrapper_drc_routed.rpt -pb ultra96v2_design_wrapper_drc_routed.pb -rpx ultra96v2_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4303.047 ; gain = 33.020 ; free physical = 93365 ; free virtual = 148434
INFO: [runtcl-4] Executing : report_methodology -file ultra96v2_design_wrapper_methodology_drc_routed.rpt -pb ultra96v2_design_wrapper_methodology_drc_routed.pb -rpx ultra96v2_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultra96v2_design_wrapper_methodology_drc_routed.rpt -pb ultra96v2_design_wrapper_methodology_drc_routed.pb -rpx ultra96v2_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/ultra96v2_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ultra96v2_design_wrapper_power_routed.rpt -pb ultra96v2_design_wrapper_power_summary_routed.pb -rpx ultra96v2_design_wrapper_power_routed.rpx
Command: report_power -file ultra96v2_design_wrapper_power_routed.rpt -pb ultra96v2_design_wrapper_power_summary_routed.pb -rpx ultra96v2_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4303.047 ; gain = 0.000 ; free physical = 93352 ; free virtual = 148421
INFO: [runtcl-4] Executing : report_route_status -file ultra96v2_design_wrapper_route_status.rpt -pb ultra96v2_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultra96v2_design_wrapper_timing_summary_routed.rpt -pb ultra96v2_design_wrapper_timing_summary_routed.pb -rpx ultra96v2_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultra96v2_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultra96v2_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultra96v2_design_wrapper_bus_skew_routed.rpt -pb ultra96v2_design_wrapper_bus_skew_routed.pb -rpx ultra96v2_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ultra96v2_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ultra96v2_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/chtsao/aha/FPGA_gen_v2/ultra96v2-vitis-pkg/vivado/ultra96v2-xsa/ultra96v2-xsa.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan 30 01:03:01 2021. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.1/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 4303.047 ; gain = 0.000 ; free physical = 93320 ; free virtual = 148399
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 01:03:01 2021...
