Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/lab3.6/top_tb_isim_beh.exe -prj C:/Users/152/Desktop/lab3.6/top_tb_beh.prj work.top_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/seven_segment_display.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/final_display.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/debouncing.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/counter.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/sim_top.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/lab3.6/top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module debouncing
Compiling module counter
Compiling module seven_segment_display
Compiling module final_display
Compiling module sim_top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/152/Desktop/lab3.6/top_tb_isim_beh.exe
Fuse Memory Usage: 27360 KB
Fuse CPU Usage: 545 ms
