INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.srcs/sources_1/new/DivideBy2N.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DivideBy2N
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_0/sim/ebaz4205_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_0/sim/ebaz4205_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_2/sim/ebaz4205_xlconstant_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_0/sim/ebaz4205_DivideBy2N_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_DivideBy2N_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy4_25MHz_0/sim/ebaz4205_DivideBy4_25MHz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_DivideBy4_25MHz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/sim/ebaz4205_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_1_0/sim/ebaz4205_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_2_0/sim/ebaz4205_xlconcat_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconcat_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_1_0/sim/ebaz4205_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_3/sim/ebaz4205_xlconstant_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_3_0/sim/ebaz4205_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_2/sim/ebaz4205_dds_axi_interface_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_dds_axi_interface_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_6/sim/ebaz4205_xlconstant_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_0/sim/ebaz4205_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_1_0/sim/ebaz4205_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_0/sim/ebaz4205_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/sim/ebaz4205_axis_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_1/sim/ebaz4205_xlconstant_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_0/sim/ebaz4205_dds_axi_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_dds_axi_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_sin_0/sim/ebaz4205_xlslice_sin_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_sin_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_3/sim/ebaz4205_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_4/sim/ebaz4205_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_sqrt32_0_0/sim/ebaz4205_sqrt32_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_sqrt32_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_interface_DEC_RATE_Q_0/sim/ebaz4205_axi_interface_DEC_RATE_Q_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axi_interface_DEC_RATE_Q_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_splitter_0_0/sim/ebaz4205_axis2c_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis2c_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_0/sim/ebaz4205_axis2c_combine_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis2c_combine_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_reset_lengthener_0_1/sim/ebaz4205_reset_lengthener_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_reset_lengthener_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy10_0/sim/ebaz4205_DivideBy10_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_DivideBy10_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_7/sim/ebaz4205_xlconstant_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_8/sim/ebaz4205_xlconstant_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_2/ebaz4205_clk_wiz_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_1/sim/ebaz4205_DivideBy2N_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_DivideBy2N_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_util_vector_logic_0_2/sim/ebaz4205_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_9/sim/ebaz4205_xlslice_0_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_1_3/sim/ebaz4205_xlslice_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_1_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_i2s_transmitter_16_0_0/sim/ebaz4205_i2s_transmitter_16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_i2s_transmitter_16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/9097/src/mmcme2_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmcme2_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tdata_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tuser_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tstrb_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tstrb_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tkeep_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tkeep_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tid_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tid_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tdest_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdest_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tlast_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlast_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/top_ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/sim/ebaz4205_axis_subset_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis_subset_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_3/sim/ebaz4205_xlconstant_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_3/sim/ebaz4205_xlconcat_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconcat_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/sim/ebaz4205_v_axi4s_vid_out_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_v_axi4s_vid_out_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xbar_0/sim/ebaz4205_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_5/sim/ebaz4205_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_1_1/sim/ebaz4205_xlslice_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_2_0/sim/ebaz4205_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_3/sim/ebaz4205_dds_axi_interface_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_dds_axi_interface_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_4/sim/ebaz4205_xlconstant_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_4/sim/ebaz4205_dds_axi_interface_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_dds_axi_interface_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_4/sim/ebaz4205_xlconcat_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconcat_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_splitter_0_2/sim/ebaz4205_axis2c_splitter_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis2c_splitter_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_1/sim/ebaz4205_axis2c_combine_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis2c_combine_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_AXI_Stream_Generator_0_0/sim/ebaz4205_AXI_Stream_Generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_AXI_Stream_Generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_reset_lengthener_0_0/sim/ebaz4205_reset_lengthener_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_reset_lengthener_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_util_vector_logic_0_1/sim/ebaz4205_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_6/sim/ebaz4205_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_7/sim/ebaz4205_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_5/sim/ebaz4205_dds_axi_interface_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_dds_axi_interface_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_mux_0_1/sim/ebaz4205_axis_mux_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_axis_mux_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_1_2/sim/ebaz4205_xlslice_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_8/sim/ebaz4205_xlslice_0_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlslice_0_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_5/sim/ebaz4205_xlconstant_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_xlconstant_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_1/ebaz4205_clk_wiz_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_clk_wiz_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_audio_formatter_0_0/sim/ebaz4205_audio_formatter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_audio_formatter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/sim/ebaz4205_s00_regslice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_s00_regslice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/sim/ebaz4205_s00_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_s00_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_pc_0/sim/ebaz4205_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_tier2_xbar_0_0/sim/ebaz4205_tier2_xbar_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_tier2_xbar_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_tier2_xbar_1_0/sim/ebaz4205_tier2_xbar_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_tier2_xbar_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_tier2_xbar_2_0/sim/ebaz4205_tier2_xbar_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_tier2_xbar_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_pc_1/sim/ebaz4205_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_pc_2/sim/ebaz4205_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_us_0/sim/ebaz4205_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.ip_user_files/bd/ebaz4205/sim/ebaz4205.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC_TestGen_imp_QGE54V
INFO: [VRFC 10-311] analyzing module AM_demodulator_imp_UCGGQS
INFO: [VRFC 10-311] analyzing module Audio_DMA_imp_1Q46PM9
INFO: [VRFC 10-311] analyzing module ComplexMult_imp_2GTPFV
INFO: [VRFC 10-311] analyzing module DDC_FT_imp_7O51XY
INFO: [VRFC 10-311] analyzing module DDC_imp_9GECP5
INFO: [VRFC 10-311] analyzing module FILTER_FT_imp_X0EVVG
INFO: [VRFC 10-311] analyzing module FILTER_imp_WBNR09
INFO: [VRFC 10-311] analyzing module HDMI_imp_1WM3X9Z
INFO: [VRFC 10-311] analyzing module I2S_imp_1GQSHGG
INFO: [VRFC 10-311] analyzing module LO_imp_1P3EDMO
INFO: [VRFC 10-311] analyzing module PS2_imp_8HCTJB
INFO: [VRFC 10-311] analyzing module PS_imp_1B1U9UK
INFO: [VRFC 10-311] analyzing module SSB_demodulator_imp_U8DUB1
INFO: [VRFC 10-311] analyzing module TestGen_imp_12Z2PFB
INFO: [VRFC 10-311] analyzing module ebaz4205
INFO: [VRFC 10-311] analyzing module ebaz4205_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module ebaz4205_axi_interconnect_0_2
INFO: [VRFC 10-311] analyzing module ebaz4205_axi_interconnect_0_3
INFO: [VRFC 10-311] analyzing module i00_couplers_imp_CH4AK8
INFO: [VRFC 10-311] analyzing module i01_couplers_imp_1IA8DQX
INFO: [VRFC 10-311] analyzing module i02_couplers_imp_BEV4ZF
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_R7YUXT
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1379KG0
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_SSY9B6
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_11WLSUB
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_TBT99J
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_11FAWG6
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_U2T50K
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_10EM1C5
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_WJKO4T
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_16R81JG
INFO: [VRFC 10-311] analyzing module m10_couplers_imp_1EHOAK9
INFO: [VRFC 10-311] analyzing module m11_couplers_imp_P5OMU0
INFO: [VRFC 10-311] analyzing module m12_couplers_imp_1CVSD16
INFO: [VRFC 10-311] analyzing module m13_couplers_imp_QHX0D7
INFO: [VRFC 10-311] analyzing module m14_couplers_imp_1GT1SHR
INFO: [VRFC 10-311] analyzing module m15_couplers_imp_MH7VRY
INFO: [VRFC 10-311] analyzing module m16_couplers_imp_1G13WN0
INFO: [VRFC 10-311] analyzing module m17_couplers_imp_NJFZ19
INFO: [VRFC 10-311] analyzing module m18_couplers_imp_194R52T
INFO: [VRFC 10-311] analyzing module m19_couplers_imp_LMW238
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_171PL5V
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_18CAH8W
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1HLA5RH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/guido/GitHub/EBAZ4205_SDR_spectrum/Vivado/Vivado.gen/sources_1/bd/ebaz4205/hdl/ebaz4205_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ebaz4205_wrapper
