// Seed: 1687891932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_10 = 0;
  input wire id_2;
  output wire id_1;
  logic id_9 = -1;
  wire  id_10;
  assign id_4 = id_6;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
