Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 30 11:43:12 2021
| Host         : DESKTOP-O25IKCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_QVGA_wrapper_timing_summary_routed.rpt -pb OV7670_QVGA_wrapper_timing_summary_routed.pb -rpx OV7670_QVGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_QVGA_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.100        0.000                      0                 3824        0.048        0.000                      0                 3824        3.000        0.000                       0                  1177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
OV7670_QVGA_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_OV7670_QVGA_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk_out2_OV7670_QVGA_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_OV7670_QVGA_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
clk_fpga_0                            {0.000 10.000}     20.000          50.000          
clk_fpga_1                            {0.000 5.000}      10.000          100.000         
clockOv7670In                         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
OV7670_QVGA_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_OV7670_QVGA_clk_wiz_0_0         12.756        0.000                      0                  167        0.136        0.000                      0                  167        9.500        0.000                       0                    97  
  clk_out2_OV7670_QVGA_clk_wiz_0_0         30.461        0.000                      0                  740        0.086        0.000                      0                  740       19.500        0.000                       0                   100  
  clkfbout_OV7670_QVGA_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                 13.044        0.000                      0                 1893        0.048        0.000                      0                 1893        9.020        0.000                       0                   878  
clk_fpga_1                                                                                                                                                                              7.845        0.000                       0                     1  
clockOv7670In                              11.100        0.000                      0                 1024        0.131        0.000                      0                 1024       19.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
  To Clock:  OV7670_QVGA_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clk_out1_OV7670_QVGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 3.308ns (47.781%)  route 3.615ns (52.219%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.413     5.565    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13/O
                         net (fo=2, routed)           0.840     6.556    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.354     6.910 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6/O
                         net (fo=1, routed)           0.777     7.688    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.348     8.036 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.585     8.621    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    21.561    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[0]/C
                         clock pessimism              0.104    21.665    
                         clock uncertainty           -0.084    21.581    
    SLICE_X39Y66         FDRE (Setup_fdre_C_CE)      -0.205    21.376    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.376    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.923ns  (logic 3.308ns (47.781%)  route 3.615ns (52.219%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.413     5.565    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13/O
                         net (fo=2, routed)           0.840     6.556    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.354     6.910 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6/O
                         net (fo=1, routed)           0.777     7.688    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.348     8.036 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.585     8.621    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    21.561    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/C
                         clock pessimism              0.104    21.665    
                         clock uncertainty           -0.084    21.581    
    SLICE_X39Y66         FDRE (Setup_fdre_C_CE)      -0.205    21.376    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.376    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.836ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 3.308ns (48.099%)  route 3.569ns (51.901%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 21.560 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.413     5.565    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13/O
                         net (fo=2, routed)           0.840     6.556    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.354     6.910 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6/O
                         net (fo=1, routed)           0.777     7.688    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.348     8.036 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.539     8.575    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X38Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.557    21.560    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X38Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[1]/C
                         clock pessimism              0.104    21.664    
                         clock uncertainty           -0.084    21.580    
    SLICE_X38Y67         FDRE (Setup_fdre_C_CE)      -0.169    21.411    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                 12.836    

Slack (MET) :             12.950ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.308ns (49.159%)  route 3.421ns (50.841%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[2]
                         net (fo=29, routed)          1.413     5.565    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[2]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.152     5.717 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13/O
                         net (fo=2, routed)           0.840     6.556    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_13_n_0
    SLICE_X38Y67         LUT5 (Prop_lut5_I0_O)        0.354     6.910 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6/O
                         net (fo=1, routed)           0.777     7.688    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_6_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I3_O)        0.348     8.036 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1/O
                         net (fo=4, routed)           0.391     8.427    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state[3]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    21.561    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X41Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[3]/C
                         clock pessimism              0.104    21.665    
                         clock uncertainty           -0.084    21.581    
    SLICE_X41Y67         FDRE (Setup_fdre_C_CE)      -0.205    21.376    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.376    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 12.950    

Slack (MET) :             13.264ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.826ns (43.078%)  route 3.734ns (56.922%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.817     5.968    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.092 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.452     6.544    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.668 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.673     7.341    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.124     7.465 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.792     8.258    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.559    21.562    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.104    21.666    
                         clock uncertainty           -0.084    21.582    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)       -0.061    21.521    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         21.521    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.264    

Slack (MET) :             13.299ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.826ns (44.578%)  route 3.513ns (55.422%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.151 f  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[0]
                         net (fo=28, routed)          1.773     5.925    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[0]
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.433     6.482    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.606 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.416     7.022    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.891     8.037    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.484    21.487    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X35Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/C
                         clock pessimism              0.138    21.625    
                         clock uncertainty           -0.084    21.541    
    SLICE_X35Y65         FDRE (Setup_fdre_C_CE)      -0.205    21.336    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 13.299    

Slack (MET) :             13.322ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 2.819ns (44.884%)  route 3.462ns (55.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.817     5.968    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.092 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.452     6.544    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.668 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.684     7.352    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.117     7.469 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1/O
                         net (fo=2, routed)           0.509     7.978    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[2]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.559    21.562    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.104    21.666    
                         clock uncertainty           -0.084    21.582    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)       -0.282    21.300    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         21.300    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 13.322    

Slack (MET) :             13.335ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 2.826ns (44.578%)  route 3.513ns (55.422%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 21.487 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.151 f  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[0]
                         net (fo=28, routed)          1.773     5.925    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[0]
    SLICE_X40Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.049 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.433     6.482    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_9_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     6.606 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.416     7.022    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_4_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.146 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.891     8.037    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X34Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.484    21.487    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X34Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.138    21.625    
                         clock uncertainty           -0.084    21.541    
    SLICE_X34Y65         FDRE (Setup_fdre_C_CE)      -0.169    21.372    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         21.372    
                         arrival time                          -8.037    
  -------------------------------------------------------------------
                         slack                                 13.335    

Slack (MET) :             13.399ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 2.826ns (44.178%)  route 3.571ns (55.822%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.151 r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          1.817     5.968    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y68         LUT2 (Prop_lut2_I1_O)        0.124     6.092 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10/O
                         net (fo=3, routed)           0.452     6.544    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_10_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I4_O)        0.124     6.668 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.684     7.353    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I3_O)        0.124     7.477 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[8]_i_1/O
                         net (fo=2, routed)           0.618     8.094    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext[8]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.559    21.562    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[8]/C
                         clock pessimism              0.104    21.666    
                         clock uncertainty           -0.084    21.582    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)       -0.089    21.493    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg[8]
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 13.399    

Slack (MET) :             13.406ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@20.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 3.056ns (46.646%)  route 3.496ns (53.354%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 21.558 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.694     1.697    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.151 f  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/DOADO[8]
                         net (fo=22, routed)          2.330     6.482    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/DOADO[8]
    SLICE_X37Y67         LUT4 (Prop_lut4_I3_O)        0.152     6.634 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_9/O
                         net (fo=1, routed)           0.811     7.445    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_9_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326     7.771 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_6/O
                         net (fo=1, routed)           0.354     8.125    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip0
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.124     8.249 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_1/O
                         net (fo=1, routed)           0.000     8.249    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    21.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    21.558    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X38Y68         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg/C
                         clock pessimism              0.104    21.662    
                         clock uncertainty           -0.084    21.578    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)        0.077    21.655    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/skip_reg
  -------------------------------------------------------------------
                         required time                         21.655    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 13.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.557     0.559    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X34Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.209     0.931    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_11
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.254     0.612    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.795    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583     0.585    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X39Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg[2]/Q
                         net (fo=22, routed)          0.111     0.837    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/state_reg_n_0_[2]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.048     0.885 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_i_1/O
                         net (fo=1, routed)           0.000     0.885    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.851     0.853    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X38Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_reg/C
                         clock pessimism             -0.255     0.598    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.133     0.731    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_started_reg
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.945%)  route 0.262ns (65.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.557     0.559    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X35Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.262     0.962    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_5
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.254     0.612    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.795    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582     0.584    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X43Y69         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/Q
                         net (fo=9, routed)           0.133     0.857    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/sel0[1]
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.045     0.902 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.902    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount[2]_i_1_n_0
    SLICE_X42Y69         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850     0.852    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X42Y69         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.120     0.717    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.771%)  route 0.303ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584     0.586    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.303     1.029    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_9
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.815    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.668%)  route 0.121ns (39.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582     0.584    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[3]/Q
                         net (fo=1, routed)           0.121     0.845    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg_n_0_[3]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.045     0.890 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.890    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data[4]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850     0.852    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y67         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[4]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.092     0.676    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.487%)  route 0.307ns (68.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584     0.586    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X37Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[2]/Q
                         net (fo=1, routed)           0.307     1.034    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_10
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.815    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584     0.586    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.308     1.035    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_12
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.815    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.288%)  route 0.310ns (68.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.583     0.585    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X36Y66         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.310     1.035    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_3
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.815    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out1_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.355%)  route 0.287ns (63.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.584     0.586    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/clk
    SLICE_X38Y65         FDRE                                         r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.287     1.037    OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2_n_6
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out1_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.864     0.866    OV7670_QVGA_i/ov7670_controller_0/inst/clk
    RAMB18_X2Y26         RAMB18E1                                     r  OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.815    OV7670_QVGA_i/ov7670_controller_0/inst/data_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y26     OV7670_QVGA_i/ov7670_controller_0/inst/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    OV7670_QVGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y71     OV7670_QVGA_i/debounce_0/inst/c_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y70     OV7670_QVGA_i/debounce_0/inst/o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X43Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y71     OV7670_QVGA_i/debounce_0/inst/c_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y70     OV7670_QVGA_i/debounce_0/inst/o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y71     OV7670_QVGA_i/debounce_0/inst/c_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y71     OV7670_QVGA_i/debounce_0/inst/c_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y70     OV7670_QVGA_i/debounce_0/inst/o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y70     OV7670_QVGA_i/debounce_0/inst/o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y68     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X43Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y69     OV7670_QVGA_i/ov7670_controller_0/inst/Inst_i3c2/bitcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clk_out2_OV7670_QVGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.461ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 0.456ns (5.230%)  route 8.263ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.524 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/Q
                         net (fo=45, routed)          8.263    10.393    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.521    41.524    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.514    
                         clock uncertainty           -0.095    41.419    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.853    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.853    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 30.461    

Slack (MET) :             30.675ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 0.456ns (5.363%)  route 8.047ns (94.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 41.524 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.672     1.675    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/Q
                         net (fo=47, routed)          8.047    10.178    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.521    41.524    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.514    
                         clock uncertainty           -0.095    41.419    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.853    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.853    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 30.675    

Slack (MET) :             30.804ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 0.456ns (5.441%)  route 7.925ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/Q
                         net (fo=45, routed)          7.925    10.055    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.526    41.529    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.519    
                         clock uncertainty           -0.095    41.424    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.858    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                 30.804    

Slack (MET) :             31.018ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.456ns (5.584%)  route 7.709ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 41.529 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.672     1.675    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/Q
                         net (fo=47, routed)          7.709     9.840    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.526    41.529    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.519    
                         clock uncertainty           -0.095    41.424    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.858    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.858    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 31.018    

Slack (MET) :             31.033ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 0.456ns (5.573%)  route 7.727ns (94.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 41.547 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y39         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/Q
                         net (fo=45, routed)          7.727     9.857    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.544    41.547    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    41.551    
                         clock uncertainty           -0.095    41.456    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.890    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 31.033    

Slack (MET) :             31.067ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 0.456ns (5.597%)  route 7.692ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 41.547 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.672     1.675    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[9]/Q
                         net (fo=45, routed)          7.692     9.823    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.544    41.547    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    41.551    
                         clock uncertainty           -0.095    41.456    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.890    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                 31.067    

Slack (MET) :             31.146ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 0.456ns (5.670%)  route 7.587ns (94.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/Q
                         net (fo=45, routed)          7.587     9.717    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.530    41.533    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.523    
                         clock uncertainty           -0.095    41.428    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.862    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                 31.146    

Slack (MET) :             31.228ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.456ns (5.708%)  route 7.532ns (94.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 41.547 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y39         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=45, routed)          7.532     9.662    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.544    41.547    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    41.551    
                         clock uncertainty           -0.095    41.456    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.890    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                 31.228    

Slack (MET) :             31.360ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 0.456ns (5.826%)  route 7.371ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.672     1.675    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.456     2.131 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/Q
                         net (fo=47, routed)          7.371     9.502    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.530    41.533    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.010    41.523    
                         clock uncertainty           -0.095    41.428    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.862    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 31.360    

Slack (MET) :             31.370ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@40.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.456ns (5.813%)  route 7.389ns (94.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 41.546 - 40.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.680     1.680    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.671     1.674    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y39         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[3]/Q
                         net (fo=45, routed)          7.389     9.519    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y1          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.490    41.490    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    38.313 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    39.912    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          1.543    41.546    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.004    41.550    
                         clock uncertainty           -0.095    41.455    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.889    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.889    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 31.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.462%)  route 0.183ns (56.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.561     0.563    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y39         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[2]/Q
                         net (fo=45, routed)          0.183     0.887    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y7          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.868     0.870    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.618    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.801    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.930%)  route 0.448ns (76.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/Q
                         net (fo=45, routed)          0.448     1.153    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.873     0.875    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.058    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.141ns (23.837%)  route 0.451ns (76.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/Q
                         net (fo=45, routed)          0.451     1.155    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.873     0.875    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.058    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.141ns (23.409%)  route 0.461ns (76.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/Q
                         net (fo=45, routed)          0.461     1.166    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.873     0.875    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.058    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.378%)  route 0.236ns (62.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[8]/Q
                         net (fo=45, routed)          0.236     0.941    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.872     0.874    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.622    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.805    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.153%)  route 0.239ns (62.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[5]/Q
                         net (fo=45, routed)          0.239     0.943    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.872     0.874    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.622    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.805    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.124%)  route 0.249ns (63.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[7]/Q
                         net (fo=45, routed)          0.249     0.954    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.872     0.874    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.622    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.805    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.572%)  route 0.255ns (64.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y40         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[6]/Q
                         net (fo=45, routed)          0.255     0.960    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.872     0.874    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.622    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.805    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.118%)  route 0.527ns (78.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.562     0.564    OV7670_QVGA_i/Address_Generator_0/inst/CLK25
    SLICE_X26Y41         FDRE                                         r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/Q
                         net (fo=47, routed)          0.527     1.231    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.873     0.875    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.058    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_OV7670_QVGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_OV7670_QVGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns - clk_out2_OV7670_QVGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.548     0.548    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.559     0.561    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X23Y40         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[3]/Q
                         net (fo=6, routed)           0.109     0.811    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[3]
    SLICE_X22Y40         LUT5 (Prop_lut5_I4_O)        0.048     0.859 r  OV7670_QVGA_i/VGA_0/inst/Hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.859    OV7670_QVGA_i/VGA_0/inst/plusOp[4]
    SLICE_X22Y40         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_OV7670_QVGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.814     0.814    OV7670_QVGA_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    OV7670_QVGA_i/clk_wiz_0/inst/clk_out2_OV7670_QVGA_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  OV7670_QVGA_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=98, routed)          0.827     0.829    OV7670_QVGA_i/VGA_0/inst/CLK25
    SLICE_X22Y40         FDRE                                         r  OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.105     0.679    OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15     OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y35     OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y35     OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y35     OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X24Y35     OV7670_QVGA_i/VGA_0/inst/Hcnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y35     OV7670_QVGA_i/VGA_0/inst/Hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y33     OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33     OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33     OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y33     OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y33     OV7670_QVGA_i/VGA_0/inst/Vcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y39     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y11     OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y42     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y42     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y42     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y42     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y43     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y43     OV7670_QVGA_i/Address_Generator_0/inst/val_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OV7670_QVGA_clk_wiz_0_0
  To Clock:  clkfbout_OV7670_QVGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OV7670_QVGA_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    OV7670_QVGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  OV7670_QVGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.044ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 2.393ns (35.626%)  route 4.324ns (64.374%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 23.402 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.923    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.145 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           1.056    10.201    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.327    10.528 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.528    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.552    23.402    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.397    23.799    
                         clock uncertainty           -0.302    23.497    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.075    23.572    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 13.044    

Slack (MET) :             13.209ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 2.395ns (36.553%)  route 4.157ns (63.447%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 23.402 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.143 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.889    10.032    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.331    10.363 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.363    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.552    23.402    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.397    23.799    
                         clock uncertainty           -0.302    23.497    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.075    23.572    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                 13.209    

Slack (MET) :             13.248ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.378ns (36.514%)  route 4.134ns (63.486%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.402ns = ( 23.402 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.122 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.866     9.988    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.335    10.323 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.323    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.552    23.402    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y40          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.397    23.799    
                         clock uncertainty           -0.302    23.497    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.075    23.572    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                 13.248    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 2.510ns (38.973%)  route 3.930ns (61.027%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.923    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.257 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.662     9.919    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.332    10.251 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.251    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.118    23.572    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                 13.321    

Slack (MET) :             13.531ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 2.297ns (36.869%)  route 3.933ns (63.131%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.048 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.665     9.713    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.328    10.041 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.041    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.118    23.572    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         23.572    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                 13.531    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 2.463ns (39.978%)  route 3.698ns (60.022%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.923    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.236 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.430     9.666    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.306     9.972 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.972    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.081    23.535    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         23.535    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.607ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.251ns (36.809%)  route 3.864ns (63.191%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 23.359 - 20.000 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.679     3.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y43         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.456     4.267 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.656     4.923    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_0[0]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.047 f  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=2, routed)           0.686     5.733    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_0
    SLICE_X11Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.857 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.008     6.865    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.148     7.013 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.918     7.931    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.328     8.259 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.259    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X7Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.809 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.809    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.031 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.596     9.627    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.299     9.926 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.926    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.509    23.359    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y43          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.397    23.756    
                         clock uncertainty           -0.302    23.454    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.079    23.533    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                 13.607    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.154ns (22.037%)  route 4.083ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.731     3.863    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y45          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     4.381 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.403     5.784    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X5Y35          LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          1.153     7.089    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.332     7.421 f  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.850     8.271    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.152     8.423 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.676     9.099    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.505    23.355    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.726    22.724    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.154ns (22.037%)  route 4.083ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.731     3.863    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y45          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     4.381 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.403     5.784    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X5Y35          LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          1.153     7.089    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.332     7.421 f  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.850     8.271    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.152     8.423 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.676     9.099    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.505    23.355    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.726    22.724    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 13.624    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 1.154ns (22.037%)  route 4.083ns (77.963%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.355ns = ( 23.355 - 20.000 ) 
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.731     3.863    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X4Y45          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     4.381 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.403     5.784    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X5Y35          LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=30, routed)          1.153     7.089    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.332     7.421 f  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4/O
                         net (fo=6, routed)           0.850     8.271    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.152     8.423 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[8]_i_1/O
                         net (fo=5, routed)           0.676     9.099    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.505    23.355    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y36         FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.397    23.752    
                         clock uncertainty           -0.302    23.450    
    SLICE_X10Y36         FDRE (Setup_fdre_C_R)       -0.726    22.724    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         22.724    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 13.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/Rc_fifo_wr_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.393%)  route 0.257ns (64.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.559     1.478    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X14Y53         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/Q
                         net (fo=4, routed)           0.257     1.877    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/Rc_fifo_wr
    SLICE_X13Y48         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/Rc_fifo_wr_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.837     1.875    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/Rc_fifo_wr_d_reg/C
                         clock pessimism             -0.118     1.757    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.072     1.829    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/Rc_fifo_wr_d_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.150%)  route 0.239ns (62.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.560     1.479    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[1]/Q
                         net (fo=2, routed)           0.239     1.859    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG_n_7
    SLICE_X17Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.834     1.872    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]/C
                         clock pessimism             -0.118     1.754    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.047     1.801    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.228ns (49.318%)  route 0.234ns (50.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.586     1.505    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.234     1.868    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.100     1.968 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.968    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X0Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.849     1.887    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.900    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.388%)  route 0.281ns (66.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.563     1.482    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]/Q
                         net (fo=5, routed)           0.281     1.905    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sr_i[0]
    SLICE_X23Y51         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.826     1.864    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg/C
                         clock pessimism             -0.123     1.741    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.070     1.811    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtre_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.392%)  route 0.224ns (63.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.588     1.507    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.224     1.859    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X1Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.849     1.887    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)        -0.006     1.763    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.230ns (46.802%)  route 0.261ns (53.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.586     1.505    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.261     1.895    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[61]
    SLICE_X0Y50          LUT3 (Prop_lut3_I2_O)        0.102     1.997 r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.997    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[61]
    SLICE_X0Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.849     1.887    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.131     1.900    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/ro_prev_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.231%)  route 0.265ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.569     1.488    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.265     1.917    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X19Y51         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/ro_prev_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.829     1.867    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X19Y51         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/ro_prev_d1_reg/C
                         clock pessimism             -0.118     1.749    
    SLICE_X19Y51         FDRE (Hold_fdre_C_D)         0.070     1.819    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/ro_prev_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.568     1.487    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y46          FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.741    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y45          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.836     1.874    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.351     1.522    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.639    OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.546%)  route 0.273ns (59.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.566     1.485    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/Q
                         net (fo=4, routed)           0.273     1.899    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/firstDynStartSeen
    SLICE_X15Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cr_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]_1[2]
    SLICE_X15Y50         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.829     1.867    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.841    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.183ns (37.664%)  route 0.303ns (62.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.559     1.478    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/EarlyAckHdr_reg/Q
                         net (fo=3, routed)           0.303     1.922    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckHdr
    SLICE_X14Y49         LUT4 (Prop_lut4_I2_O)        0.042     1.964 r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_1/O
                         net (fo=1, routed)           0.000     1.964    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    OV7670_QVGA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.834     1.872    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
                         clock pessimism             -0.118     1.754    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.107     1.861    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y37     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X3Y41     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y39     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y35     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y35     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y39     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y39     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[36]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y38     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y38     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y49    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     OV7670_QVGA_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     OV7670_QVGA_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y50    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y50    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y48    OV7670_QVGA_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OV7670_QVGA_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  OV7670_QVGA_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clockOv7670In
  To Clock:  clockOv7670In

Setup :            0  Failing Endpoints,  Worst Slack       11.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        8.165ns  (logic 0.459ns (5.622%)  route 7.706ns (94.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649    25.773    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X25Y24         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.459    26.232 r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/Q
                         net (fo=45, routed)          7.706    33.938    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.515    45.198    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.639    
                         clock uncertainty           -0.035    45.604    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    45.038    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.038    
                         arrival time                         -33.938    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.444ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.827ns  (logic 0.459ns (5.865%)  route 7.368ns (94.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 45.204 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649    25.773    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X25Y24         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.459    26.232 r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/Q
                         net (fo=45, routed)          7.368    33.600    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.521    45.204    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.645    
                         clock uncertainty           -0.035    45.610    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    45.044    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.044    
                         arrival time                         -33.600    
  -------------------------------------------------------------------
                         slack                                 11.444    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.489ns  (logic 0.459ns (6.129%)  route 7.030ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns = ( 45.210 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649    25.773    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X25Y24         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.459    26.232 r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/Q
                         net (fo=45, routed)          7.030    33.262    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.527    45.210    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.651    
                         clock uncertainty           -0.035    45.616    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    45.050    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.050    
                         arrival time                         -33.262    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.071ns  (logic 0.524ns (7.410%)  route 6.547ns (92.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.226ns = ( 45.226 - 40.000 ) 
    Source Clock Delay      (SCD):    5.781ns = ( 25.781 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.657    25.781    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X32Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.524    26.305 r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[10]/Q
                         net (fo=32, routed)          6.547    32.852    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.543    45.226    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.455    45.681    
                         clock uncertainty           -0.035    45.645    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    44.908    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.908    
                         arrival time                         -32.852    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.129ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.151ns  (logic 0.459ns (6.419%)  route 6.692ns (93.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 45.213 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649    25.773    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X25Y24         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.459    26.232 r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[7]/Q
                         net (fo=45, routed)          6.692    32.924    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y11         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.530    45.213    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.654    
                         clock uncertainty           -0.035    45.619    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    45.053    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.053    
                         arrival time                         -32.924    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.156ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.109ns  (logic 0.459ns (6.457%)  route 6.650ns (93.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.773ns = ( 25.773 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.649    25.773    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X25Y25         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.459    26.232 r  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[9]/Q
                         net (fo=45, routed)          6.650    32.882    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.515    45.198    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.639    
                         clock uncertainty           -0.035    45.604    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    45.038    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.038    
                         arrival time                         -32.882    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.243ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.276ns  (logic 0.648ns (8.905%)  route 6.628ns (91.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 45.218 - 40.000 ) 
    Source Clock Delay      (SCD):    5.776ns = ( 25.776 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.652    25.776    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.524    26.300 r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/Q
                         net (fo=62, routed)          6.187    32.487    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.124    32.611 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=1, routed)           0.441    33.052    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.535    45.218    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.556    45.773    
                         clock uncertainty           -0.035    45.738    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    45.295    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.295    
                         arrival time                         -33.052    
  -------------------------------------------------------------------
                         slack                                 12.243    

Slack (MET) :             12.375ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.050ns  (logic 0.648ns (9.192%)  route 6.402ns (90.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.224ns = ( 45.224 - 40.000 ) 
    Source Clock Delay      (SCD):    5.776ns = ( 25.776 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.652    25.776    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.524    26.300 r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/Q
                         net (fo=62, routed)          6.059    32.359    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X6Y7           LUT6 (Prop_lut6_I5_O)        0.124    32.483 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           0.343    32.826    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y1          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.541    45.224    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.455    45.679    
                         clock uncertainty           -0.035    45.643    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    45.200    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.200    
                         arrival time                         -32.826    
  -------------------------------------------------------------------
                         slack                                 12.375    

Slack (MET) :             12.401ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        6.984ns  (logic 0.648ns (9.279%)  route 6.336ns (90.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.198ns = ( 45.198 - 40.000 ) 
    Source Clock Delay      (SCD):    5.776ns = ( 25.776 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.652    25.776    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.524    26.300 r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/Q
                         net (fo=62, routed)          5.452    31.752    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    31.876 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__17/O
                         net (fo=1, routed)           0.884    32.759    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.515    45.198    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    45.639    
                         clock uncertainty           -0.035    45.604    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    45.161    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.161    
                         arrival time                         -32.759    
  -------------------------------------------------------------------
                         slack                                 12.401    

Slack (MET) :             12.447ns  (required time - arrival time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clockOv7670In rise@40.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        7.074ns  (logic 0.648ns (9.160%)  route 6.426ns (90.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.220ns = ( 45.220 - 40.000 ) 
    Source Clock Delay      (SCD):    5.776ns = ( 25.776 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.520    21.520 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.503    24.023    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    24.124 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.652    25.776    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.524    26.300 r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/Q
                         net (fo=62, routed)          5.985    32.285    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.124    32.409 r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__20/O
                         net (fo=1, routed)           0.441    32.850    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In rise edge)
                                                     40.000    40.000 r  
    M10                                               0.000    40.000 r  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    40.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         1.449    41.449 r  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           2.143    43.592    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.683 r  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.537    45.220    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.556    45.775    
                         clock uncertainty           -0.035    45.740    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    45.297    OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         45.297    
                         arrival time                         -32.850    
  -------------------------------------------------------------------
                         slack                                 12.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.544%)  route 0.067ns (31.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 22.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.889ns = ( 21.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.550    21.889    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X23Y27         FDSE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDSE (Prop_fdse_C_Q)         0.146    22.035 r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/Q
                         net (fo=2, routed)           0.067    22.102    OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg_n_0_[0]
    SLICE_X23Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.815    22.509    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X23Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.620    21.889    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.082    21.971    OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.971    
                         arrival time                          22.102    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.970%)  route 0.115ns (44.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 22.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 21.923 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584    21.923    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y17         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.146    22.069 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[3]/Q
                         net (fo=1, routed)           0.115    22.184    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[3]
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850    22.544    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.936    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.077    22.013    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.013    
                         arrival time                          22.184    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.190%)  route 0.114ns (43.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 22.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 21.923 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584    21.923    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y17         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.146    22.069 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[2]/Q
                         net (fo=1, routed)           0.114    22.183    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[2]
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850    22.544    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.936    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.073    22.009    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.009    
                         arrival time                          22.183    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.475%)  route 0.122ns (45.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 22.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 21.925 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586    21.925    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y13         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.146    22.071 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[7]/Q
                         net (fo=1, routed)           0.122    22.193    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[7]
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853    22.547    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.939    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.079    22.018    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.018    
                         arrival time                          22.193    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.264ns  (logic 0.146ns (55.288%)  route 0.118ns (44.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 22.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 21.925 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586    21.925    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y13         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.146    22.071 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[5]/Q
                         net (fo=1, routed)           0.118    22.189    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[5]
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853    22.547    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.939    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.073    22.012    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[5]
  -------------------------------------------------------------------
                         required time                        -22.012    
                         arrival time                          22.189    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.592%)  route 0.121ns (45.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 22.544 - 20.000 ) 
    Source Clock Delay      (SCD):    1.923ns = ( 21.923 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584    21.923    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y17         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.146    22.069 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[1]/Q
                         net (fo=1, routed)           0.121    22.190    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[1]
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850    22.544    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y18         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.936    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.077    22.013    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.013    
                         arrival time                          22.190    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.091%)  route 0.119ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 22.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 21.925 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586    21.925    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.146    22.071 r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/Q
                         net (fo=1, routed)           0.119    22.190    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[14]
    SLICE_X37Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853    22.547    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X37Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.609    21.938    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.073    22.011    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[14]
  -------------------------------------------------------------------
                         required time                        -22.011    
                         arrival time                          22.190    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/href_last_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.335ns  (logic 0.212ns (63.270%)  route 0.123ns (36.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 22.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.887ns = ( 21.887 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.548    21.887    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y26         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/href_last_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.167    22.054 r  OV7670_QVGA_i/ov7670_capture_0/inst/href_last_reg[2]/Q
                         net (fo=2, routed)           0.123    22.177    OV7670_QVGA_i/ov7670_capture_0/inst/p_1_in
    SLICE_X24Y27         LUT4 (Prop_lut4_I2_O)        0.045    22.222 r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_i_1/O
                         net (fo=1, routed)           0.000    22.222    OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.815    22.509    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X24Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.607    21.902    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.124    22.026    OV7670_QVGA_i/ov7670_capture_0/inst/we_reg_reg
  -------------------------------------------------------------------
                         required time                        -22.026    
                         arrival time                          22.222    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/D
                            (falling edge-triggered cell FDSE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.301ns  (logic 0.232ns (77.192%)  route 0.069ns (22.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 22.509 - 20.000 ) 
    Source Clock Delay      (SCD):    1.889ns = ( 21.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.550    21.889    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X23Y27         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.133    22.022 f  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/Q
                         net (fo=2, routed)           0.069    22.091    OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg_n_0_[1]
    SLICE_X23Y27         LUT3 (Prop_lut3_I0_O)        0.099    22.190 r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line[0]_i_1/O
                         net (fo=1, routed)           0.000    22.190    OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line[0]_i_1_n_0
    SLICE_X23Y27         FDSE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.815    22.509    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X23Y27         FDSE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.620    21.889    
    SLICE_X23Y27         FDSE (Hold_fdse_C_D)         0.098    21.987    OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]
  -------------------------------------------------------------------
                         required time                        -21.987    
                         arrival time                          22.190    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clockOv7670In  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clockOv7670In
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clockOv7670In fall@20.000ns - clockOv7670In fall@20.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.096%)  route 0.171ns (53.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 22.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 21.925 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.288    20.288 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.026    21.313    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    21.339 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586    21.925    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y13         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.146    22.071 r  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[6]/Q
                         net (fo=1, routed)           0.171    22.242    OV7670_QVGA_i/ov7670_capture_0/inst/p_0_in[6]
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clockOv7670In fall edge)
                                                     20.000    20.000 f  
    M10                                               0.000    20.000 f  ARDUINO_IO10 (IN)
                         net (fo=0)                   0.000    20.000    ARDUINO_IO10
    M10                  IBUF (Prop_ibuf_I_O)         0.476    20.476 f  ARDUINO_IO10_IBUF_inst/O
                         net (fo=1, routed)           1.189    21.665    ARDUINO_IO10_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.694 f  ARDUINO_IO10_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853    22.547    OV7670_QVGA_i/ov7670_capture_0/inst/pclk
    SLICE_X36Y15         FDRE                                         r  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.608    21.939    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.077    22.016    OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[6]
  -------------------------------------------------------------------
                         required time                        -22.016    
                         arrival time                          22.242    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockOv7670In
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ARDUINO_IO10 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11  OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1   OV7670_QVGA_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y12  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y13  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y13  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y13  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y13  OV7670_QVGA_i/ov7670_capture_0/inst/latched_d_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y32  OV7670_QVGA_i/ov7670_capture_0/inst/d_latch_reg[8]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y27  OV7670_QVGA_i/ov7670_capture_0/inst/FSM_onehot_line_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y23  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y25  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y25  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y26  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X25Y26  OV7670_QVGA_i/ov7670_capture_0/inst/address_reg[13]/C



