*$
* TPS62442-Q1
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: TPS62442-Q1
* Date: 09MAR2022
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4-2019-S024
* EVM Order Number: TPS62442EVM-122
* EVM Users Guide: SLVUC33 – NOVEMBER 2021
* Datasheet: SLUSDN9 – NOVEMBER 2021 
* Topologies Supported: Buck
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*   1. PGOOD functionality
*   2. MODE Pin functionality for FPWM
*   3. Sync functionality works only for 50% duty cycle
*   4. Different COMP Settings functionality
*   5. Min On Time
*   6. UVLO functionality
*   7. Frequency selection functionality
*
* B. Features have not been modelled
*	1. Operating Quiescent Current
*   2. Shutdown Current 
*   3. Temperature dependent characteristics
*   4. Spread Spectrum clocking functionality is not modeled.
*   5. Current through Pins EN,MODE_SYNC,COMP_FSET,FB are not modelled.
*
* C. Application Notes
*	1. The parameter STEADY_STATE has been used to reach the steady state faster. 
*      Keep STEADY_STATE = 0 to observe startup behaviour. 
*      Keep STEADY_STATE = 1 and appropriate IC on Inductor and capacitor to observe for faster Steady state. 
*
*****************************************************************************
.SUBCKT TPS62442-Q1_TRANS COMP_FSET EN1 EN2 FB1 FB2 GND_0 GND_1 MODE_SYNC
+  PG1 PG2 SW1 SW2 VIN1 VIN2 PARAMS: STEADY_STATE=0
R_R2         N16779186 GND_0  159.23  
R_R5         N16779312 N16779315  277 TC=0,0 
X_U847         EN_OK2 VIN_OK2 N16769687 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_V54         N16778723 0 0.5
D_D62         GND_0 N16779186 D_D111 
C_C149         N16779315 0  1.443n IC=0 TC=0,0 
C_C79         N16778518 0  0.97n IC=0 
E_ABM25         COMP_SET3 0 VALUE { {IF(V(COMP_FSET) > 44u ,1,0)}    }
X_U158         N16778547 DISCHARGE one_shot PARAMS:  T=20  
X_U629         N16779315 SDWN N16779407 N16779466 srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U661         N16769687 N16769673 N16769681 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_ABM6         SYNC_INT 0 VALUE { If(V(SYNC_INT) <0.5, If(V(N16779186)>1.1, 1,
+  0), If(V(N16779186)>0.3, 1, 0))    }
C_C1491         CLK_INT_DISABLE 0  1.443n IC=0 TC=0,0 
V_V53         N16778591 0 1
D_D12         N16778494 N16778425 D_D111 
X_U850         N16791391 CLK_SYNC_BOTTOM one_shot PARAMS:  T=20  
G_ABMII4         0 COMP_FSET VALUE { {IF(V(N16769681) > 0.5,1n,0)}    }
X_U143         N16779275 CLK_SYNC_TOP one_shot PARAMS:  T=20  
R_R51         N16779407 CLK_INT_DISABLE  50k TC=0,0 
E_ABM19         COMP_SET1 0 VALUE { IF(V(COMP_FSET)< 11u,1,0)    }
E_ABM20         CLK_CURRENT 0 VALUE { IF(V(TREK_CLK_BOTTOM) >0.5,( V(N16778439)
+  - V(0))/30,  
+  (V(N16778439) - V(0)))   }
X_U845         N16778518 N16778723 N16778707 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_ABMII6         N16778425 N16778494 VALUE { V(CLK_CURRENT)*1000    }
D_D11         0 N16778494 D_D111 
X_tps62441-q1_trans2_S12    COMP_SET3 0 tps62441-q1_trans2_N16770620
+  tps62441-q1_trans2_VCC_RC TPS62441_TRANS2_tps62441-q1_trans2_S12 
X_tps62441-q1_trans2_U99_U842         TREK_CLK_BOTTOM CLK_SYNC_BOTTOM
+  CLK_SYNC_EN_2 tps62441-q1_trans2_U99_N16873044 MUX2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U99_U133         tps62441-q1_trans2_U99_N16845600
+  tps62441-q1_trans2_U99_N16847333 tps62441-q1_trans2_U99_N16860032
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_tps62441-q1_trans2_U99_D15         tps62441-q1_trans2_U99_N16845600
+  tps62441-q1_trans2_U99_N16845376 D_D111 
E_tps62441-q1_trans2_U99_ABM14         tps62441-q1_trans2_SYNC_SDWNB 0 VALUE {
+  IF(V(tps62441-q1_trans2_VREF)>0.59*1,1,0)    }
X_tps62441-q1_trans2_U99_U161         tps62441-q1_trans2_U99_N16849713
+  tps62441-q1_trans2_U99_N16846056 one_shot PARAMS:  T=20  
X_tps62441-q1_trans2_U99_U840         tps62441-q1_trans2_CLK_O
+  tps62441-q1_trans2_U99_N16860035 tps62441-q1_trans2_CLK
+  tps62441-q1_trans2_U99_N16849713 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_tps62441-q1_trans2_U99_V51         tps62441-q1_trans2_U99_N16847333 0 0.45
E_tps62441-q1_trans2_U99_ABM21         tps62441-q1_trans2_U99_N16844733 0 VALUE
+  { IF(V(tps62441-q1_trans2_U99_N16843306)>0.5,V(CLK_CURRENT)*1000,0)    }
V_tps62441-q1_trans2_U99_V46         tps62441-q1_trans2_U99_N16845376 0 5
X_tps62441-q1_trans2_U99_S27    tps62441-q1_trans2_U99_N16846056 0
+  tps62441-q1_trans2_U99_N16845600 0 Oscillator_tps62441-q1_trans2_U99_S27 
X_tps62441-q1_trans2_U99_U827         CLK_INT_DISABLE
+  tps62441-q1_trans2_SYNC_SDWNB CLK_SYNC_EN_2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_tps62441-q1_trans2_U99_G1         tps62441-q1_trans2_U99_N16845376
+  tps62441-q1_trans2_U99_N16845600 tps62441-q1_trans2_U99_N16844733 0 1
C_tps62441-q1_trans2_U99_C80         tps62441-q1_trans2_U99_N16845600 0  0.97n
+  IC=0 
X_tps62441-q1_trans2_U99_U630         tps62441-q1_trans2_CLK_O
+  tps62441-q1_trans2_U99_N16846056 tps62441-q1_trans2_U99_N16843306 N16843470
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U99_U843         tps62441-q1_trans2_U99_N16873044
+  tps62441-q1_trans2_U99_N16873098 tps62441-q1_trans2_CLK_O AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U99_U162         tps62441-q1_trans2_CLK
+  tps62441-q1_trans2_U99_N16851592 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=30n
X_tps62441-q1_trans2_U99_U147         tps62441-q1_trans2_U99_N16851592
+  tps62441-q1_trans2_CLK tps62441-q1_trans2_CLK_DEL AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U99_U844         SDWN2 tps62441-q1_trans2_U99_N16873098
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U99_U841         tps62441-q1_trans2_U99_N16860032
+  tps62441-q1_trans2_U99_N16860035 one_shot PARAMS:  T=5  
D_tps62441-q1_trans2_U99_D14         0 tps62441-q1_trans2_U99_N16845600 D_D111 
R_tps62441-q1_trans2_R1         0 tps62441-q1_trans2_VIN_REF  1.443 TC=0,0 
X_tps62441-q1_trans2_S6    COMP_SET1 0 tps62441-q1_trans2_COMP
+  tps62441-q1_trans2_N16770606 TPS62441_TRANS2_tps62441-q1_trans2_S6 
E_tps62441-q1_trans2_ABM26         tps62441-q1_trans2_VREF 0 VALUE {
+  V(tps62441-q1_trans2_N16743462)  
+ +V(tps62441-q1_trans2_VIN_REF)    }
E_tps62441-q1_trans2_ERROR_AMP2_ABM11        
+  tps62441-q1_trans2_ERROR_AMP2_SSDONE 0 VALUE {
+  IF(V(tps62441-q1_trans2_VREF)<0.6,0,1)    }
X_tps62441-q1_trans2_ERROR_AMP2_U664        
+  tps62441-q1_trans2_ERROR_AMP2_SKIP_COMP tps62441-q1_trans2_PFM INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_ERROR_AMP2_R51         SDWN2
+  tps62441-q1_trans2_ERROR_AMP2_N16778393  50k TC=0,0 
X_tps62441-q1_trans2_ERROR_AMP2_U665         MODE_SYNC
+  tps62441-q1_trans2_ERROR_AMP2_SSDONE tps62441-q1_trans2_ERROR_AMP2_N16784742
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_ERROR_AMP2_R2         tps62441-q1_trans2_ERROR_AMP2_VEA 0 
+  200e6  
E_tps62441-q1_trans2_ERROR_AMP2_ABM1         tps62441-q1_trans2_I_FOLDABACK 0
+  VALUE { MAX ( V(tps62441-q1_trans2_ERROR_AMP2_N16778325) , 0 )    }
X_tps62441-q1_trans2_ERROR_AMP2_U5         MODE_SYNC
+  tps62441-q1_trans2_ERROR_AMP2_SSDONE tps62441-q1_trans2_ERROR_AMP2_N16778526
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_ERROR_AMP2_S4    tps62441-q1_trans2_ERROR_AMP2_SKIP_COMP 0
+  tps62441-q1_trans2_COMP tps62441-q1_trans2_VCC_RC
+  ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S4 
X_tps62441-q1_trans2_ERROR_AMP2_S3    tps62441-q1_trans2_PFM 0
+  tps62441-q1_trans2_ERROR_AMP2_N16781353 tps62441-q1_trans2_COMP
+  ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S3 
D_tps62441-q1_trans2_ERROR_AMP2_D10         tps62441-q1_trans2_COMP
+  tps62441-q1_trans2_ERROR_AMP2_N16778075 D_D111 
C_tps62441-q1_trans2_ERROR_AMP2_C1491        
+  tps62441-q1_trans2_ERROR_AMP2_N16778393 0  1.443n  TC=0,0 
D_tps62441-q1_trans2_ERROR_AMP2_D11        
+  tps62441-q1_trans2_ERROR_AMP2_N16778373
+  tps62441-q1_trans2_ERROR_AMP2_N16778329 D_D 
G_tps62441-q1_trans2_ERROR_AMP2_ABM2I1         0
+  tps62441-q1_trans2_ERROR_AMP2_VEA VALUE { LIMIT((V(tps62441-q1_trans2_VREF) -
+  V(tps62441-q1_trans2_FB_INT))*15u,-2u,2u)    }
V_tps62441-q1_trans2_ERROR_AMP2_V11        
+  tps62441-q1_trans2_ERROR_AMP2_N16781353 0 88.8m
C_tps62441-q1_trans2_ERROR_AMP2_C1         tps62441-q1_trans2_ERROR_AMP2_VEA 0 
+  600f  
C_tps62441-q1_trans2_ERROR_AMP2_C1493        
+  tps62441-q1_trans2_ERROR_AMP2_N16780868 0  1.443n  TC=0,0 
D_tps62441-q1_trans2_ERROR_AMP2_D1         SDWN2
+  tps62441-q1_trans2_ERROR_AMP2_N16778393 D_D111 
X_tps62441-q1_trans2_ERROR_AMP2_U662         tps62441-q1_trans2_ERROR_AMP2_VEA
+  tps62441-q1_trans2_ERROR_AMP2_N16780888
+  tps62441-q1_trans2_ERROR_AMP2_N16780905
+  tps62441-q1_trans2_ERROR_AMP2_N16780864 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_tps62441-q1_trans2_ERROR_AMP2_V8        
+  tps62441-q1_trans2_ERROR_AMP2_N16780888 0 88.8m
X_tps62441-q1_trans2_ERROR_AMP2_U3         CLK_INT_DISABLE
+  tps62441-q1_trans2_ERROR_AMP2_N16778521 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_tps62441-q1_trans2_ERROR_AMP2_ABM10        
+  tps62441-q1_trans2_ERROR_AMP2_N16778075 0 VALUE { 
+ {IF(V(tps62441-q1_trans2_HICCUP) > 0.5,0.156,0.4772)}    }
X_tps62441-q1_trans2_ERROR_AMP2_U2        
+  tps62441-q1_trans2_ERROR_AMP2_N16778393 CLK_INT_DISABLE
+  tps62441-q1_trans2_ERROR_AMP2_N16778457
+  tps62441-q1_trans2_ERROR_AMP2_N16778448 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_tps62441-q1_trans2_ERROR_AMP2_V9        
+  tps62441-q1_trans2_ERROR_AMP2_N16780905 0 0.5m
R_tps62441-q1_trans2_ERROR_AMP2_R53        
+  tps62441-q1_trans2_ERROR_AMP2_N16780864
+  tps62441-q1_trans2_ERROR_AMP2_N16780868  0.5 TC=0,0 
X_tps62441-q1_trans2_ERROR_AMP2_H1    tps62441-q1_trans2_ERROR_AMP2_N16778329
+  tps62441-q1_trans2_ERROR_AMP2_VEA tps62441-q1_trans2_ERROR_AMP2_N16778325 0
+  ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_H1 
X_tps62441-q1_trans2_ERROR_AMP2_U4        
+  tps62441-q1_trans2_ERROR_AMP2_N16778521
+  tps62441-q1_trans2_ERROR_AMP2_N16778526
+  tps62441-q1_trans2_ERROR_AMP2_N16778457 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_tps62441-q1_trans2_ERROR_AMP2_ABM9        
+  tps62441-q1_trans2_ERROR_AMP2_N16778373 0 VALUE { 
+ {IF(V(tps62441-q1_trans2_ERROR_AMP2_N16778448) < 0.5,0.0888,0)}    }
X_tps62441-q1_trans2_ERROR_AMP2_U663        
+  tps62441-q1_trans2_ERROR_AMP2_N16784742
+  tps62441-q1_trans2_ERROR_AMP2_N16780868
+  tps62441-q1_trans2_ERROR_AMP2_SKIP_COMP OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_ERROR_AMP2_S1    tps62441-q1_trans2_ERROR_AMP2_SKIP_COMP 0
+  tps62441-q1_trans2_ERROR_AMP2_VEA tps62441-q1_trans2_COMP
+  ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S1 
E_tps62441-q1_trans2_ERROR_AMP2_ABM14        
+  tps62441-q1_trans2_ERROR_AMP2_I_FOLDABACK_BKP 0 VALUE { if(V(MODE_SYNC)<0.5,  
+ V(tps62441-q1_trans2_I_FOLDABACK),0)   }
V_tps62441-q1_trans2_U6_VIN         tps62441-q1_trans2_U6_N16820518 0 0.6
D_tps62441-q1_trans2_U6_D14         tps62441-q1_trans2_U6_N16820421 PG2 d_dton 
G_tps62441-q1_trans2_U6_ABM2I11         0 tps62441-q1_trans2_U6_VRAMPLIN VALUE 
+ { IF(V(SDWN2)<0.5,(6e-6*(V(FREQ)/(1.8e6)))-6e-6,0)    }
X_tps62441-q1_trans2_U6_U620         tps62441-q1_trans2_FB_INT
+  tps62441-q1_trans2_U6_VREFTH_LOW tps62441-q1_trans2_U6_N16820836
+  tps62441-q1_trans2_U6_N16820548 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
G_tps62441-q1_trans2_U6_G4         0 tps62441-q1_trans2_U6_N16820901
+  tps62441-q1_trans2_U6_ANDOUT1 0 1
X_tps62441-q1_trans2_U6_U827         tps62441-q1_trans2_U6_N16810115
+  tps62441-q1_trans2_U6_PH1_1 tps62441-q1_trans2_U6_N16810030 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_tps62441-q1_trans2_U6_C103         tps62441-q1_trans2_U6_VDECOMP 0  600f  
V_tps62441-q1_trans2_U6_V2         tps62441-q1_trans2_U6_N16820927 0 40
X_tps62441-q1_trans2_U6_U828         tps62441-q1_trans2_PH1
+  tps62441-q1_trans2_PH2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U6_S1    tps62441-q1_trans2_RESET_RAMP_LIN 0
+  tps62441-q1_trans2_U6_VRAMPLIN 0 GmIphase_tps62441-q1_trans2_U6_S1 
R_tps62441-q1_trans2_U6_R100         tps62441-q1_trans2_U6_N16844683
+  tps62441-q1_trans2_U6_VDECOMP  250k  
C_tps62441-q1_trans2_U6_C177         0 tps62441-q1_trans2_U6_N16810027  1n  
G_tps62441-q1_trans2_U6_G5         0 tps62441-q1_trans2_U6_N16820599
+  tps62441-q1_trans2_U6_ANDOUT0 0 1
X_tps62441-q1_trans2_U6_U610         tps62441-q1_trans2_U6_N16820599
+  tps62441-q1_trans2_U6_N16820705 tps62441-q1_trans2_U6_PG0 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_tps62441-q1_trans2_U6_V12         tps62441-q1_trans2_U6_N16820836 0 0.02
C_tps62441-q1_trans2_U6_C112         0 tps62441-q1_trans2_U6_VRAMPLIN  2p  
X_tps62441-q1_trans2_U6_U609         tps62441-q1_trans2_U6_N16820901
+  tps62441-q1_trans2_U6_N16820927 tps62441-q1_trans2_U6_PG1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_tps62441-q1_trans2_U6_ABMII4         VIN2 tps62441-q1_trans2_U6_VRAMPQUAD
+  VALUE { LIMIT(V(tps62441-q1_trans2_U6_VRAMPLIN)/66k, 0 ,20)    }
X_tps62441-q1_trans2_U6_U825         tps62441-q1_trans2_U6_N16810030
+  tps62441-q1_trans2_U6_N16810027 tps62441-q1_trans2_U6_PH1_1
+  tps62441-q1_trans2_PH1 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_tps62441-q1_trans2_U6_ABM5         tps62441-q1_trans2_U6_VREFTH_LOW 0 VALUE {
+  (V(tps62441-q1_trans2_U6_N16820558)*0.965)    }
X_tps62441-q1_trans2_U6_S5    tps62441-q1_trans2_U6_N16820894 0
+  tps62441-q1_trans2_U6_N16820901 0 GmIphase_tps62441-q1_trans2_U6_S5 
I_tps62441-q1_trans2_U6_I2         PG2 tps62441-q1_trans2_U6_N16820421 DC 1mAdc
+   
X_tps62441-q1_trans2_U6_S6    tps62441-q1_trans2_U6_N16820650 0
+  tps62441-q1_trans2_U6_N16820599 0 GmIphase_tps62441-q1_trans2_U6_S6 
X_tps62441-q1_trans2_U6_U629         tps62441-q1_trans2_U6_HS_ON
+  tps62441-q1_trans2_U6_GT_PK tps62441-q1_trans2_U6_PH1_1
+  tps62441-q1_trans2_U6_N16829752 srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_tps62441-q1_trans2_U6_U154         tps62441-q1_trans2_U6_PEAK_AVARAGE_O
+  tps62441-q1_trans2_PEAK_AVARAGE one_shot PARAMS:  T=50  
X_tps62441-q1_trans2_U6_U841         SDWN2 tps62441-q1_trans2_U6_N16930493
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_tps62441-q1_trans2_U6_D13         0 tps62441-q1_trans2_U6_HS_CMD D_D 
R_tps62441-q1_trans2_U6_R276         tps62441-q1_trans2_U6_N16810030
+  tps62441-q1_trans2_U6_N16810027  30  
C_tps62441-q1_trans2_U6_C7         0 tps62441-q1_trans2_U6_PG1  1n IC=0 
X_tps62441-q1_trans2_U6_S7    tps62441-q1_trans2_U6_PG10 0
+  tps62441-q1_trans2_U6_N16820421 GND_1 GmIphase_tps62441-q1_trans2_U6_S7 
E_tps62441-q1_trans2_U6_ABM154         tps62441-q1_trans2_U6_ANDOUT1 0 VALUE {
+  IF(V(tps62441-q1_trans2_U6_N16820509)>0.5,1,0)    }
V_tps62441-q1_trans2_U6_VIN1         tps62441-q1_trans2_U6_N16820558 0 0.6
R_tps62441-q1_trans2_U6_R278         tps62441-q1_trans2_U6_HS_CMD VIN2  650  
X_tps62441-q1_trans2_U6_U836         tps62441-q1_trans2_U6_HS_COMP_OUT
+  tps62441-q1_trans2_H_BLNCK tps62441-q1_trans2_U6_GT_PK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U6_U830         tps62441-q1_trans2_U6_N16820573
+  tps62441-q1_trans2_U6_N16820548 tps62441-q1_trans2_U6_N16820509 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U6_U826         tps62441-q1_trans2_U6_PH1_1
+  tps62441-q1_trans2_U6_N16810115 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_tps62441-q1_trans2_U6_U842         tps62441-q1_trans2_U6_N16930493
+  tps62441-q1_trans2_CLK_O tps62441-q1_trans2_U6_N16930507
+  tps62441-q1_trans2_U6_HS_ON AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_tps62441-q1_trans2_U6_C10         0 tps62441-q1_trans2_U6_PG0  1n IC=0 
X_tps62441-q1_trans2_U6_S2    tps62441-q1_trans2_CLK_DEL 0
+  tps62441-q1_trans2_U6_VRAMPQUAD 0 GmIphase_tps62441-q1_trans2_U6_S2 
X_tps62441-q1_trans2_U6_U630         tps62441-q1_trans2_RESET_RAMP_LIN
+  tps62441-q1_trans2_CLK_DEL tps62441-q1_trans2_U6_PEAK_AVARAGE_O 0
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_tps62441-q1_trans2_U6_R3         0 tps62441-q1_trans2_U6_N16829752  1Meg
+  TC=0,0 
X_tps62441-q1_trans2_U6_S3    tps62441-q1_trans2_PEAK_AVARAGE 0
+  tps62441-q1_trans2_U6_N16844683 tps62441-q1_trans2_U6_VRAMPQUAD
+  GmIphase_tps62441-q1_trans2_U6_S3 
E_tps62441-q1_trans2_U6_ABM155         tps62441-q1_trans2_U6_ANDOUT0 0 VALUE {
+  IF(V(tps62441-q1_trans2_U6_N16820509)<0.5,1,0)    }
X_tps62441-q1_trans2_U6_U619         tps62441-q1_trans2_U6_VREFTH_HIGH
+  tps62441-q1_trans2_FB_INT tps62441-q1_trans2_U6_N16820784
+  tps62441-q1_trans2_U6_N16820573 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_tps62441-q1_trans2_U6_C102         0 tps62441-q1_trans2_U6_VRAMPQUAD  2.4p
+  IC=0 
D_tps62441-q1_trans2_U6_D10         tps62441-q1_trans2_U6_N16810030
+  tps62441-q1_trans2_U6_N16810027 D_D1 
X_tps62441-q1_trans2_U6_U839         tps62441-q1_trans2_U6_PG1
+  tps62441-q1_trans2_U6_PG0 tps62441-q1_trans2_U6_PG10 N16820398
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U6_U843         tps62441-q1_trans2_PFM
+  tps62441-q1_trans2_U6_N16930507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_tps62441-q1_trans2_U6_V3         tps62441-q1_trans2_U6_N16820705 0 40
C_tps62441-q1_trans2_U6_C8         0 tps62441-q1_trans2_U6_N16820901  1u IC=0 
G_tps62441-q1_trans2_U6_ABMII23         0 tps62441-q1_trans2_ISLOPE VALUE {
+  LIMIT(V(tps62441-q1_trans2_COMP)/24k, 0 ,20)    }
G_tps62441-q1_trans2_U6_ABM2I5         0 tps62441-q1_trans2_U6_VRAMPLIN VALUE {
+  IF(V(SDWN2)<0.5,V(VIN2)*1e-6,0)    }
G_tps62441-q1_trans2_U6_ABMII3         tps62441-q1_trans2_ISLOPE 0 VALUE {
+  LIMIT(V(tps62441-q1_trans2_U6_VRAMPQUAD)/48k, 0 ,20)    }
G_tps62441-q1_trans2_U6_ABMII2         VIN2 tps62441-q1_trans2_ISLOPE VALUE {
+  LIMIT(V(tps62441-q1_trans2_U6_VDECOMP)/48k, 0 ,20)    }
X_tps62441-q1_trans2_U6_U832         tps62441-q1_trans2_U6_ANDOUT0
+  tps62441-q1_trans2_U6_N16820650 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_tps62441-q1_trans2_U6_V9         tps62441-q1_trans2_U6_N16820784 0 0.025
X_tps62441-q1_trans2_U6_U831         tps62441-q1_trans2_U6_ANDOUT1
+  tps62441-q1_trans2_U6_N16820894 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U6_U661         tps62441-q1_trans2_CLK
+  tps62441-q1_trans2_PH2 tps62441-q1_trans2_RESET_RAMP_LIN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_tps62441-q1_trans2_U6_ABM3         tps62441-q1_trans2_U6_VREFTH_HIGH 0 VALUE 
+ { (V(tps62441-q1_trans2_U6_N16820518)*1.045)    }
C_tps62441-q1_trans2_U6_C9         0 tps62441-q1_trans2_U6_N16820599  1u IC=0 
X_tps62441-q1_trans2_U6_F1    tps62441-q1_trans2_ISLOPE 0
+  tps62441-q1_trans2_U6_HS_CMD 0 GmIphase_tps62441-q1_trans2_U6_F1 
X_tps62441-q1_trans2_U6_U835         tps62441-q1_trans2_U6_HS_CMD SW2
+  tps62441-q1_trans2_U6_HS_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_tps62441-q1_trans2_U7_V5         tps62441-q1_trans2_U7_N16769445 0 100m
X_tps62441-q1_trans2_U7_U614         EN2 tps62441-q1_trans2_U7_N16769495
+  tps62441-q1_trans2_U7_N16769489 tps62441-q1_trans2_U7_N16769533
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U7_U613         VIN2 tps62441-q1_trans2_U7_N16769451
+  tps62441-q1_trans2_U7_N16769445 VIN_OK2 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_tps62441-q1_trans2_U7_V4         tps62441-q1_trans2_U7_N16769451 0 2.6
X_tps62441-q1_trans2_U7_U622         tps62441-q1_trans2_VINOK_B
+  tps62441-q1_trans2_U7_ENOK_B tps62441-q1_trans2_U7_ENOK_B
+  tps62441-q1_trans2_U7_ENOK_B SDWN2 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U7_U623         tps62441-q1_trans2_U7_N16769533 EN_OK2
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=200e-6
V_tps62441-q1_trans2_U7_V6         tps62441-q1_trans2_U7_N16769489 0 100m
X_tps62441-q1_trans2_U7_U616         VIN_OK2 tps62441-q1_trans2_VINOK_B
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U7_U617         EN_OK2 tps62441-q1_trans2_U7_ENOK_B
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_tps62441-q1_trans2_U7_V7         tps62441-q1_trans2_U7_N16769495 0 1.1
C_tps62441-q1_trans2_C8         0 tps62441-q1_trans2_VCC_RC  35p  
E_tps62441-q1_trans2_U2_ABM3         tps62441-q1_trans2_VREF_INT 0 VALUE { MIN
+  (V(tps62441-q1_trans2_N16742886) ,0.6)    }
V_tps62441-q1_trans2_U2_V1         tps62441-q1_trans2_U2_N16759695 0 0.601
D_tps62441-q1_trans2_U2_D62         tps62441-q1_trans2_N16742886
+  tps62441-q1_trans2_U2_N16759695 D_D1 
C_tps62441-q1_trans2_U2_C42         tps62441-q1_trans2_N16742886 0  1f IC={
+ {STEADY_STATE}*0.6} 
G_tps62441-q1_trans2_U2_ABMII1         tps62441-q1_trans2_U2_N16759695
+  tps62441-q1_trans2_N16742886 VALUE { IF(V(SDWN2) > 0.5,0,0.545454m)    }
X_tps62441-q1_trans2_U2_S1    SDWN2 0 tps62441-q1_trans2_N16742886 0
+  SOFT_START_tps62441-q1_trans2_U2_S1 
E_tps62441-q1_trans2_E1         tps62441-q1_trans2_N16743476 0 VIN2 0 1
E_tps62441-q1_trans2_E3         tps62441-q1_trans2_FB_INT 0 FB2 GND_1 1
X_tps62441-q1_trans2_S11    COMP_SET2 0 tps62441-q1_trans2_N16770606
+  tps62441-q1_trans2_N16770620 TPS62441_TRANS2_tps62441-q1_trans2_S11 
X_tps62441-q1_trans2_U4_U610         tps62441-q1_trans2_U4_N16786880
+  tps62441-q1_trans2_PH1 tps62441-q1_trans2_U4_HDRV_INT AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U612         tps62441-q1_trans2_U4_N16788360
+  tps62441-q1_trans2_PH1 tps62441-q1_trans2_H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U614         tps62441-q1_trans2_U4_N16803658
+  tps62441-q1_trans2_PH2 tps62441-q1_trans2_U4_L_BLNCK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U835         tps62441-q1_trans2_U4_N16772627
+  tps62441-q1_trans2_U4_L_ISWH tps62441-q1_trans2_U4_N16803411 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U4_U619         tps62441-q1_trans2_U4_HDRV_INT
+  tps62441-q1_trans2_U4_N16796936 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U4_S2    tps62441-q1_trans2_U4_LDRV_INT 0 SW2
+  tps62441-q1_trans2_U4_N167392 Driver_mod_tps62441-q1_trans2_U4_S2 
X_tps62441-q1_trans2_U4_H2    tps62441-q1_trans2_U4_N167392 GND_1
+  tps62441-q1_trans2_U4_N167386 0 Driver_mod_tps62441-q1_trans2_U4_H2 
X_tps62441-q1_trans2_U4_U662         tps62441-q1_trans2_U4_N16818410
+  CLK_SYNC_EN_2 tps62441-q1_trans2_U4_N16815462 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U618         tps62441-q1_trans2_U4_LDRV_INT
+  tps62441-q1_trans2_U4_N16786876 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U4_S1    tps62441-q1_trans2_U4_HDRV_INT 0
+  tps62441-q1_trans2_U4_N167248 SW2 Driver_mod_tps62441-q1_trans2_U4_S1 
R_tps62441-q1_trans2_U4_R15         tps62441-q1_trans2_U4_N16786876
+  tps62441-q1_trans2_U4_N16786880  4.158 TC=0,0 
X_tps62441-q1_trans2_U4_U613         tps62441-q1_trans2_U4_N16803411
+  tps62441-q1_trans2_U4_L_BLNCK tps62441-q1_trans2_U4_ZCD AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_tps62441-q1_trans2_U4_D65         tps62441-q1_trans2_U4_N167392 SW2 D_D111 
R_tps62441-q1_trans2_U4_R247         tps62441-q1_trans2_U4_L_ISWH
+  tps62441-q1_trans2_U4_N167386  1  
C_tps62441-q1_trans2_U4_C14         0 tps62441-q1_trans2_U4_N16786880  1n 
+  TC=0,0 
X_tps62441-q1_trans2_U4_H1    VIN2 tps62441-q1_trans2_U4_N167248
+  tps62441-q1_trans2_U4_N167576 0 Driver_mod_tps62441-q1_trans2_U4_H1 
C_tps62441-q1_trans2_U4_C12         0 tps62441-q1_trans2_U4_L_ISWH  1n  
X_tps62441-q1_trans2_U4_U652         tps62441-q1_trans2_U4_N16801128
+  tps62441-q1_trans2_U4_N16801005 tps62441-q1_trans2_U4_N16765693
+  tps62441-q1_trans2_U4_LDRV_INT AND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_tps62441-q1_trans2_U4_C9         0 tps62441-q1_trans2_U4_N16788360  1n 
+  TC=0,0 
X_tps62441-q1_trans2_U4_U5         tps62441-q1_trans2_SYNC_SDWNB
+  tps62441-q1_trans2_U4_N16815462 tps62441-q1_trans2_U4_N16806485 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_U4_R16         tps62441-q1_trans2_U4_N16796936
+  tps62441-q1_trans2_U4_N16796938  4.158 TC=0,0 
D_tps62441-q1_trans2_U4_D73         tps62441-q1_trans2_U4_N16786880
+  tps62441-q1_trans2_U4_N16786876 D_D1 
E_tps62441-q1_trans2_U4_ABM9         tps62441-q1_trans2_U4_N16772627 0 VALUE { 
+ {IF(V(tps62441-q1_trans2_U4_N16806485) > 0.5,-1.8,0)}    }
X_tps62441-q1_trans2_U4_U611         tps62441-q1_trans2_U4_N16796938
+  tps62441-q1_trans2_PH2 tps62441-q1_trans2_U4_N16765693 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_tps62441-q1_trans2_U4_C10         0 tps62441-q1_trans2_U4_N16803658  1n 
+  TC=0,0 
R_tps62441-q1_trans2_U4_R12         tps62441-q1_trans2_PH1
+  tps62441-q1_trans2_U4_N16788360  20 TC=0,0 
D_tps62441-q1_trans2_U4_D74         tps62441-q1_trans2_U4_N16796938
+  tps62441-q1_trans2_U4_N16796936 D_D1 
D_tps62441-q1_trans2_U4_D64         SW2 tps62441-q1_trans2_U4_N167248 D_D111 
R_tps62441-q1_trans2_U4_R13         tps62441-q1_trans2_PH2
+  tps62441-q1_trans2_U4_N16803658  20 TC=0,0 
X_tps62441-q1_trans2_U4_U3         CLK_SYNC_EN_2
+  tps62441-q1_trans2_U4_N168120280 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U616         tps62441-q1_trans2_HICCUP
+  tps62441-q1_trans2_U4_N16801128 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U4_U617         tps62441-q1_trans2_U4_ZCD
+  tps62441-q1_trans2_U4_N16801005 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_tps62441-q1_trans2_U4_R246         tps62441-q1_trans2_ISWH
+  tps62441-q1_trans2_U4_N167576  1  
C_tps62441-q1_trans2_U4_C15         0 tps62441-q1_trans2_U4_N16796938  1n 
+  TC=0,0 
D_tps62441-q1_trans2_U4_D69         tps62441-q1_trans2_U4_N16788360
+  tps62441-q1_trans2_PH1 D_D1 
X_tps62441-q1_trans2_U4_U4         tps62441-q1_trans2_U4_N168120280 MODE_SYNC
+  tps62441-q1_trans2_U4_N16818410 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_tps62441-q1_trans2_U4_D70         tps62441-q1_trans2_U4_N16803658
+  tps62441-q1_trans2_PH2 D_D1 
C_tps62441-q1_trans2_U4_C11         0 tps62441-q1_trans2_ISWH  1n  
C_tps62441-q1_trans2_C9         tps62441-q1_trans2_N16743476
+  tps62441-q1_trans2_VIN_REF  10n  
C_tps62441-q1_trans2_C10         tps62441-q1_trans2_N16742886 0  1u IC={
+ {STEADY_STATE}*0.6} 
V_tps62441-q1_trans2_V1         tps62441-q1_trans2_N167435700 0 0.1
C_tps62441-q1_trans2_U8_C5         0 tps62441-q1_trans2_U8_N18117  1n  
X_tps62441-q1_trans2_U8_U617         tps62441-q1_trans2_U8_N21324
+  tps62441-q1_trans2_U8_N21070 tps62441-q1_trans2_U8_N21242 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U8_U616         tps62441-q1_trans2_U8_N18073
+  tps62441-q1_trans2_CLK_O tps62441-q1_trans2_U8_HICCUP_N
+  tps62441-q1_trans2_U8_N18031 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_tps62441-q1_trans2_U8_V3         tps62441-q1_trans2_U8_N21164 0 3072
X_tps62441-q1_trans2_U8_S3    tps62441-q1_trans2_U8_N18281 0
+  tps62441-q1_trans2_U8_N18195 0 HICCUP1_tps62441-q1_trans2_U8_S3 
E_tps62441-q1_trans2_U8_ABM9         tps62441-q1_trans2_U8_N18471 0 VALUE { 
+ {IF(V(tps62441-q1_trans2_COMP) > 1,1,0)}    }
G_tps62441-q1_trans2_U8_G5         0 tps62441-q1_trans2_U8_N21156
+  tps62441-q1_trans2_U8_N21006 0 1
X_tps62441-q1_trans2_U8_U618         tps62441-q1_trans2_U8_N21156
+  tps62441-q1_trans2_U8_N21164 tps62441-q1_trans2_U8_N21130 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_tps62441-q1_trans2_U8_U608         tps62441-q1_trans2_U8_N18117
+  tps62441-q1_trans2_U8_N18107 tps62441-q1_trans2_U8_N18265 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U8_U31         tps62441-q1_trans2_U8_N21130
+  tps62441-q1_trans2_U8_N21070 tps62441-q1_trans2_U8_H_END
+  tps62441-q1_trans2_U8_H_END_N srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_tps62441-q1_trans2_U8_S5    tps62441-q1_trans2_U8_N21242 0
+  tps62441-q1_trans2_U8_N21156 0 HICCUP1_tps62441-q1_trans2_U8_S5 
G_tps62441-q1_trans2_U8_G3         0 tps62441-q1_trans2_U8_N18195
+  tps62441-q1_trans2_U8_N18031 0 1
C_tps62441-q1_trans2_U8_C10         0 tps62441-q1_trans2_U8_N21084  1n  
X_tps62441-q1_trans2_U8_U615         tps62441-q1_trans2_U8_N18517
+  tps62441-q1_trans2_U8_N18265 tps62441-q1_trans2_U8_N18281 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_tps62441-q1_trans2_U8_C6         0 tps62441-q1_trans2_U8_N18195  20n IC=0 
X_tps62441-q1_trans2_U8_U607         tps62441-q1_trans2_U8_N18117
+  tps62441-q1_trans2_U8_N18107 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_tps62441-q1_trans2_U8_U614         tps62441-q1_trans2_U8_N21084
+  tps62441-q1_trans2_U8_N21074 tps62441-q1_trans2_U8_N21070 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_U8_R9         tps62441-q1_trans2_U8_N21084
+  tps62441-q1_trans2_U8_H_END  1  
E_tps62441-q1_trans2_U8_ABM8         tps62441-q1_trans2_U8_N18073 0 VALUE {
+  IF(V(tps62441-q1_trans2_COMP) > 0.4772,1,0)    }
E_tps62441-q1_trans2_U8_ABM11         tps62441-q1_trans2_U8_N21040 0 VALUE {
+  IF(V(tps62441-q1_trans2_COMP) >0.156,1,0)    }
X_tps62441-q1_trans2_U8_U2_U607         tps62441-q1_trans2_U8_U2_N04696
+  tps62441-q1_trans2_U8_U2_N04792 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
D_tps62441-q1_trans2_U8_U2_D1         tps62441-q1_trans2_U8_N18471
+  tps62441-q1_trans2_U8_U2_N04716 D_D1 
C_tps62441-q1_trans2_U8_U2_C1         0 tps62441-q1_trans2_U8_U2_N04716  1n  
X_tps62441-q1_trans2_U8_U2_U608         tps62441-q1_trans2_U8_U2_N04792
+  tps62441-q1_trans2_U8_U2_N04778 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_tps62441-q1_trans2_U8_U2_U621         tps62441-q1_trans2_U8_U2_N04696
+  tps62441-q1_trans2_U8_U2_N04700 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U8_U2_U620         tps62441-q1_trans2_U8_N18471
+  tps62441-q1_trans2_U8_U2_N04716 tps62441-q1_trans2_U8_U2_N04696 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_U8_U2_R1         tps62441-q1_trans2_U8_N18471
+  tps62441-q1_trans2_U8_U2_N04716  144.3001443  
X_tps62441-q1_trans2_U8_U2_U618         tps62441-q1_trans2_U8_U2_N04700
+  tps62441-q1_trans2_U8_U2_N04778 tps62441-q1_trans2_U8_N18517 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_tps62441-q1_trans2_U8_U30         tps62441-q1_trans2_U8_N18169
+  tps62441-q1_trans2_U8_H_END tps62441-q1_trans2_HICCUP
+  tps62441-q1_trans2_U8_HICCUP_N srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_tps62441-q1_trans2_U8_U609         tps62441-q1_trans2_U8_N18195
+  tps62441-q1_trans2_U8_N18203 tps62441-q1_trans2_U8_N18169 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_tps62441-q1_trans2_U8_ABM10         tps62441-q1_trans2_U8_N21286 0 VALUE { 
+ {IF(V(tps62441-q1_trans2_COMP) > 1,1,0)}    }
V_tps62441-q1_trans2_U8_V2         tps62441-q1_trans2_U8_N18203 0 1024
C_tps62441-q1_trans2_U8_C9         0 tps62441-q1_trans2_U8_N21156  20n IC=0 
X_tps62441-q1_trans2_U8_U613         tps62441-q1_trans2_U8_N21084
+  tps62441-q1_trans2_U8_N21074 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_tps62441-q1_trans2_U8_U3_U607         tps62441-q1_trans2_U8_U3_N04696
+  tps62441-q1_trans2_U8_U3_N04792 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
D_tps62441-q1_trans2_U8_U3_D1         tps62441-q1_trans2_U8_N21286
+  tps62441-q1_trans2_U8_U3_N04716 D_D1 
C_tps62441-q1_trans2_U8_U3_C1         0 tps62441-q1_trans2_U8_U3_N04716  1n  
X_tps62441-q1_trans2_U8_U3_U608         tps62441-q1_trans2_U8_U3_N04792
+  tps62441-q1_trans2_U8_U3_N04778 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_tps62441-q1_trans2_U8_U3_U621         tps62441-q1_trans2_U8_U3_N04696
+  tps62441-q1_trans2_U8_U3_N04700 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_tps62441-q1_trans2_U8_U3_U620         tps62441-q1_trans2_U8_N21286
+  tps62441-q1_trans2_U8_U3_N04716 tps62441-q1_trans2_U8_U3_N04696 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_U8_U3_R1         tps62441-q1_trans2_U8_N21286
+  tps62441-q1_trans2_U8_U3_N04716  144.3001443  
X_tps62441-q1_trans2_U8_U3_U618         tps62441-q1_trans2_U8_U3_N04700
+  tps62441-q1_trans2_U8_U3_N04778 tps62441-q1_trans2_U8_N21324 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_tps62441-q1_trans2_U8_R8         tps62441-q1_trans2_U8_N18117
+  tps62441-q1_trans2_HICCUP  1  
X_tps62441-q1_trans2_U8_U619         tps62441-q1_trans2_U8_N21040
+  tps62441-q1_trans2_CLK_O tps62441-q1_trans2_HICCUP
+  tps62441-q1_trans2_U8_N21006 AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_tps62441-q1_trans2_D10         tps62441-q1_trans2_VIN_REF
+  tps62441-q1_trans2_N167435700 D_D111 
E_tps62441-q1_trans2_E2         tps62441-q1_trans2_N16743462 0
+  tps62441-q1_trans2_VREF_INT 0 1
C_U1_U8_C5         0 U1_U8_N18117  1n  
X_U1_U8_U617         U1_U8_N21324 U1_U8_N21070 U1_U8_N21242 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U616         U1_U8_N18073 U1_CLK_O U1_U8_HICCUP_N U1_U8_N18031
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U8_V3         U1_U8_N21164 0 3072
X_U1_U8_S3    U1_U8_N18281 0 U1_U8_N18195 0 HICCUP1_U1_U8_S3 
E_U1_U8_ABM9         U1_U8_N18471 0 VALUE { {IF(V(U1_COMP) > 1,1,0)}    }
G_U1_U8_G5         0 U1_U8_N21156 U1_U8_N21006 0 1
X_U1_U8_U618         U1_U8_N21156 U1_U8_N21164 U1_U8_N21130 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8_U608         U1_U8_N18117 U1_U8_N18107 U1_U8_N18265 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U31         U1_U8_N21130 U1_U8_N21070 U1_U8_H_END U1_U8_H_END_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8_S5    U1_U8_N21242 0 U1_U8_N21156 0 HICCUP1_U1_U8_S5 
G_U1_U8_G3         0 U1_U8_N18195 U1_U8_N18031 0 1
C_U1_U8_C10         0 U1_U8_N21084  1n  
X_U1_U8_U615         U1_U8_N18517 U1_U8_N18265 U1_U8_N18281 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U8_C6         0 U1_U8_N18195  20n IC=0 
X_U1_U8_U607         U1_U8_N18117 U1_U8_N18107 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U8_U614         U1_U8_N21084 U1_U8_N21074 U1_U8_N21070 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U8_R9         U1_U8_N21084 U1_U8_H_END  1  
E_U1_U8_ABM8         U1_U8_N18073 0 VALUE { IF(V(U1_COMP) > 0.4772,1,0)    }
E_U1_U8_ABM11         U1_U8_N21040 0 VALUE { IF(V(U1_COMP) >0.156,1,0)    }
X_U1_U8_U2_U607         U1_U8_U2_N04696 U1_U8_U2_N04792 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
D_U1_U8_U2_D1         U1_U8_N18471 U1_U8_U2_N04716 D_D1 
C_U1_U8_U2_C1         0 U1_U8_U2_N04716  1n  
X_U1_U8_U2_U608         U1_U8_U2_N04792 U1_U8_U2_N04778 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U1_U8_U2_U621         U1_U8_U2_N04696 U1_U8_U2_N04700 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U2_U620         U1_U8_N18471 U1_U8_U2_N04716 U1_U8_U2_N04696
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U8_U2_R1         U1_U8_N18471 U1_U8_U2_N04716  144.3001443  
X_U1_U8_U2_U618         U1_U8_U2_N04700 U1_U8_U2_N04778 U1_U8_N18517
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U30         U1_U8_N18169 U1_U8_H_END U1_HICCUP U1_U8_HICCUP_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U8_U609         U1_U8_N18195 U1_U8_N18203 U1_U8_N18169 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U8_ABM10         U1_U8_N21286 0 VALUE { {IF(V(U1_COMP) > 1,1,0)}    }
V_U1_U8_V2         U1_U8_N18203 0 1024
C_U1_U8_C9         0 U1_U8_N21156  20n IC=0 
X_U1_U8_U613         U1_U8_N21084 U1_U8_N21074 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=10u
X_U1_U8_U3_U607         U1_U8_U3_N04696 U1_U8_U3_N04792 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
D_U1_U8_U3_D1         U1_U8_N21286 U1_U8_U3_N04716 D_D1 
C_U1_U8_U3_C1         0 U1_U8_U3_N04716  1n  
X_U1_U8_U3_U608         U1_U8_U3_N04792 U1_U8_U3_N04778 INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U1_U8_U3_U621         U1_U8_U3_N04696 U1_U8_U3_N04700 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U8_U3_U620         U1_U8_N21286 U1_U8_U3_N04716 U1_U8_U3_N04696
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U8_U3_R1         U1_U8_N21286 U1_U8_U3_N04716  144.3001443  
X_U1_U8_U3_U618         U1_U8_U3_N04700 U1_U8_U3_N04778 U1_U8_N21324
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U8_R8         U1_U8_N18117 U1_HICCUP  1  
X_U1_U8_U619         U1_U8_N21040 U1_CLK_O U1_HICCUP U1_U8_N21006
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V1         U1_N171534230 0 0.1
V_U1_U7_V5         U1_U7_N16769445 0 100m
X_U1_U7_U614         EN1 U1_U7_N16769495 U1_U7_N16769489 U1_U7_N16769533
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U7_U613         VIN1 U1_U7_N16769451 U1_U7_N16769445 VIN_OK1
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U7_V4         U1_U7_N16769451 0 2.6
X_U1_U7_U622         U1_VINOK_B U1_U7_ENOK_B U1_U7_ENOK_B U1_U7_ENOK_B SDWN1
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U7_U623         U1_U7_N16769533 EN_OK1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=200e-6
V_U1_U7_V6         U1_U7_N16769489 0 100m
X_U1_U7_U616         VIN_OK1 U1_VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U7_U617         EN_OK1 U1_U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U7_V7         U1_U7_N16769495 0 1.1
X_U1_S6    COMP_SET1 0 U1_COMP U1_N17132824 TPS628501-Q1_TRANS_U1_S6 
E_U1_E1         U1_N17153398 0 VIN1 0 1
X_U1_S11    COMP_SET2 0 U1_N17132824 U1_N17132831 TPS628501-Q1_TRANS_U1_S11 
C_U1_C10         U1_N16710584 0  1u IC={{STEADY_STATE}*0.6} 
C_U1_C9         U1_N17153398 U1_VIN_REF  10n  
E_U1_ABM26         U1_VREF 0 VALUE { V(U1_N17118351)  
+ +V(U1_VIN_REF)    }
X_U1_U4_U610         U1_U4_N16786880 U1_PH1 U1_U4_HDRV_INT AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U612         U1_U4_N16788360 U1_PH1 U1_H_BLNCK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U614         U1_U4_N16803658 U1_PH2 U1_U4_L_BLNCK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U835         U1_U4_N16772627 U1_U4_L_ISWH U1_U4_N16803411
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U4_U619         U1_U4_HDRV_INT U1_U4_N16796936 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_S2    U1_U4_LDRV_INT 0 SW1 U1_U4_N167392 Driver_mod_U1_U4_S2 
X_U1_U4_H2    U1_U4_N167392 GND_0 U1_U4_N167386 0 Driver_mod_U1_U4_H2 
X_U1_U4_U662         U1_U4_N16818410 CLK_SYNC_EN U1_U4_N16815462 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U4_U618         U1_U4_LDRV_INT U1_U4_N16786876 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_S1    U1_U4_HDRV_INT 0 U1_U4_N167248 SW1 Driver_mod_U1_U4_S1 
R_U1_U4_R15         U1_U4_N16786876 U1_U4_N16786880  4.158 TC=0,0 
X_U1_U4_U613         U1_U4_N16803411 U1_U4_L_BLNCK U1_U4_ZCD AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U4_D65         U1_U4_N167392 SW1 D_D111 
R_U1_U4_R247         U1_U4_L_ISWH U1_U4_N167386  1  
C_U1_U4_C14         0 U1_U4_N16786880  1n  TC=0,0 
X_U1_U4_H1    VIN1 U1_U4_N167248 U1_U4_N167576 0 Driver_mod_U1_U4_H1 
C_U1_U4_C12         0 U1_U4_L_ISWH  1n  
X_U1_U4_U652         U1_U4_N16801128 U1_U4_N16801005 U1_U4_N16765693
+  U1_U4_LDRV_INT AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C9         0 U1_U4_N16788360  1n  TC=0,0 
X_U1_U4_U5         U1_SYNC_SDWNB U1_U4_N16815462 U1_U4_N16806485 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_U4_R16         U1_U4_N16796936 U1_U4_N16796938  4.158 TC=0,0 
D_U1_U4_D73         U1_U4_N16786880 U1_U4_N16786876 D_D1 
E_U1_U4_ABM9         U1_U4_N16772627 0 VALUE { {IF(V(U1_U4_N16806485) >
+  0.5,-1.8,0)}    }
X_U1_U4_U611         U1_U4_N16796938 U1_PH2 U1_U4_N16765693 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U4_C10         0 U1_U4_N16803658  1n  TC=0,0 
R_U1_U4_R12         U1_PH1 U1_U4_N16788360  20 TC=0,0 
D_U1_U4_D74         U1_U4_N16796938 U1_U4_N16796936 D_D1 
D_U1_U4_D64         SW1 U1_U4_N167248 D_D111 
R_U1_U4_R13         U1_PH2 U1_U4_N16803658  20 TC=0,0 
X_U1_U4_U3         CLK_SYNC_EN U1_U4_N168120280 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U616         U1_HICCUP U1_U4_N16801128 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U4_U617         U1_U4_ZCD U1_U4_N16801005 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U4_R246         U1_ISWH U1_U4_N167576  1  
C_U1_U4_C15         0 U1_U4_N16796938  1n  TC=0,0 
D_U1_U4_D69         U1_U4_N16788360 U1_PH1 D_D1 
X_U1_U4_U4         U1_U4_N168120280 MODE_SYNC U1_U4_N16818410 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_U4_D70         U1_U4_N16803658 U1_PH2 D_D1 
C_U1_U4_C11         0 U1_ISWH  1n  
X_U1_S12    COMP_SET3 0 U1_N17132831 U1_VCC_RC TPS628501-Q1_TRANS_U1_S12 
V_U1_U6_VIN         U1_U6_N16820518 0 0.6
D_U1_U6_D14         U1_U6_N16820421 PG1 d_dton 
G_U1_U6_ABM2I11         0 U1_U6_VRAMPLIN VALUE {
+  IF(V(SDWN1)<0.5,(6e-6*(V(FREQ)/(1.8e6)))-6e-6,0)    }
X_U1_U6_U620         U1_FB_INT U1_U6_VREFTH_LOW U1_U6_N16820836 U1_U6_N16820548
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U6_G4         0 U1_U6_N16820901 U1_U6_ANDOUT1 0 1
X_U1_U6_U827         U1_U6_N16810115 U1_U6_PH1_1 U1_U6_N16810030 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U6_C103         U1_U6_VDECOMP 0  600f  
V_U1_U6_V2         U1_U6_N16820927 0 40
X_U1_U6_U828         U1_PH1 U1_PH2 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U6_S1    U1_RESET_RAMP_LIN 0 U1_U6_VRAMPLIN 0 GmIphase_U1_U6_S1 
R_U1_U6_R100         U1_U6_N16844683 U1_U6_VDECOMP  250k  
C_U1_U6_C177         0 U1_U6_N16810027  1n  
G_U1_U6_G5         0 U1_U6_N16820599 U1_U6_ANDOUT0 0 1
X_U1_U6_U610         U1_U6_N16820599 U1_U6_N16820705 U1_U6_PG0 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U6_V12         U1_U6_N16820836 0 0.02
C_U1_U6_C112         0 U1_U6_VRAMPLIN  2p  
X_U1_U6_U609         U1_U6_N16820901 U1_U6_N16820927 U1_U6_PG1 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_U6_ABMII4         VIN1 U1_U6_VRAMPQUAD VALUE {
+  LIMIT(V(U1_U6_VRAMPLIN)/66k, 0 ,20)    }
X_U1_U6_U825         U1_U6_N16810030 U1_U6_N16810027 U1_U6_PH1_1 U1_PH1
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U6_ABM5         U1_U6_VREFTH_LOW 0 VALUE { (V(U1_U6_N16820558)*0.965)    }
X_U1_U6_S5    U1_U6_N16820894 0 U1_U6_N16820901 0 GmIphase_U1_U6_S5 
I_U1_U6_I2         PG1 U1_U6_N16820421 DC 1mAdc  
X_U1_U6_S6    U1_U6_N16820650 0 U1_U6_N16820599 0 GmIphase_U1_U6_S6 
X_U1_U6_U629         U1_U6_HS_ON U1_U6_GT_PK U1_U6_PH1_1 U1_U6_N16829752
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U154         U1_U6_PEAK_AVARAGE_O U1_PEAK_AVARAGE one_shot PARAMS: 
+  T=50  
X_U1_U6_U841         SDWN1 U1_U6_N16930493 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_U6_D13         0 U1_U6_HS_CMD D_D 
R_U1_U6_R276         U1_U6_N16810030 U1_U6_N16810027  30  
C_U1_U6_C7         0 U1_U6_PG1  1n IC=0 
X_U1_U6_S7    U1_U6_PG10 0 U1_U6_N16820421 GND_0 GmIphase_U1_U6_S7 
E_U1_U6_ABM154         U1_U6_ANDOUT1 0 VALUE { IF(V(U1_U6_N16820509)>0.5,1,0)  
+   }
V_U1_U6_VIN1         U1_U6_N16820558 0 0.6
R_U1_U6_R278         U1_U6_HS_CMD VIN1  650  
X_U1_U6_U836         U1_HS_COMP_OUT U1_H_BLNCK U1_U6_GT_PK AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U830         U1_U6_N16820573 U1_U6_N16820548 U1_U6_N16820509
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U6_U826         U1_U6_PH1_1 U1_U6_N16810115 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=15n
X_U1_U6_U842         U1_U6_N16930493 U1_CLK_O U1_U6_N16930507 U1_U6_HS_ON
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U6_C10         0 U1_U6_PG0  1n IC=0 
X_U1_U6_S2    U1_CLK_DEL 0 U1_U6_VRAMPQUAD 0 GmIphase_U1_U6_S2 
X_U1_U6_U630         U1_RESET_RAMP_LIN U1_CLK_DEL U1_U6_PEAK_AVARAGE_O 0
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_U6_R3         0 U1_U6_N16829752  1Meg TC=0,0 
X_U1_U6_S3    U1_PEAK_AVARAGE 0 U1_U6_N16844683 U1_U6_VRAMPQUAD
+  GmIphase_U1_U6_S3 
E_U1_U6_ABM155         U1_U6_ANDOUT0 0 VALUE { IF(V(U1_U6_N16820509)<0.5,1,0)  
+   }
X_U1_U6_U619         U1_U6_VREFTH_HIGH U1_FB_INT U1_U6_N16820784
+  U1_U6_N16820573 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U1_U6_C102         0 U1_U6_VRAMPQUAD  2.4p IC=0 
D_U1_U6_D10         U1_U6_N16810030 U1_U6_N16810027 D_D1 
X_U1_U6_U839         U1_U6_PG1 U1_U6_PG0 U1_U6_PG10 N16820398
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U6_U843         U1_PFM U1_U6_N16930507 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_U6_V3         U1_U6_N16820705 0 40
C_U1_U6_C8         0 U1_U6_N16820901  1u IC=0 
G_U1_U6_ABMII23         0 U1_ISLOPE VALUE { LIMIT(V(U1_COMP)/24k, 0 ,20)    }
G_U1_U6_ABM2I5         0 U1_U6_VRAMPLIN VALUE { IF(V(SDWN1)<0.5,V(VIN1)*1e-6,0)
+     }
G_U1_U6_ABMII3         U1_ISLOPE 0 VALUE { LIMIT(V(U1_U6_VRAMPQUAD)/48k, 0 ,20)
+     }
G_U1_U6_ABMII2         VIN1 U1_ISLOPE VALUE { LIMIT(V(U1_U6_VDECOMP)/48k, 0
+  ,20)    }
X_U1_U6_U832         U1_U6_ANDOUT0 U1_U6_N16820650 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_U6_V9         U1_U6_N16820784 0 0.025
X_U1_U6_U831         U1_U6_ANDOUT1 U1_U6_N16820894 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U6_U661         U1_CLK U1_PH2 U1_RESET_RAMP_LIN OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_U6_ABM3         U1_U6_VREFTH_HIGH 0 VALUE { (V(U1_U6_N16820518)*1.045)   
+  }
C_U1_U6_C9         0 U1_U6_N16820599  1u IC=0 
X_U1_U6_F1    U1_ISLOPE 0 U1_U6_HS_CMD 0 GmIphase_U1_U6_F1 
X_U1_U6_U835         U1_U6_HS_CMD SW1 U1_HS_COMP_OUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_C8         0 U1_VCC_RC  35p  
E_U1_U2_ABM3         U1_VREF_INT 0 VALUE { MIN (V(U1_N16710584) ,0.6)    }
V_U1_U2_V1         U1_U2_N16759695 0 0.601
D_U1_U2_D62         U1_N16710584 U1_U2_N16759695 D_D1 
C_U1_U2_C42         U1_N16710584 0  1f IC={{STEADY_STATE}*0.6} 
G_U1_U2_ABMII1         U1_U2_N16759695 U1_N16710584 VALUE { IF(V(SDWN1) >
+  0.5,0,0.545454m)    }
X_U1_U2_S1    SDWN1 0 U1_N16710584 0 SOFT_START_U1_U2_S1 
D_U1_D10         U1_VIN_REF U1_N171534230 D_D111 
X_U1_U99_U630         U1_CLK_O U1_U99_N16779726 U1_U99_N16779662 N16779728
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U99_V51         U1_U99_N16779741 0 0.45
G_U1_U99_G1         U1_U99_N16779478 U1_U99_N16779669 U1_U99_N16779594 0 1
V_U1_U99_V46         U1_U99_N16779478 0 5
X_U1_U99_U840         U1_CLK_O U1_U99_N16779718 U1_CLK U1_U99_N16779721
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U99_U827         CLK_INT_DISABLE U1_SYNC_SDWNB CLK_SYNC_EN AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U99_U841         U1_U99_N16779715 U1_U99_N16779718 one_shot PARAMS:  T=5  
X_U1_U99_U142         DISCHARGE CLK_SYNC_TOP CLK_SYNC_EN U1_U99_N16782525
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U99_U147         U1_U99_N16779638 U1_CLK U1_CLK_DEL AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U99_U162         U1_CLK U1_U99_N16779638 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=30n
X_U1_U99_U161         U1_U99_N16779721 U1_U99_N16779726 one_shot PARAMS:  T=20 
+  
X_U1_U99_S27    U1_U99_N16779726 0 U1_U99_N16779669 0 OSCILLATOR1_U1_U99_S27 
X_U1_U99_U133         U1_U99_N16779669 U1_U99_N16779741 U1_U99_N16779715
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_U99_ABM14         U1_SYNC_SDWNB 0 VALUE { IF(V(U1_VREF)>0.59*1,1,0)    }
X_U1_U99_U145         U1_U99_N16782525 U1_U99_N16782577 U1_CLK_O AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_U99_C80         U1_U99_N16779669 0  0.97n IC=0 
E_U1_U99_ABM21         U1_U99_N16779594 0 VALUE {
+  IF(V(U1_U99_N16779662)>0.5,V(CLK_CURRENT)*1000,0)    }
X_U1_U99_U838         SDWN1 U1_U99_N16782577 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_U99_D15         U1_U99_N16779669 U1_U99_N16779478 D_D111 
D_U1_U99_D14         0 U1_U99_N16779669 D_D111 
X_U1_U1_U665         MODE_SYNC U1_U1_SSDONE U1_U1_N16822221 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_U1_V9         U1_U1_N16817222 0 88.8m
D_U1_U1_D11         U1_U1_N16784509 U1_U1_N16781818 D_D 
D_U1_U1_D10         U1_COMP U1_U1_N16769428 D_D111 
X_U1_U1_U4         U1_U1_N16796623 U1_U1_N16796884 U1_U1_N16795812
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_S4    U1_U1_SKIP_COMP 0 U1_COMP U1_VCC_RC ERROR_AMPLIFIER_U1_U1_S4 
E_U1_U1_ABM14         U1_U1_I_FOLDABACK_BKP 0 VALUE { if(V(MODE_SYNC)<0.5,  
+ V(I_FOLDABACK),0)   }
E_U1_U1_ABM9         U1_U1_N16784509 0 VALUE { {IF(V(U1_U1_N16797973) <
+  0.5,0.0888,0)}    }
R_U1_U1_R51         SDWN1 U1_U1_N16792977  50k TC=0,0 
C_U1_U1_C1493         U1_U1_N16820336 0  1.443n  TC=0,0 
C_U1_U1_C1491         U1_U1_N16792977 0  1.443n  TC=0,0 
E_U1_U1_ABM1         I_FOLDABACK 0 VALUE { MAX ( V(U1_U1_N16781815) , 0 )    }
G_U1_U1_ABM2I1         0 U1_U1_VEA VALUE { LIMIT((V(U1_VREF) -
+  V(U1_FB_INT))*15u,-2u,2u)    }
D_U1_U1_D1         SDWN1 U1_U1_N16792977 D_D111 
X_U1_U1_U662         U1_U1_VEA U1_U1_N16820358 U1_U1_N16820376 U1_U1_N16820332
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_U1_V8         U1_U1_N16820358 0 88.8m
R_U1_U1_R2         U1_U1_VEA 0  200e6  
C_U1_U1_C1         U1_U1_VEA 0  600f  
E_U1_U1_ABM11         U1_U1_SSDONE 0 VALUE { IF(V(U1_VREF)<0.6,0,1)    }
X_U1_U1_U3         CLK_INT_DISABLE U1_U1_N16796623 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_U1_R53         U1_U1_N16820332 U1_U1_N16820336  0.5 TC=0,0 
V_U1_U1_V10         U1_U1_N16820376 0 0.5m
X_U1_U1_S3    U1_PFM 0 U1_COMP U1_U1_N16817222 ERROR_AMPLIFIER_U1_U1_S3 
X_U1_U1_U663         U1_U1_N16822221 U1_U1_N16820336 U1_U1_SKIP_COMP
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U2         U1_U1_N16792977 CLK_INT_DISABLE U1_U1_N16795812
+  U1_U1_N16797973 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U1_U826         U1_U1_SKIP_COMP U1_PFM INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=20n
X_U1_U1_S1    U1_U1_SKIP_COMP 0 U1_U1_VEA U1_COMP ERROR_AMPLIFIER_U1_U1_S1 
E_U1_U1_ABM10         U1_U1_N16769428 0 VALUE { {IF(V(U1_HICCUP) >
+  0.5,0.156,0.4772)}    }
X_U1_U1_H1    U1_U1_N16781818 U1_U1_VEA U1_U1_N16781815 0
+  ERROR_AMPLIFIER_U1_U1_H1 
X_U1_U1_U5         MODE_SYNC U1_U1_SSDONE U1_U1_N16796884 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E3         U1_FB_INT 0 FB1 GND_0 1
E_U1_E2         U1_N17118351 0 U1_VREF_INT 0 1
R_U1_R1         0 U1_VIN_REF  1.443 TC=0,0 
X_U844         N16778518 N16778591 N16778547 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U846         N16778707 TREK_CLK_BOTTOM one_shot PARAMS:  T=20  
X_U851         SDWN2 SDWN1 SDWN OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C1         MODE_SYNC N16779186  1n  
D_D1         N16779312 N16779315 D_D111 
X_U3         SYNC_INT SYNC_INTB INV_BASIC_GEN PARAMS: VDD=2 VSS=0
+  VTHRESH=1000E-3
E_ABM22         N16778439 0 VALUE { V(FREQ)*1e-12    }
D_D13         N16778494 N16778518 D_D111 
E_ABM17         FREQ 0 VALUE { IF(V(COMP_FSET) > 4.4u &
+  V(COMP_FSET)<11u,18/V(COMP_FSET),IF(V(COMP_FSET) >17u &
+  V(COMP_FSET)<41u,72/V(COMP_FSET),IF(V(COMP_FSET) > 44u &
+  V(COMP_FSET)<101u,180/V(COMP_FSET),if(V(COMP_FSET)<11n,2.25e6,if(V(COMP_FSET)>0.5,2.25e6,0)))))
+     }
X_U611         EN_OK1 VIN_OK1 N16769673 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U849         SYNC_INTB N16791391 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=124n
X_U159         SYNC_INT N16779275 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=124n
V_V45         N16778425 0 5
E_E4         N16779312 0 N16779275 0 1
X_S26    DISCHARGE 0 N16778518 0 TPS62442-Q1_TRANS_S26 
E_ABM24         COMP_SET2 0 VALUE { {IF(V(COMP_FSET) >17u &
+  V(COMP_FSET)<41u,1,0)}    }
.ENDS TPS62442-Q1_TRANS
*$
.subckt TPS62441_TRANS2_tps62441-q1_trans2_S12 1 2 3 4  
S_tps62441-q1_trans2_S12         3 4 1 2 _tps62441-q1_trans2_S12
RS_tps62441-q1_trans2_S12         1 2 1G
.MODEL         _tps62441-q1_trans2_S12 VSWITCH Roff=1m Ron=1990e3 Voff=0.2
+  Von=0.5
.ends TPS62441_TRANS2_tps62441-q1_trans2_S12
*$
.subckt Oscillator_tps62441-q1_trans2_U99_S27 1 2 3 4  
S_tps62441-q1_trans2_U99_S27         3 4 1 2 _tps62441-q1_trans2_U99_S27
RS_tps62441-q1_trans2_U99_S27         1 2 1G
.MODEL         _tps62441-q1_trans2_U99_S27 VSWITCH Roff=1e9 Ron=100m Voff=0.4
+  Von=0.6
.ends Oscillator_tps62441-q1_trans2_U99_S27
*$
.subckt TPS62441_TRANS2_tps62441-q1_trans2_S6 1 2 3 4  
S_tps62441-q1_trans2_S6         3 4 1 2 _tps62441-q1_trans2_S6
RS_tps62441-q1_trans2_S6         1 2 1G
.MODEL         _tps62441-q1_trans2_S6 VSWITCH Roff=1m Ron=150e3 Voff=0.2
+  Von=0.5
.ends TPS62441_TRANS2_tps62441-q1_trans2_S6
*$
.subckt ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S4 1 2 3 4  
S_tps62441-q1_trans2_ERROR_AMP2_S4         3 4 1 2
+  _tps62441-q1_trans2_ERROR_AMP2_S4
RS_tps62441-q1_trans2_ERROR_AMP2_S4         1 2 1G
.MODEL         _tps62441-q1_trans2_ERROR_AMP2_S4 VSWITCH Roff=100G Ron=10m
+  Voff=0.2 Von=0.8
.ends ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S4
*$
.subckt ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S3 1 2 3 4  
S_tps62441-q1_trans2_ERROR_AMP2_S3         3 4 1 2
+  _tps62441-q1_trans2_ERROR_AMP2_S3
RS_tps62441-q1_trans2_ERROR_AMP2_S3         1 2 1G
.MODEL         _tps62441-q1_trans2_ERROR_AMP2_S3 VSWITCH Roff=100G Ron=10m
+  Voff=0.2 Von=0.8
.ends ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S3
*$
.subckt ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_H1 1 2 3 4  
H_tps62441-q1_trans2_ERROR_AMP2_H1         3 4
+  VH_tps62441-q1_trans2_ERROR_AMP2_H1 1
VH_tps62441-q1_trans2_ERROR_AMP2_H1         1 2 0V
.ends ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_H1
*$
.subckt ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S1 1 2 3 4  
S_tps62441-q1_trans2_ERROR_AMP2_S1         3 4 1 2
+  _tps62441-q1_trans2_ERROR_AMP2_S1
RS_tps62441-q1_trans2_ERROR_AMP2_S1         1 2 1G
.MODEL         _tps62441-q1_trans2_ERROR_AMP2_S1 VSWITCH Roff=10E6 Ron=10m
+  Voff=0.2 Von=0.8
.ends ERROR_AMP2_tps62441-q1_trans2_ERROR_AMP2_S1
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S1 1 2 3 4  
S_tps62441-q1_trans2_U6_S1         3 4 1 2 _tps62441-q1_trans2_U6_S1
RS_tps62441-q1_trans2_U6_S1         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.5
.ends GmIphase_tps62441-q1_trans2_U6_S1
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S5 1 2 3 4  
S_tps62441-q1_trans2_U6_S5         3 4 1 2 _tps62441-q1_trans2_U6_S5
RS_tps62441-q1_trans2_U6_S5         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S5 VSWITCH Roff=1e6 Ron=1m Voff=0.25
+  Von=0.5
.ends GmIphase_tps62441-q1_trans2_U6_S5
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S6 1 2 3 4  
S_tps62441-q1_trans2_U6_S6         3 4 1 2 _tps62441-q1_trans2_U6_S6
RS_tps62441-q1_trans2_U6_S6         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S6 VSWITCH Roff=1e6 Ron=1m Voff=0.25
+  Von=0.5
.ends GmIphase_tps62441-q1_trans2_U6_S6
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S7 1 2 3 4  
S_tps62441-q1_trans2_U6_S7         3 4 1 2 _tps62441-q1_trans2_U6_S7
RS_tps62441-q1_trans2_U6_S7         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S7 VSWITCH Roff=1 Ron=1e6 Voff=0.2
+  Von=0.8
.ends GmIphase_tps62441-q1_trans2_U6_S7
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S2 1 2 3 4  
S_tps62441-q1_trans2_U6_S2         3 4 1 2 _tps62441-q1_trans2_U6_S2
RS_tps62441-q1_trans2_U6_S2         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.5
.ends GmIphase_tps62441-q1_trans2_U6_S2
*$
.subckt GmIphase_tps62441-q1_trans2_U6_S3 1 2 3 4  
S_tps62441-q1_trans2_U6_S3         3 4 1 2 _tps62441-q1_trans2_U6_S3
RS_tps62441-q1_trans2_U6_S3         1 2 1G
.MODEL         _tps62441-q1_trans2_U6_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.2
+  Von=0.5
.ends GmIphase_tps62441-q1_trans2_U6_S3
*$
.subckt GmIphase_tps62441-q1_trans2_U6_F1 1 2 3 4  
F_tps62441-q1_trans2_U6_F1         3 4 VF_tps62441-q1_trans2_U6_F1 20
VF_tps62441-q1_trans2_U6_F1         1 2 0V
.ends GmIphase_tps62441-q1_trans2_U6_F1
*$
.subckt SOFT_START_tps62441-q1_trans2_U2_S1 1 2 3 4  
S_tps62441-q1_trans2_U2_S1         3 4 1 2 _tps62441-q1_trans2_U2_S1
RS_tps62441-q1_trans2_U2_S1         1 2 1G
.MODEL         _tps62441-q1_trans2_U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2
+  Von=0.5
.ends SOFT_START_tps62441-q1_trans2_U2_S1
*$
.subckt TPS62441_TRANS2_tps62441-q1_trans2_S11 1 2 3 4  
S_tps62441-q1_trans2_S11         3 4 1 2 _tps62441-q1_trans2_S11
RS_tps62441-q1_trans2_S11         1 2 1G
.MODEL         _tps62441-q1_trans2_S11 VSWITCH Roff=1m Ron=420e3 Voff=0.2
+  Von=0.5
.ends TPS62441_TRANS2_tps62441-q1_trans2_S11
*$
.subckt Driver_mod_tps62441-q1_trans2_U4_S2 1 2 3 4  
S_tps62441-q1_trans2_U4_S2         3 4 1 2 _tps62441-q1_trans2_U4_S2
RS_tps62441-q1_trans2_U4_S2         1 2 1G
.MODEL         _tps62441-q1_trans2_U4_S2 VSWITCH Roff=1e9 Ron=25m Voff=0.2
+  Von=0.5
.ends Driver_mod_tps62441-q1_trans2_U4_S2
*$
.subckt Driver_mod_tps62441-q1_trans2_U4_H2 1 2 3 4  
H_tps62441-q1_trans2_U4_H2         3 4 VH_tps62441-q1_trans2_U4_H2 -1
VH_tps62441-q1_trans2_U4_H2         1 2 0V
.ends Driver_mod_tps62441-q1_trans2_U4_H2
*$
.subckt Driver_mod_tps62441-q1_trans2_U4_S1 1 2 3 4  
S_tps62441-q1_trans2_U4_S1         3 4 1 2 _tps62441-q1_trans2_U4_S1
RS_tps62441-q1_trans2_U4_S1         1 2 1G
.MODEL         _tps62441-q1_trans2_U4_S1 VSWITCH Roff=1e9 Ron=55m Voff=0.2
+  Von=0.5
.ends Driver_mod_tps62441-q1_trans2_U4_S1
*$
.subckt Driver_mod_tps62441-q1_trans2_U4_H1 1 2 3 4  
H_tps62441-q1_trans2_U4_H1         3 4 VH_tps62441-q1_trans2_U4_H1 1
VH_tps62441-q1_trans2_U4_H1         1 2 0V
.ends Driver_mod_tps62441-q1_trans2_U4_H1
*$
.subckt HICCUP1_tps62441-q1_trans2_U8_S3 1 2 3 4  
S_tps62441-q1_trans2_U8_S3         3 4 1 2 _tps62441-q1_trans2_U8_S3
RS_tps62441-q1_trans2_U8_S3         1 2 1G
.MODEL         _tps62441-q1_trans2_U8_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.25
+  Von=0.75
.ends HICCUP1_tps62441-q1_trans2_U8_S3
*$
.subckt HICCUP1_tps62441-q1_trans2_U8_S5 1 2 3 4  
S_tps62441-q1_trans2_U8_S5         3 4 1 2 _tps62441-q1_trans2_U8_S5
RS_tps62441-q1_trans2_U8_S5         1 2 1G
.MODEL         _tps62441-q1_trans2_U8_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.25
+  Von=0.75
.ends HICCUP1_tps62441-q1_trans2_U8_S5
*$
.subckt HICCUP1_U1_U8_S3 1 2 3 4  
S_U1_U8_S3         3 4 1 2 _U1_U8_S3
RS_U1_U8_S3         1 2 1G
.MODEL         _U1_U8_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.25 Von=0.75
.ends HICCUP1_U1_U8_S3
*$
.subckt HICCUP1_U1_U8_S5 1 2 3 4  
S_U1_U8_S5         3 4 1 2 _U1_U8_S5
RS_U1_U8_S5         1 2 1G
.MODEL         _U1_U8_S5 VSWITCH Roff=1e9 Ron=1m Voff=0.25 Von=0.75
.ends HICCUP1_U1_U8_S5
*$
.subckt TPS628501-Q1_TRANS_U1_S6 1 2 3 4  
S_U1_S6         3 4 1 2 _U1_S6
RS_U1_S6         1 2 1G
.MODEL         _U1_S6 VSWITCH Roff=1m Ron=150e3 Voff=0.2 Von=0.5
.ends TPS628501-Q1_TRANS_U1_S6
*$
.subckt TPS628501-Q1_TRANS_U1_S11 1 2 3 4  
S_U1_S11         3 4 1 2 _U1_S11
RS_U1_S11         1 2 1G
.MODEL         _U1_S11 VSWITCH Roff=1m Ron=420e3 Voff=0.2 Von=0.5
.ends TPS628501-Q1_TRANS_U1_S11
*$
.subckt Driver_mod_U1_U4_S2 1 2 3 4  
S_U1_U4_S2         3 4 1 2 _U1_U4_S2
RS_U1_U4_S2         1 2 1G
.MODEL         _U1_U4_S2 VSWITCH Roff=1e9 Ron=25m Voff=0.2 Von=0.5
.ends Driver_mod_U1_U4_S2
*$
.subckt Driver_mod_U1_U4_H2 1 2 3 4  
H_U1_U4_H2         3 4 VH_U1_U4_H2 -1
VH_U1_U4_H2         1 2 0V
.ends Driver_mod_U1_U4_H2
*$
.subckt Driver_mod_U1_U4_S1 1 2 3 4  
S_U1_U4_S1         3 4 1 2 _U1_U4_S1
RS_U1_U4_S1         1 2 1G
.MODEL         _U1_U4_S1 VSWITCH Roff=1e9 Ron=55m Voff=0.2 Von=0.5
.ends Driver_mod_U1_U4_S1
*$
.subckt Driver_mod_U1_U4_H1 1 2 3 4  
H_U1_U4_H1         3 4 VH_U1_U4_H1 1
VH_U1_U4_H1         1 2 0V
.ends Driver_mod_U1_U4_H1
*$
.subckt TPS628501-Q1_TRANS_U1_S12 1 2 3 4  
S_U1_S12         3 4 1 2 _U1_S12
RS_U1_S12         1 2 1G
.MODEL         _U1_S12 VSWITCH Roff=1m Ron=1990e3 Voff=0.2 Von=0.5
.ends TPS628501-Q1_TRANS_U1_S12
*$
.subckt GmIphase_U1_U6_S1 1 2 3 4  
S_U1_U6_S1         3 4 1 2 _U1_U6_S1
RS_U1_U6_S1         1 2 1G
.MODEL         _U1_U6_S1 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.5
.ends GmIphase_U1_U6_S1
*$
.subckt GmIphase_U1_U6_S5 1 2 3 4  
S_U1_U6_S5         3 4 1 2 _U1_U6_S5
RS_U1_U6_S5         1 2 1G
.MODEL         _U1_U6_S5 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.5
.ends GmIphase_U1_U6_S5
*$
.subckt GmIphase_U1_U6_S6 1 2 3 4  
S_U1_U6_S6         3 4 1 2 _U1_U6_S6
RS_U1_U6_S6         1 2 1G
.MODEL         _U1_U6_S6 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.5
.ends GmIphase_U1_U6_S6
*$
.subckt GmIphase_U1_U6_S7 1 2 3 4  
S_U1_U6_S7         3 4 1 2 _U1_U6_S7
RS_U1_U6_S7         1 2 1G
.MODEL         _U1_U6_S7 VSWITCH Roff=1 Ron=1e6 Voff=0.2 Von=0.8
.ends GmIphase_U1_U6_S7
*$
.subckt GmIphase_U1_U6_S2 1 2 3 4  
S_U1_U6_S2         3 4 1 2 _U1_U6_S2
RS_U1_U6_S2         1 2 1G
.MODEL         _U1_U6_S2 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.5
.ends GmIphase_U1_U6_S2
*$
.subckt GmIphase_U1_U6_S3 1 2 3 4  
S_U1_U6_S3         3 4 1 2 _U1_U6_S3
RS_U1_U6_S3         1 2 1G
.MODEL         _U1_U6_S3 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.5
.ends GmIphase_U1_U6_S3
*$
.subckt GmIphase_U1_U6_F1 1 2 3 4  
F_U1_U6_F1         3 4 VF_U1_U6_F1 20
VF_U1_U6_F1         1 2 0V
.ends GmIphase_U1_U6_F1
*$
.subckt SOFT_START_U1_U2_S1 1 2 3 4  
S_U1_U2_S1         3 4 1 2 _U1_U2_S1
RS_U1_U2_S1         1 2 1G
.MODEL         _U1_U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U1_U2_S1
*$
.subckt OSCILLATOR1_U1_U99_S27 1 2 3 4  
S_U1_U99_S27         3 4 1 2 _U1_U99_S27
RS_U1_U99_S27         1 2 1G
.MODEL         _U1_U99_S27 VSWITCH Roff=1e9 Ron=100m Voff=0.4 Von=0.6
.ends OSCILLATOR1_U1_U99_S27
*$
.subckt ERROR_AMPLIFIER_U1_U1_S4 1 2 3 4  
S_U1_U1_S4         3 4 1 2 _U1_U1_S4
RS_U1_U1_S4         1 2 1G
.MODEL         _U1_U1_S4 VSWITCH Roff=100G Ron=10m Voff=0.2 Von=0.8
.ends ERROR_AMPLIFIER_U1_U1_S4
*$
.subckt ERROR_AMPLIFIER_U1_U1_S3 1 2 3 4  
S_U1_U1_S3         3 4 1 2 _U1_U1_S3
RS_U1_U1_S3         1 2 1G
.MODEL         _U1_U1_S3 VSWITCH Roff=100G Ron=10m Voff=0.2 Von=0.8
.ends ERROR_AMPLIFIER_U1_U1_S3
*$
.subckt ERROR_AMPLIFIER_U1_U1_S1 1 2 3 4  
S_U1_U1_S1         3 4 1 2 _U1_U1_S1
RS_U1_U1_S1         1 2 1G
.MODEL         _U1_U1_S1 VSWITCH Roff=10E6 Ron=10m Voff=0.2 Von=0.8
.ends ERROR_AMPLIFIER_U1_U1_S1
*$
.subckt ERROR_AMPLIFIER_U1_U1_H1 1 2 3 4  
H_U1_U1_H1         3 4 VH_U1_U1_H1 1
VH_U1_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_U1_U1_H1
*$
.subckt TPS62442-Q1_TRANS_S26 1 2 3 4  
S_S26         3 4 1 2 _S26
RS_S26         1 2 1G
.MODEL         _S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends TPS62442-Q1_TRANS_S26
*$
.model D_D111 d
+ is=1e-15
+ tt=1e-11
+ rs=0.005
+ n=0.001
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+09
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.005
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.model D_D d
+ is=1e-15
+ n=0.01
+ tt=1e-11
+ rs=0.05
*$
.model d_dton d
+ is=1e-15
+ tt=1e-11
+ rs=0.005
+ n=0.01
*$
.model D_D1 d
+ is=1e-15
+ tt=1e-11
+ rs=0.05
+ n=0.1
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.443}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=1 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
