

    Cadence Design Systems, Inc.
    Bomhdl 16.6-p001 (v16-6-112A) 9/10/2012
    Copyright 2011 Cadence Design Systems, Inc, Cadence Design Systems, Inc.

    Run on Mon Apr 27 16:36:51 2015


*****************************
*  Processing project file  *
*****************************

    DESIGN_LIBRARY 'tubii_tk2_lib'
    DESIGN_NAME 'tubii'
    VIEW_SCHEMATIC 'sch_1'
    VIEW_PACKAGER 'packaged'
    VIEW_VARIANT 'variant'
    VIEW_BOM ''
    VIEW_CONFIG_PHYSICAL 'cfg_package'
    USE_LIBRARY_PPT 'on'
    MERGE_PPT 'on'
    INCLUDE_PPT ''
    EXCLUDE_PPT ''
    SPREADSHEET 'OFF'
    LAST_OUTPUT_FILE 'BOM.rpt'
    TEMPLATE_FILE 'template.bom'

*********************************
*  End processing project file  *
*********************************

 
Initializing tool communication modules... 
Checking the presence of variant and BOM view. 
Set the DDBPI message handlers and Tool start time. 
Initialize jlg string table. 

*********************************
*  Loading the design database  *
*********************************

Start loading the design. 
Loading logical design view of tubii 
Setting design view directives...
 
Loading pstX files...
 

Loading... C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\tubii\packaged\pstchip.dat
 

Loading... C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\tubii\packaged\pstxprt.dat
 

Loading... C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\tubii\packaged\pstxnet.dat
 
packaging the design view... 
End loading logical design view of tubii 
Reading cell level PPTs... 
INFO(SPCODD-181): Loading ./Parts/parts/capacitors/csmd0603/part_table/part.ptf.
 
INFO(SPCODD-181): Loading ./Parts/parts/capacitors/csmd0805/part_table/part.ptf.
 
INFO(SPCODD-181): Loading ./Parts/parts/resistors/rsmd0805/part_table/part.ptf.
 
INFO(SPCODD-181): Loading ./Parts/parts/capacitors/tant0805/part_table/part.ptf.
 
INFO(SPCODD-181): Loading ./Parts/parts/misc/led_1206/part_table/part.ptf.
 
Design loaded successfully. 


******************************************
*  Finished loading the design database  *
******************************************


**********************************
*  Start generating bom reports. *
**********************************

Report generated successfully.

Output file list :
C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\tubii\bom\BOM.rpt

*********************************
*  End generating bom reports   *
*********************************

    Start time   16:36:51
    End time     18:33:48
    Elapsed time  1:56:57

*********************************
*  BOM-HDL execution done.      *
*********************************

