

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Fri Jun 24 15:07:41 2022

* Version:        2020.1 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.714 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.71>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/myproject.cpp:4]   --->   Operation 2 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.04ns)   --->   "%s_V = call i32 @decision_function.7, i32 %p_read_9, i32 %p_read_5" [firmware/BDT.h:193->firmware/myproject.cpp:10]   --->   Operation 13 'call' 's_V' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (2.37ns)   --->   "%s_V_1 = call i32 @decision_function.6, i32 %p_read_8, i32 %p_read_5, i32 %p_read_3" [firmware/BDT.h:198->firmware/myproject.cpp:10]   --->   Operation 14 'call' 's_V_1' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (2.37ns)   --->   "%s_V_2 = call i32 @decision_function.5, i32 %p_read_8, i32 %p_read_6" [firmware/BDT.h:203->firmware/myproject.cpp:10]   --->   Operation 15 'call' 's_V_2' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (2.37ns)   --->   "%s_V_3 = call i32 @decision_function.4, i32 %p_read_3, i32 %p_read_2" [firmware/BDT.h:208->firmware/myproject.cpp:10]   --->   Operation 16 'call' 's_V_3' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (2.37ns)   --->   "%s_V_4 = call i32 @decision_function.3, i32 %p_read_7, i32 %p_read_1" [firmware/BDT.h:213->firmware/myproject.cpp:10]   --->   Operation 17 'call' 's_V_4' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (2.37ns)   --->   "%s_V_5 = call i32 @decision_function.2, i32 %p_read_10, i32 %p_read_4" [firmware/BDT.h:218->firmware/myproject.cpp:10]   --->   Operation 18 'call' 's_V_5' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (2.04ns)   --->   "%s_V_6 = call i32 @decision_function.1, i32 %p_read_5, i32 %p_read_4, i32 %p_read_1" [firmware/BDT.h:223->firmware/myproject.cpp:10]   --->   Operation 19 'call' 's_V_6' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (2.04ns)   --->   "%s_V_7 = call i32 @decision_function, i32 %p_read_8, i32 %p_read_6" [firmware/BDT.h:228->firmware/myproject.cpp:10]   --->   Operation 20 'call' 's_V_7' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%add_ln712 = add i32 %s_V_1, i32 %s_V"   --->   Operation 21 'add' 'add_ln712' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%add_ln712_1 = add i32 %s_V_2, i32 %s_V_3"   --->   Operation 22 'add' 'add_ln712_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_2 = add i32 %add_ln712_1, i32 %add_ln712"   --->   Operation 23 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_3 = add i32 %s_V_4, i32 %s_V_5"   --->   Operation 24 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_4 = add i32 %s_V_7, i32 1965"   --->   Operation 25 'add' 'add_ln712_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_5 = add i32 %add_ln712_4, i32 %s_V_6"   --->   Operation 26 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_6 = add i32 %add_ln712_5, i32 %add_ln712_3"   --->   Operation 27 'add' 'add_ln712_6' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_7 = add i32 %add_ln712_6, i32 %add_ln712_2"   --->   Operation 28 'add' 'add_ln712_7' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %add_ln712_7"   --->   Operation 29 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 4.71ns
The critical path consists of the following:
	wire read operation ('p_read_1', firmware/BDT.h:193->firmware/myproject.cpp:10) on port 'p_read9' (firmware/BDT.h:193->firmware/myproject.cpp:10) [12]  (0 ns)
	'call' operation ('s.V', firmware/BDT.h:223->firmware/myproject.cpp:10) to 'decision_function.1' [28]  (2.05 ns)
	'add' operation ('add_ln712_5') [35]  (0.889 ns)
	'add' operation ('add_ln712_6') [36]  (0.889 ns)
	'add' operation ('add_ln712_7') [37]  (0.889 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
