
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002583    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000030   18.070030 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008257    0.106655    0.184746   18.254776 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.106655    0.000417   18.255194 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004338    0.050436    0.093744   18.348938 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.050436    0.000064   18.349001 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.349001   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.009102   30.160711 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.282551   30.443262 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001343   30.444605 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.344606   clock uncertainty
                                  0.000000   30.344606   clock reconvergence pessimism
                                  0.483997   30.828602   library recovery time
                                             30.828602   data required time
---------------------------------------------------------------------------------------------
                                             30.828602   data required time
                                            -18.349001   data arrival time
---------------------------------------------------------------------------------------------
                                             12.479602   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003072    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840085    0.000044   10.180044 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.101476    1.539059   11.719104 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.101476    0.000047   11.719151 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004848    0.127501    1.228859   12.948009 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.127501    0.000187   12.948196 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015546    0.067156    0.306883   13.255080 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.067177    0.001193   13.256273 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078368    0.728540    1.783841   15.040113 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.729043    0.018387   15.058500 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             15.058500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.772992   29.652630   library setup time
                                             29.652630   data required time
---------------------------------------------------------------------------------------------
                                             29.652630   data required time
                                            -15.058500   data arrival time
---------------------------------------------------------------------------------------------
                                             14.594129   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003251    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840094    0.000050   10.180050 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002282    0.102367    1.540800   11.720850 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.102367    0.000067   11.720917 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.102516    1.188289   12.909205 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.102516    0.000047   12.909253 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.019923    0.077586    0.305668   13.214921 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.077636    0.001913   13.216834 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.078938    0.733458    1.791795   15.008630 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.734006    0.019153   15.027782 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             15.027782   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.774238   29.651384   library setup time
                                             29.651384   data required time
---------------------------------------------------------------------------------------------
                                             29.651384   data required time
                                            -15.027782   data arrival time
---------------------------------------------------------------------------------------------
                                             14.623602   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003754    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840124    0.000065   10.180065 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002352    0.102993    1.542034   11.722099 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.102993    0.000070   11.722169 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002640    0.104329    1.193006   12.915175 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.104329    0.000081   12.915256 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.019437    0.076276    0.305541   13.220797 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.076311    0.001603   13.222400 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075143    0.701723    1.766344   14.988743 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.702206    0.017652   15.006394 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             15.006394   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.766256   29.659365   library setup time
                                             29.659365   data required time
---------------------------------------------------------------------------------------------
                                             29.659365   data required time
                                            -15.006394   data arrival time
---------------------------------------------------------------------------------------------
                                             14.652971   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003466    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840089    0.000047   10.180047 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003070    0.108258    1.554697   11.734744 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.108258    0.000095   11.734839 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002674    0.104614    1.196299   12.931138 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.104614    0.000077   12.931215 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019271    0.095299    0.314894   13.246109 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.095327    0.001649   13.247759 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.063954    0.610717    1.702285   14.950044 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.610989    0.012676   14.962720 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             14.962720   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.743360   29.682261   library setup time
                                             29.682261   data required time
---------------------------------------------------------------------------------------------
                                             29.682261   data required time
                                            -14.962720   data arrival time
---------------------------------------------------------------------------------------------
                                             14.719542   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002859    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840076    0.000040   10.180040 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003020    0.107845    1.553807   11.733847 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.107845    0.000092   11.733939 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003745    0.115259    1.215116   12.949056 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.115259    0.000122   12.949177 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036716    0.147333    0.367981   13.317159 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.147731    0.005716   13.322875 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048161    0.478793    1.623366   14.946240 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.478912    0.007692   14.953932 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             14.953932   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.708385   29.717237   library setup time
                                             29.717237   data required time
---------------------------------------------------------------------------------------------
                                             29.717237   data required time
                                            -14.953932   data arrival time
---------------------------------------------------------------------------------------------
                                             14.763306   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004326    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840128    0.000068   10.180068 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002980    0.107519    1.553114   11.733182 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.107519    0.000093   11.733275 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005886    0.136807    1.244358   12.977633 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.136807    0.000219   12.977853 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031374    0.130481    0.364734   13.342587 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.130696    0.004946   13.347533 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045237    0.454427    1.595282   14.942816 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.454540    0.007343   14.950159 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             14.950159   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.700159   29.725462   library setup time
                                             29.725462   data required time
---------------------------------------------------------------------------------------------
                                             29.725462   data required time
                                            -14.950159   data arrival time
---------------------------------------------------------------------------------------------
                                             14.775303   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002859    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840076    0.000040   10.180040 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003354    0.110767    1.559695   11.739735 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.110767    0.000107   11.739841 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003756    0.115429    1.216810   12.956652 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.115429    0.000122   12.956773 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037655    0.150333    0.370450   13.327223 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.150593    0.005806   13.333030 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045671    0.458008    1.608376   14.941405 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.458106    0.006906   14.948312 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             14.948312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.701363   29.724260   library setup time
                                             29.724260   data required time
---------------------------------------------------------------------------------------------
                                             29.724260   data required time
                                            -14.948312   data arrival time
---------------------------------------------------------------------------------------------
                                             14.775948   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002527    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840060    0.000031   10.180032 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003680    0.114333    1.565432   11.745463 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.114333    0.000118   11.745582 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003466    0.111981    1.213474   12.959056 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.113470    0.000120   12.959175 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038659    0.152837    0.372235   13.331410 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.153088    0.005744   13.337154 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044154    0.445235    1.600023   14.937178 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.445301    0.005775   14.942952 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             14.942952   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.697041   29.728580   library setup time
                                             29.728580   data required time
---------------------------------------------------------------------------------------------
                                             29.728580   data required time
                                            -14.942952   data arrival time
---------------------------------------------------------------------------------------------
                                             14.785629   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003118    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840088    0.000046   10.180046 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001725    0.097312    1.530952   11.710999 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.097312    0.000051   11.711049 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002485    0.103141    1.187339   12.898389 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.103141    0.000072   12.898460 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018817    0.093770    0.312612   13.211073 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.093799    0.001649   13.212722 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060189    0.579178    1.676494   14.889215 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.579386    0.010902   14.900117 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             14.900117   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.735428   29.690195   library setup time
                                             29.690195   data required time
---------------------------------------------------------------------------------------------
                                             29.690195   data required time
                                            -14.900117   data arrival time
---------------------------------------------------------------------------------------------
                                             14.790077   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003249    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840091    0.000048   10.180048 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002790    0.106043    1.549741   11.729789 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.106043    0.000091   11.729880 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003990    0.118449    1.218549   12.948429 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.118449    0.000125   12.948555 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.029298    0.093896    0.333475   13.282030 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.094192    0.004778   13.286808 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051123    0.501838    1.615685   14.902493 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.502015    0.009408   14.911901 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             14.911901   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.716008   29.709614   library setup time
                                             29.709614   data required time
---------------------------------------------------------------------------------------------
                                             29.709614   data required time
                                            -14.911901   data arrival time
---------------------------------------------------------------------------------------------
                                             14.797712   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003134    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840084    0.000044   10.180044 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002796    0.106092    1.549856   11.729901 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.106092    0.000088   11.729989 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002221    0.101005    1.187144   12.917132 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.101005    0.000044   12.917177 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038380    0.151933    0.365556   13.282733 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.152148    0.005319   13.288052 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046197    0.462242    1.613127   14.901179 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.462334    0.006802   14.907981 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             14.907981   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.702790   29.722834   library setup time
                                             29.722834   data required time
---------------------------------------------------------------------------------------------
                                             29.722834   data required time
                                            -14.907981   data arrival time
---------------------------------------------------------------------------------------------
                                             14.814852   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003584    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840111    0.000059   10.180058 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002100    0.100723    1.537591   11.717649 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100723    0.000063   11.717712 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002399    0.102546    1.187549   12.905261 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.102546    0.000072   12.905334 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016036    0.084405    0.303023   13.208357 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.084422    0.001267   13.209623 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057201    0.553947    1.652533   14.862156 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.554093    0.009091   14.871247 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             14.871247   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.729079   29.696543   library setup time
                                             29.696543   data required time
---------------------------------------------------------------------------------------------
                                             29.696543   data required time
                                            -14.871247   data arrival time
---------------------------------------------------------------------------------------------
                                             14.825295   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002395    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840057    0.000030   10.180031 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002370    0.103155    1.542323   11.722353 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.103155    0.000073   11.722426 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002475    0.103093    1.190146   12.912572 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.103093    0.000074   12.912645 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033755    0.137924    0.354398   13.267044 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.138146    0.005173   13.272217 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047326    0.470318    1.613073   14.885290 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.470442    0.007765   14.893055 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             14.893055   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.705526   29.720097   library setup time
                                             29.720097   data required time
---------------------------------------------------------------------------------------------
                                             29.720097   data required time
                                            -14.893055   data arrival time
---------------------------------------------------------------------------------------------
                                             14.827041   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002775    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840073    0.000038   10.180038 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001952    0.099384    1.534966   11.715004 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099384    0.000058   11.715062 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003158    0.108728    1.200367   12.915429 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.108728    0.000100   12.915529 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015396    0.082312    0.303899   13.219429 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.082330    0.001291   13.220719 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055792    0.542231    1.641867   14.862586 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.542373    0.008875   14.871461 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             14.871461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.726138   29.699484   library setup time
                                             29.699484   data required time
---------------------------------------------------------------------------------------------
                                             29.699484   data required time
                                            -14.871461   data arrival time
---------------------------------------------------------------------------------------------
                                             14.828024   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002780    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840071    0.000037   10.180037 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001606    0.096222    1.528851   11.708888 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.096222    0.000032   11.708920 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.104542    1.190114   12.899035 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.104542    0.000083   12.899117 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035652    0.143286    0.360583   13.259701 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.143456    0.004666   13.264367 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046871    0.468048    1.612615   14.876982 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.468157    0.007332   14.884314 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             14.884314   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.704755   29.720867   library setup time
                                             29.720867   data required time
---------------------------------------------------------------------------------------------
                                             29.720867   data required time
                                            -14.884314   data arrival time
---------------------------------------------------------------------------------------------
                                             14.836553   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004052    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840134    0.000070   10.180071 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002915    0.107008    1.551978   11.732049 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.107008    0.000093   11.732141 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002234    0.101134    1.187845   12.919987 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.101134    0.000045   12.920032 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034009    0.138146    0.354409   13.274441 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.138334    0.004788   13.279229 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045211    0.454088    1.599435   14.878664 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.454172    0.006464   14.885128 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             14.885128   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.700035   29.725586   library setup time
                                             29.725586   data required time
---------------------------------------------------------------------------------------------
                                             29.725586   data required time
                                            -14.885128   data arrival time
---------------------------------------------------------------------------------------------
                                             14.840458   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002933    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840077    0.000041   10.180041 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002499    0.104020    1.544621   11.724662 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.104020    0.000075   11.724737 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002156    0.100373    1.184929   12.909666 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.100373    0.000044   12.909709 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037248    0.148366    0.362077   13.271787 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.148611    0.005621   13.277408 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043457    0.439575    1.592660   14.870069 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.439659    0.006350   14.876419 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             14.876419   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.695137   29.730486   library setup time
                                             29.730486   data required time
---------------------------------------------------------------------------------------------
                                             29.730486   data required time
                                            -14.876419   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854067   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002998    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840081    0.000043   10.180043 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001716    0.097230    1.530791   11.710834 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.097230    0.000050   11.710883 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002454    0.102919    1.186745   12.897628 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.102919    0.000074   12.897702 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016568    0.086215    0.304922   13.202624 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.086236    0.001391   13.204015 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054238    0.527661    1.632612   14.836627 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.527858    0.010110   14.846738 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             14.846738   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.722494   29.703129   library setup time
                                             29.703129   data required time
---------------------------------------------------------------------------------------------
                                             29.703129   data required time
                                            -14.846738   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856390   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003598    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840111    0.000059   10.180058 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002012    0.099923    1.536029   11.716088 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.099923    0.000060   11.716148 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002543    0.103580    1.189707   12.905855 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.103580    0.000052   12.905907 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.029805    0.094923    0.326742   13.232649 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.095456    0.005170   13.237820 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049988    0.492456    1.608491   14.846311 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.492639    0.009451   14.855762 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             14.855762   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.713018   29.712605   library setup time
                                             29.712605   data required time
---------------------------------------------------------------------------------------------
                                             29.712605   data required time
                                            -14.855762   data arrival time
---------------------------------------------------------------------------------------------
                                             14.856843   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002284    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840054    0.000028   10.180029 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002058    0.100338    1.536816   11.716845 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.100338    0.000062   11.716907 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002930    0.106683    1.196794   12.913701 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.106683    0.000088   12.913789 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.033815    0.102715    0.335008   13.248797 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.103287    0.005715   13.254512 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047730    0.473711    1.597825   14.852337 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.473861    0.008489   14.860826 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             14.860826   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.706680   29.718941   library setup time
                                             29.718941   data required time
---------------------------------------------------------------------------------------------
                                             29.718941   data required time
                                            -14.860826   data arrival time
---------------------------------------------------------------------------------------------
                                             14.858115   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003052    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840082    0.000044   10.180044 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001736    0.097419    1.531156   11.711200 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.097419    0.000051   11.711250 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002456    0.102937    1.186885   12.898135 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.102937    0.000074   12.898209 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017995    0.090889    0.309926   13.208136 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.090907    0.001344   13.209479 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052959    0.518605    1.627258   14.836738 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.518726    0.008094   14.844831 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             14.844831   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.720202   29.705420   library setup time
                                             29.705420   data required time
---------------------------------------------------------------------------------------------
                                             29.705420   data required time
                                            -14.844831   data arrival time
---------------------------------------------------------------------------------------------
                                             14.860588   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003165    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840082    0.000044   10.180044 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002115    0.100854    1.537837   11.717880 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.100854    0.000063   11.717943 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002385    0.102449    1.187366   12.905309 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.102449    0.000070   12.905379 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035487    0.143409    0.358545   13.263925 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.143790    0.005494   13.269419 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043341    0.438621    1.589405   14.858824 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.438718    0.006749   14.865573 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             14.865573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.694819   29.730803   library setup time
                                             29.730803   data required time
---------------------------------------------------------------------------------------------
                                             29.730803   data required time
                                            -14.865573   data arrival time
---------------------------------------------------------------------------------------------
                                             14.865229   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004256    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840139    0.000073   10.180073 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096481    1.529376   11.709449 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.096481    0.000033   11.709481 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002943    0.106769    1.195047   12.904529 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.106769    0.000091   12.904619 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013146    0.074978    0.295457   13.200076 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.074986    0.000856   13.200933 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053729    0.524904    1.624930   14.825862 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.525014    0.007837   14.833699 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             14.833699   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.721781   29.703842   library setup time
                                             29.703842   data required time
---------------------------------------------------------------------------------------------
                                             29.703842   data required time
                                            -14.833699   data arrival time
---------------------------------------------------------------------------------------------
                                             14.870143   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003304    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840099    0.000052   10.180053 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002012    0.099921    1.536022   11.716075 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.099921    0.000060   11.716134 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002394    0.102518    1.187065   12.903199 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.102518    0.000048   12.903247 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.031700    0.098595    0.329467   13.232714 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.098925    0.005145   13.237859 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047968    0.477217    1.597208   14.835067 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.477363    0.008458   14.843525 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             14.843525   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.707862   29.717760   library setup time
                                             29.717760   data required time
---------------------------------------------------------------------------------------------
                                             29.717760   data required time
                                            -14.843525   data arrival time
---------------------------------------------------------------------------------------------
                                             14.874235   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003338    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840102    0.000053   10.180054 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001611    0.096274    1.528964   11.709017 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.096274    0.000032   11.709049 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002197    0.100748    1.181698   12.890747 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.100748    0.000044   12.890792 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015577    0.082836    0.300687   13.191479 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.082850    0.001155   13.192633 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053262    0.521070    1.625352   14.817986 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.521202    0.008445   14.826430 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             14.826430   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.720824   29.704798   library setup time
                                             29.704798   data required time
---------------------------------------------------------------------------------------------
                                             29.704798   data required time
                                            -14.826430   data arrival time
---------------------------------------------------------------------------------------------
                                             14.878367   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002726    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840068    0.000036   10.180036 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.100355    1.536867   11.716903 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.100355    0.000044   11.716946 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003198    0.109106    1.201565   12.918511 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.109106    0.000100   12.918612 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036364    0.107735    0.340272   13.258883 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.108469    0.006731   13.265614 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043749    0.440767    1.574137   14.839751 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.440901    0.007851   14.847602 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             14.847602   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.695556   29.730066   library setup time
                                             29.730066   data required time
---------------------------------------------------------------------------------------------
                                             29.730066   data required time
                                            -14.847602   data arrival time
---------------------------------------------------------------------------------------------
                                             14.882464   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003676    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840113    0.000060   10.180059 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002064    0.100393    1.536948   11.717009 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.100393    0.000062   11.717071 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002862    0.106109    1.195621   12.912692 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.106109    0.000089   12.912781 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034220    0.103487    0.335522   13.248302 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.104033    0.005594   13.253896 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044470    0.447869    1.577379   14.831275 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.447952    0.006387   14.837662 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             14.837662   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.697936   29.727686   library setup time
                                             29.727686   data required time
---------------------------------------------------------------------------------------------
                                             29.727686   data required time
                                            -14.837662   data arrival time
---------------------------------------------------------------------------------------------
                                             14.890024   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002801    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840071    0.000037   10.180037 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003474    0.111996    1.561807   11.741844 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.111996    0.000121   11.741965 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004157    0.120904    1.224557   12.966522 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.120904    0.000141   12.966663 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011690    0.079278    0.304683   13.271347 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.079282    0.000681   13.272028 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042108    0.428244    1.549286   14.821315 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.428289    0.004863   14.826178 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             14.826178   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.691300   29.734322   library setup time
                                             29.734322   data required time
---------------------------------------------------------------------------------------------
                                             29.734322   data required time
                                            -14.826178   data arrival time
---------------------------------------------------------------------------------------------
                                             14.908146   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002247    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840051    0.000027   10.180027 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.107150    1.552267   11.732294 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.107150    0.000093   11.732387 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002905    0.106513    1.199845   12.932232 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.106513    0.000087   12.932319 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012701    0.073542    0.293887   13.226206 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.073548    0.000758   13.226963 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044493    0.448012    1.562671   14.789634 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.448068    0.005428   14.795062 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             14.795062   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.697975   29.727648   library setup time
                                             29.727648   data required time
---------------------------------------------------------------------------------------------
                                             29.727648   data required time
                                            -14.795062   data arrival time
---------------------------------------------------------------------------------------------
                                             14.932586   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002862    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840075    0.000039   10.180039 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002190    0.101537    1.539169   11.719208 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.101537    0.000063   11.719272 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002727    0.105002    1.193807   12.913078 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.105002    0.000083   12.913160 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013090    0.085180    0.302684   13.215845 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.085186    0.000803   13.216648 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041996    0.427338    1.551413   14.768061 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.427390    0.005121   14.773182 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             14.773182   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.690996   29.734627   library setup time
                                             29.734627   data required time
---------------------------------------------------------------------------------------------
                                             29.734627   data required time
                                            -14.773182   data arrival time
---------------------------------------------------------------------------------------------
                                             14.961444   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002989    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840083    0.000044   10.180044 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001944    0.099313    1.534832   11.714875 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099313    0.000056   11.714931 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002050    0.099336    1.180625   12.895557 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.099336    0.000044   12.895600 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011546    0.078651    0.293179   13.188779 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.078655    0.000648   13.189427 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.037075    0.402079    1.512612   14.702040 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.402104    0.003469   14.705509 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             14.705509   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.682462   29.743160   library setup time
                                             29.743160   data required time
---------------------------------------------------------------------------------------------
                                             29.743160   data required time
                                            -14.705509   data arrival time
---------------------------------------------------------------------------------------------
                                             15.037650   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003369    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840101    0.000052   10.180053 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.099018    1.534263   11.714316 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.099018    0.000057   11.714373 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.096462    1.175182   12.889555 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.096462    0.000035   12.889589 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011330    0.077716    0.290847   13.180437 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.077719    0.000573   13.181009 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.033610    0.371756    1.483692   14.664701 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.371773    0.002890   14.667592 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             14.667592   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.672225   29.753397   library setup time
                                             29.753397   data required time
---------------------------------------------------------------------------------------------
                                             29.753397   data required time
                                            -14.667592   data arrival time
---------------------------------------------------------------------------------------------
                                             15.085805   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004082    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920140    0.000074    9.460073 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005491    0.131702    1.622750   11.082824 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.131702    0.000216   11.083039 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004089    0.120157    1.233432   12.316472 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.120157    0.000144   12.316616 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018036    0.072921    0.309528   12.626143 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.072965    0.001757   12.627900 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.081828    0.757734    1.807594   14.435494 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.758364    0.020735   14.456229 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             14.456229   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.573472   29.852150   library setup time
                                             29.852150   data required time
---------------------------------------------------------------------------------------------
                                             29.852150   data required time
                                            -14.456229   data arrival time
---------------------------------------------------------------------------------------------
                                             15.395920   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002676    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920068    0.000036    9.460035 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001711    0.097096    1.562331   11.022367 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.097096    0.000050   11.022416 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003330    0.110370    1.202238   12.224654 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.110370    0.000107   12.224762 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.018453    0.073935    0.305986   12.530748 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.073961    0.001395   12.532144 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073455    0.687635    1.753919   14.286062 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.688075    0.016764   14.302827 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             14.302827   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.558234   29.867388   library setup time
                                             29.867388   data required time
---------------------------------------------------------------------------------------------
                                             29.867388   data required time
                                            -14.302827   data arrival time
---------------------------------------------------------------------------------------------
                                             15.564560   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003983    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920137    0.000072    9.460073 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002372    0.103095    1.574027   11.034100 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.103095    0.000075   11.034174 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003305    0.110163    1.204873   12.239046 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.110163    0.000108   12.239155 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.063698    0.161108    0.391090   12.630245 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.161226    0.004162   12.634407 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045542    0.456696    1.613699   14.248106 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.456755    0.005586   14.253692 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             14.253692   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.505237   29.920383   library setup time
                                             29.920383   data required time
---------------------------------------------------------------------------------------------
                                             29.920383   data required time
                                            -14.253692   data arrival time
---------------------------------------------------------------------------------------------
                                             15.666692   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004401    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920127    0.000067    9.460067 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003361    0.110770    1.591474   11.051540 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.110770    0.000118   11.051659 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002904    0.106520    1.201660   12.253319 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.106520    0.000086   12.253405 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.054697    0.144424    0.370606   12.624011 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.145408    0.009562   12.633573 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045090    0.452947    1.602679   14.236252 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.453003    0.005415   14.241667 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             14.241667   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.504177   29.921446   library setup time
                                             29.921446   data required time
---------------------------------------------------------------------------------------------
                                             29.921446   data required time
                                            -14.241667   data arrival time
---------------------------------------------------------------------------------------------
                                             15.679778   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003180    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920091    0.000048    9.460048 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002750    0.105668    1.580685   11.040733 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.105668    0.000083   11.040816 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002987    0.107215    1.200533   12.241349 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.107215    0.000092   12.241442 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.061237    0.158171    0.381688   12.623131 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.159128    0.010005   12.633136 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042132    0.428406    1.589683   14.222819 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.428459    0.005186   14.228005 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             14.228005   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.497240   29.928381   library setup time
                                             29.928381   data required time
---------------------------------------------------------------------------------------------
                                             29.928381   data required time
                                            -14.228005   data arrival time
---------------------------------------------------------------------------------------------
                                             15.700377   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003453    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920105    0.000055    9.460055 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001762    0.097564    1.563248   11.023303 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.097564    0.000052   11.023355 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003110    0.108275    1.198585   12.221941 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.108275    0.000098   12.222039 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.049849    0.134604    0.363268   12.585306 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.135468    0.008577   12.593884 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045755    0.458421    1.602262   14.196146 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.458481    0.005618   14.201764 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             14.201764   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.505725   29.919897   library setup time
                                             29.919897   data required time
---------------------------------------------------------------------------------------------
                                             29.919897   data required time
                                            -14.201764   data arrival time
---------------------------------------------------------------------------------------------
                                             15.718133   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002841    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920068    0.000036    9.460035 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002636    0.104852    1.578661   11.038696 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.104852    0.000084   11.038781 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002969    0.107051    1.199790   12.238571 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.107051    0.000091   12.238662 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.046333    0.127637    0.356228   12.594890 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.128506    0.008351   12.603241 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044131    0.444996    1.587668   14.190908 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.445048    0.005232   14.196140 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             14.196140   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.501928   29.923695   library setup time
                                             29.923695   data required time
---------------------------------------------------------------------------------------------
                                             29.923695   data required time
                                            -14.196140   data arrival time
---------------------------------------------------------------------------------------------
                                             15.727555   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003479    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920098    0.000052    9.460052 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001720    0.097175    1.562495   11.022547 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.097175    0.000051   11.022597 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003316    0.110237    1.202039   12.224636 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.110237    0.000107   12.224743 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.046978    0.128828    0.359326   12.584068 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.129529    0.007459   12.591527 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045096    0.453041    1.594518   14.186046 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.453113    0.006037   14.192082 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             14.192082   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.504208   29.921413   library setup time
                                             29.921413   data required time
---------------------------------------------------------------------------------------------
                                             29.921413   data required time
                                            -14.192082   data arrival time
---------------------------------------------------------------------------------------------
                                             15.729331   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003001    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920083    0.000044    9.460044 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.098331    1.564726   11.024770 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.098331    0.000053   11.024823 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002694    0.104724    1.191578   12.216401 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.104724    0.000080   12.216481 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.042953    0.120580    0.350380   12.566862 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.121233    0.006845   12.573707 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043645    0.440990    1.580666   14.154373 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.441044    0.005299   14.159672 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             14.159672   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.500797   29.924824   library setup time
                                             29.924824   data required time
---------------------------------------------------------------------------------------------
                                             29.924824   data required time
                                            -14.159672   data arrival time
---------------------------------------------------------------------------------------------
                                             15.765153   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003500    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920109    0.000057    9.460057 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001758    0.097528    1.563183   11.023240 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.097528    0.000051   11.023291 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002669    0.104522    1.190718   12.214009 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.104522    0.000079   12.214087 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.041104    0.117084    0.346422   12.560510 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.117810    0.007160   12.567670 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043298    0.438107    1.576635   14.144305 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.438158    0.005151   14.149455 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             14.149455   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.499981   29.925642   library setup time
                                             29.925642   data required time
---------------------------------------------------------------------------------------------
                                             29.925642   data required time
                                            -14.149455   data arrival time
---------------------------------------------------------------------------------------------
                                             15.776186   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076215    0.059850    2.484711    9.022504 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.069096    0.025204    9.047708 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191166    0.341818    0.403357    9.451065 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.341893    0.004443    9.455508 ^ wbs_dat_o[30] (out)
                                              9.455508   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.455508   data arrival time
---------------------------------------------------------------------------------------------
                                             16.474491   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073542    0.059132    2.484355    9.022149 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.066725    0.024184    9.046332 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.341442    0.402083    9.448416 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.341512    0.004287    9.452703 ^ wbs_dat_o[31] (out)
                                              9.452703   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.452703   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477295   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076320    0.061627    2.487256    9.025049 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.067468    0.018048    9.043097 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190803    0.341145    0.402418    9.445515 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.341207    0.004040    9.449555 ^ wbs_dat_o[2] (out)
                                              9.449555   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.449555   data arrival time
---------------------------------------------------------------------------------------------
                                             16.480442   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067287    0.058047    2.483675    9.021468 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.061276    0.019510    9.040978 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.341879    0.399568    9.440545 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.341959    0.004607    9.445152 ^ wbs_dat_o[28] (out)
                                              9.445152   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.445152   data arrival time
---------------------------------------------------------------------------------------------
                                             16.484846   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068200    0.058277    2.484151    9.021944 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.062368    0.017524    9.039468 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.341372    0.400179    9.439648 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.341434    0.004043    9.443690 ^ wbs_dat_o[22] (out)
                                              9.443690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.443690   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486307   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070778    0.059655    2.485968    9.023762 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.063675    0.014706    9.038468 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191105    0.341631    0.400994    9.439462 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.341693    0.004045    9.443506 ^ wbs_dat_o[3] (out)
                                              9.443506   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.443506   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486492   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084916    0.063981    2.494140    9.031933 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.063981    0.005415    9.037348 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.342108    0.402229    9.439577 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.342151    0.003411    9.442988 ^ wbs_dat_o[1] (out)
                                              9.442988   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.442988   data arrival time
---------------------------------------------------------------------------------------------
                                             16.487011   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.082214    0.062890    2.493324    9.031117 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.062890    0.005212    9.036329 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.342005    0.400489    9.436819 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.342083    0.004534    9.441353 ^ wbs_dat_o[0] (out)
                                              9.441353   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.441353   data arrival time
---------------------------------------------------------------------------------------------
                                             16.488646   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067792    0.058345    2.485048    9.022841 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.061507    0.014230    9.037071 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.341446    0.399827    9.436897 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.341508    0.004045    9.440943 ^ wbs_dat_o[16] (out)
                                              9.440943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.440943   data arrival time
---------------------------------------------------------------------------------------------
                                             16.489056   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064696    0.057121    2.483793    9.021586 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.059708    0.016472    9.038058 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.341048    0.398862    9.436921 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.341104    0.003824    9.440744 ^ wbs_dat_o[19] (out)
                                              9.440744   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.440744   data arrival time
---------------------------------------------------------------------------------------------
                                             16.489254   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065646    0.057546    2.484077    9.021871 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.061017    0.014154    9.036025 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.341350    0.399524    9.435549 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.341412    0.004043    9.439591 ^ wbs_dat_o[18] (out)
                                              9.439591   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.439591   data arrival time
---------------------------------------------------------------------------------------------
                                             16.490408   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060845    0.055731    2.482990    9.020783 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.058167    0.014236    9.035019 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192184    0.343596    0.398861    9.433880 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.343700    0.005247    9.439127 ^ wbs_dat_o[24] (out)
                                              9.439127   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.439127   data arrival time
---------------------------------------------------------------------------------------------
                                             16.490871   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063647    0.057083    2.484577    9.022369 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.058917    0.012983    9.035353 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.341538    0.398672    9.434026 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.341600    0.004047    9.438072 ^ wbs_dat_o[4] (out)
                                              9.438072   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.438072   data arrival time
---------------------------------------------------------------------------------------------
                                             16.491926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063533    0.056777    2.483851    9.021645 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.059340    0.014198    9.035842 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.340603    0.398630    9.434472 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.340649    0.003493    9.437965 ^ wbs_dat_o[5] (out)
                                              9.437965   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.437965   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492033   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062531    0.056627    2.484205    9.021997 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058247    0.011962    9.033959 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.342216    0.399601    9.433561 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.342260    0.003411    9.436973 ^ wbs_dat_o[7] (out)
                                              9.436973   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.436973   data arrival time
---------------------------------------------------------------------------------------------
                                             16.493027   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074124    0.058957    2.490124    9.027917 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058957    0.005445    9.033361 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190996    0.341446    0.398529    9.431891 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.341512    0.004154    9.436045 ^ wbs_dat_o[27] (out)
                                              9.436045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.436045   data arrival time
---------------------------------------------------------------------------------------------
                                             16.493954   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058190    0.054716    2.482192    9.019985 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.056560    0.013710    9.033695 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.341807    0.397521    9.431216 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.341878    0.004333    9.435550 ^ wbs_dat_o[17] (out)
                                              9.435550   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435550   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494450   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074005    0.059260    2.490082    9.027875 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.059260    0.005357    9.033232 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.340567    0.398565    9.431796 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.340613    0.003492    9.435288 ^ wbs_dat_o[23] (out)
                                              9.435288   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435288   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494711   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056822    0.054271    2.481924    9.019717 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055375    0.013052    9.032768 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191043    0.341530    0.396786    9.429554 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.341600    0.004289    9.433844 ^ wbs_dat_o[25] (out)
                                              9.433844   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433844   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496157   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054742    0.053849    2.481734    9.019526 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.054997    0.013249    9.032776 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.341594    0.396652    9.429428 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.341663    0.004292    9.433720 ^ wbs_dat_o[29] (out)
                                              9.433720   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433720   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496279   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068176    0.057084    2.488349    9.026142 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.057084    0.004429    9.030571 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191328    0.342082    0.397647    9.428219 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.342166    0.004718    9.432937 ^ wbs_dat_o[26] (out)
                                              9.432937   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.432937   data arrival time
---------------------------------------------------------------------------------------------
                                             16.497063   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056973    0.054466    2.482535    9.020328 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.055477    0.011158    9.031487 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191229    0.341842    0.397064    9.428550 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.341912    0.004297    9.432847 ^ wbs_dat_o[6] (out)
                                              9.432847   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.432847   data arrival time
---------------------------------------------------------------------------------------------
                                             16.497150   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068932    0.057461    2.488469    9.026261 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.057461    0.004471    9.030733 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.340774    0.397733    9.428466 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.340825    0.003658    9.432123 ^ wbs_dat_o[21] (out)
                                              9.432123   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.432123   data arrival time
---------------------------------------------------------------------------------------------
                                             16.497875   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053683    0.053034    2.480957    9.018750 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.054091    0.012569    9.031319 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190943    0.341319    0.396227    9.427547 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.341381    0.004043    9.431589 ^ wbs_dat_o[20] (out)
                                              9.431589   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.431589   data arrival time
---------------------------------------------------------------------------------------------
                                             16.498409   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056617    0.054346    2.482483    9.020276 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.055153    0.010817    9.031094 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190703    0.340862    0.396707    9.427800 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.340913    0.003660    9.431460 ^ wbs_dat_o[8] (out)
                                              9.431460   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.431460   data arrival time
---------------------------------------------------------------------------------------------
                                             16.498539   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.054700    0.046399    2.482196    9.019989 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.054101    0.009847    9.029837 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191059    0.341514    0.396375    9.426212 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.341576    0.004047    9.430260 ^ wbs_dat_o[10] (out)
                                              9.430260   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.430260   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499739   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051339    0.045352    2.481071    9.018864 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.052684    0.009156    9.028020 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191748    0.342806    0.395883    9.423903 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.342901    0.005000    9.428904 ^ wbs_dat_o[9] (out)
                                              9.428904   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.428904   data arrival time
---------------------------------------------------------------------------------------------
                                             16.501095   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050034    0.046311    2.481007    9.018800 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046866    0.008033    9.026833 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191220    0.341780    0.393011    9.419844 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.341847    0.004214    9.424057 ^ wbs_dat_o[11] (out)
                                              9.424057   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.424057   data arrival time
---------------------------------------------------------------------------------------------
                                             16.505939   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047885    0.045853    2.480302    9.018095 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046318    0.007510    9.025605 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.340446    0.392356    9.417962 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.340492    0.003492    9.421454 ^ wbs_dat_o[12] (out)
                                              9.421454   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.421454   data arrival time
---------------------------------------------------------------------------------------------
                                             16.508545   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.039920    0.044697    2.477840    9.015633 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.044697    0.005704    9.021337 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.342052    0.392094    9.413431 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.342123    0.004326    9.417757 ^ wbs_dat_o[13] (out)
                                              9.417757   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.417757   data arrival time
---------------------------------------------------------------------------------------------
                                             16.512241   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029690    0.043343    2.474461    9.012255 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.043343    0.003770    9.016025 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.341286    0.391116    9.407141 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.341348    0.004043    9.411184 ^ wbs_dat_o[14] (out)
                                              9.411184   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.411184   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518816   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001375    6.125784 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.396006    6.521790 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.016003    6.537793 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028147    0.042682    2.473993    9.011786 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.042682    0.003043    9.014829 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.341510    0.390878    9.405706 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.341576    0.004156    9.409863 ^ wbs_dat_o[15] (out)
                                              9.409863   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.409863   data arrival time
---------------------------------------------------------------------------------------------
                                             16.520138   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192114    0.032797   11.990936 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             11.990936   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611117   29.814505   library setup time
                                             29.814505   data required time
---------------------------------------------------------------------------------------------
                                             29.814505   data required time
                                            -11.990936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823568   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192000    0.032594   11.990734 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             11.990734   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611074   29.814548   library setup time
                                             29.814548   data required time
---------------------------------------------------------------------------------------------
                                             29.814548   data required time
                                            -11.990734   data arrival time
---------------------------------------------------------------------------------------------
                                             17.823814   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191774    0.032188   11.990327 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             11.990327   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610988   29.814634   library setup time
                                             29.814634   data required time
---------------------------------------------------------------------------------------------
                                             29.814634   data required time
                                            -11.990327   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824306   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191476    0.031643   11.989783 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             11.989783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610875   29.814747   library setup time
                                             29.814747   data required time
---------------------------------------------------------------------------------------------
                                             29.814747   data required time
                                            -11.989783   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824963   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191026    0.030803   11.988942 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             11.988942   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610705   29.814919   library setup time
                                             29.814919   data required time
---------------------------------------------------------------------------------------------
                                             29.814919   data required time
                                            -11.988942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825975   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.190438    0.029667   11.987806 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             11.987806   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610482   29.815142   library setup time
                                             29.815142   data required time
---------------------------------------------------------------------------------------------
                                             29.815142   data required time
                                            -11.987806   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827335   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.189849    0.028486   11.986626 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             11.986626   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610259   29.815361   library setup time
                                             29.815361   data required time
---------------------------------------------------------------------------------------------
                                             29.815361   data required time
                                            -11.986626   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828737   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002924    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180078    0.000041    8.740041 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002078    0.099770    1.222407    9.962448 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099770    0.000063    9.962511 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010825    0.184101    1.299334   11.261845 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.184101    0.000411   11.262257 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069023    0.084405    0.330658   11.592915 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.089704    0.016955   11.609870 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.193547    0.183419    0.348270   11.958139 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.188845    0.026338   11.984478 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             11.984478   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.609878   29.815746   library setup time
                                             29.815746   data required time
---------------------------------------------------------------------------------------------
                                             29.815746   data required time
                                            -11.984478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831268   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.198066    0.039717   11.977157 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             11.977157   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.613373   29.812250   library setup time
                                             29.812250   data required time
---------------------------------------------------------------------------------------------
                                             29.812250   data required time
                                            -11.977157   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835093   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197932    0.039523   11.976963 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             11.976963   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.613322   29.812300   library setup time
                                             29.812300   data required time
---------------------------------------------------------------------------------------------
                                             29.812300   data required time
                                            -11.976963   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835337   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197679    0.039154   11.976594 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             11.976594   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.613226   29.812395   library setup time
                                             29.812395   data required time
---------------------------------------------------------------------------------------------
                                             29.812395   data required time
                                            -11.976594   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835800   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197279    0.038566   11.976007 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             11.976007   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.613074   29.812548   library setup time
                                             29.812548   data required time
---------------------------------------------------------------------------------------------
                                             29.812548   data required time
                                            -11.976007   data arrival time
---------------------------------------------------------------------------------------------
                                             17.836542   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.196692    0.037686   11.975126 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             11.975126   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.612852   29.812771   library setup time
                                             29.812771   data required time
---------------------------------------------------------------------------------------------
                                             29.812771   data required time
                                            -11.975126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.837646   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.196093    0.036767   11.974207 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             11.974207   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.612625   29.812996   library setup time
                                             29.812996   data required time
---------------------------------------------------------------------------------------------
                                             29.812996   data required time
                                            -11.974207   data arrival time
---------------------------------------------------------------------------------------------
                                             17.838789   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.195356    0.035604   11.973044 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             11.973044   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.612345   29.813276   library setup time
                                             29.813276   data required time
---------------------------------------------------------------------------------------------
                                             29.813276   data required time
                                            -11.973044   data arrival time
---------------------------------------------------------------------------------------------
                                             17.840233   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003149    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180089    0.000046    8.740047 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215609    9.955655 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955704 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010468    0.180153    1.293096   11.248800 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180153    0.000416   11.249216 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069259    0.084526    0.329365   11.578581 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089316    0.016202   11.594783 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.194453    0.185044    0.342657   11.937440 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.194086    0.033508   11.970948 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             11.970948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611865   29.813755   library setup time
                                             29.813755   data required time
---------------------------------------------------------------------------------------------
                                             29.813755   data required time
                                            -11.970948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.842808   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.228834    0.056185   11.933927 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             11.933927   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.625032   29.800589   library setup time
                                             29.800589   data required time
---------------------------------------------------------------------------------------------
                                             29.800589   data required time
                                            -11.933927   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866663   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.228664    0.055977   11.933719 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             11.933719   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.624968   29.800653   library setup time
                                             29.800653   data required time
---------------------------------------------------------------------------------------------
                                             29.800653   data required time
                                            -11.933719   data arrival time
---------------------------------------------------------------------------------------------
                                             17.866936   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.228288    0.055514   11.933255 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             11.933255   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.624825   29.800797   library setup time
                                             29.800797   data required time
---------------------------------------------------------------------------------------------
                                             29.800797   data required time
                                            -11.933255   data arrival time
---------------------------------------------------------------------------------------------
                                             17.867542   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.227775    0.054879   11.932620 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             11.932620   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.624631   29.800991   library setup time
                                             29.800991   data required time
---------------------------------------------------------------------------------------------
                                             29.800991   data required time
                                            -11.932620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.868370   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.227158    0.054110   11.931851 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             11.931851   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.624397   29.801226   library setup time
                                             29.801226   data required time
---------------------------------------------------------------------------------------------
                                             29.801226   data required time
                                            -11.931851   data arrival time
---------------------------------------------------------------------------------------------
                                             17.869373   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.226313    0.053046   11.930787 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             11.930787   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.624077   29.801546   library setup time
                                             29.801546   data required time
---------------------------------------------------------------------------------------------
                                             29.801546   data required time
                                            -11.930787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.870758   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.225204    0.051632   11.929374 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             11.929374   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.623657   29.801964   library setup time
                                             29.801964   data required time
---------------------------------------------------------------------------------------------
                                             29.801964   data required time
                                            -11.929374   data arrival time
---------------------------------------------------------------------------------------------
                                             17.872591   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022698    0.049687    0.289120   11.548573 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.049716    0.002289   11.550861 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.218212    0.204851    0.326880   11.877741 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.223744    0.049737   11.927478 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             11.927478   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.623104   29.802519   library setup time
                                             29.802519   data required time
---------------------------------------------------------------------------------------------
                                             29.802519   data required time
                                            -11.927478   data arrival time
---------------------------------------------------------------------------------------------
                                             17.875040   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192351    0.032707   11.907434 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             11.907434   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611207   29.814417   library setup time
                                             29.814417   data required time
---------------------------------------------------------------------------------------------
                                             29.814417   data required time
                                            -11.907434   data arrival time
---------------------------------------------------------------------------------------------
                                             17.906982   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192228    0.032485   11.907211 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             11.907211   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611160   29.814463   library setup time
                                             29.814463   data required time
---------------------------------------------------------------------------------------------
                                             29.814463   data required time
                                            -11.907211   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907251   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.192007    0.032085   11.906812 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             11.906812   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.611077   29.814545   library setup time
                                             29.814545   data required time
---------------------------------------------------------------------------------------------
                                             29.814545   data required time
                                            -11.906812   data arrival time
---------------------------------------------------------------------------------------------
                                             17.907732   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.191658    0.031440   11.906166 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             11.906166   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610944   29.814680   library setup time
                                             29.814680   data required time
---------------------------------------------------------------------------------------------
                                             29.814680   data required time
                                            -11.906166   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908512   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.191177    0.030531   11.905257 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             11.905257   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610762   29.814861   library setup time
                                             29.814861   data required time
---------------------------------------------------------------------------------------------
                                             29.814861   data required time
                                            -11.905257   data arrival time
---------------------------------------------------------------------------------------------
                                             17.909603   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.190658    0.029518   11.904244 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             11.904244   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610565   29.815056   library setup time
                                             29.815056   data required time
---------------------------------------------------------------------------------------------
                                             29.815056   data required time
                                            -11.904244   data arrival time
---------------------------------------------------------------------------------------------
                                             17.910810   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.189267    0.026603   11.901329 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             11.901329   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.610038   29.815586   library setup time
                                             29.815586   data required time
---------------------------------------------------------------------------------------------
                                             29.815586   data required time
                                            -11.901329   data arrival time
---------------------------------------------------------------------------------------------
                                             17.914257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003913    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180132    0.000069    8.740069 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223897    9.963966 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964030 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249093 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249430 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.025233    0.051429    0.291906   11.541336 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.051652    0.002371   11.543707 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194392    0.183737    0.331020   11.874726 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.187847    0.023222   11.897948 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             11.897948   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.609500   29.816122   library setup time
                                             29.816122   data required time
---------------------------------------------------------------------------------------------
                                             29.816122   data required time
                                            -11.897948   data arrival time
---------------------------------------------------------------------------------------------
                                             17.918173   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003567    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140097    0.000051    9.310051 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003140    0.108846    1.220851   10.530902 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.108846    0.000107   10.531010 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018913    0.201201    0.433142   10.964151 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.201206    0.001415   10.965567 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.092481    0.284312    0.321202   11.286768 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.284660    0.008628   11.295396 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             11.295396   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   30.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   30.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   30.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.425623   clock uncertainty
                                  0.000000   30.425623   clock reconvergence pessimism
                                 -0.498558   29.927063   library setup time
                                             29.927063   data required time
---------------------------------------------------------------------------------------------
                                             29.927063   data required time
                                            -11.295396   data arrival time
---------------------------------------------------------------------------------------------
                                             18.631668   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.010063    6.134471 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.312290    6.446762 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001487    6.448248 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014392    0.217716    0.820696    7.268944 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.217716    0.000302    7.269246 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003294    0.074160    0.437004    7.706250 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.074160    0.000109    7.706359 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.706359   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.072014    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010727   29.660727 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   30.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.009102   30.160711 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.282551   30.443262 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001343   30.444605 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.344606   clock uncertainty
                                  1.003501   31.348108   clock reconvergence pessimism
                                 -0.266942   31.081165   library setup time
                                             31.081165   data required time
---------------------------------------------------------------------------------------------
                                             31.081165   data required time
                                             -7.706359   data arrival time
---------------------------------------------------------------------------------------------
                                             23.374807   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.072014    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.011856    5.581856 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.542552    6.124409 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.139516    0.010063    6.134471 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054076    0.112592    0.312290    6.446762 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.112612    0.001487    6.448248 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013521    0.164745    0.897759    7.346007 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.164745    0.000540    7.346548 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.173285    0.406554    7.753101 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.173372    0.003740    7.756842 v wbs_ack_o (out)
                                              7.756842   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.756842   data arrival time
---------------------------------------------------------------------------------------------
                                             38.383152   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003309    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170100    0.000052   10.310053 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.089809    1.132101   11.442153 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.089809    0.000076   11.442229 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010866    0.216885    0.277444   11.719673 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.216885    0.000574   11.720247 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.096998    0.447672    0.667962   12.388209 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.448643    0.017950   12.406159 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             12.406159   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.072014    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.632583    0.010726   54.660725 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.068667    0.138185    0.490882   55.151608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138185    0.001243   55.152851 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136588    0.229464    0.358291   55.511143 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.231005    0.014477   55.525620 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.425621   clock uncertainty
                                  0.000000   55.425621   clock reconvergence pessimism
                                 -1.289651   54.135967   library setup time
                                             54.135967   data required time
---------------------------------------------------------------------------------------------
                                             54.135967   data required time
                                            -12.406159   data arrival time
---------------------------------------------------------------------------------------------
                                             41.729809   slack (MET)



