// Seed: 680955135
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8
);
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3
    , id_24,
    output wor id_4,
    output wire id_5,
    output wor id_6,
    output wor id_7,
    output supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    output wand id_11
    , id_25,
    input uwire id_12,
    input tri id_13,
    input wire id_14,
    output tri0 id_15,
    output uwire id_16,
    output wand id_17,
    input wire id_18,
    output wire id_19,
    output wand id_20,
    output logic id_21,
    input tri0 id_22
);
  always_latch @(1 or posedge 1 >> (id_12)) begin : LABEL_0
    assume (1'h0);
    if (1) id_21 <= id_10++;
    else $display(1, 1, 1, id_18, 1 <= 1'b0, id_13);
  end
  module_0 modCall_1 (
      id_20,
      id_9,
      id_18,
      id_19,
      id_22,
      id_17,
      id_2,
      id_0,
      id_22
  );
  assign modCall_1.type_2 = 0;
endmodule
