<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ram_read.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ram_read.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ram_read.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="ram_read.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="ram_read.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="ram_read.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ram_read.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="ram_read.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="ram_read.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ram_read.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ram_read.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ram_read.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ram_read.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="ram_read.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_read.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ram_read.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram_read.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ram_read.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ram_read.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ram_read.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ram_read.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="ram_read.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ram_read.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ram_read.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ram_read_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_read_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="ram_read_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_read_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ram_read_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ram_read_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram_read_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ram_read_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513461957" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513461957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513471297" xil_pn:in_ck="5915560757611325639" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6141564321543430511" xil_pn:start_ts="1513471293">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ram_read.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1513471312" xil_pn:in_ck="5915560757611329069" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="2579505798696243916" xil_pn:start_ts="1513471297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ram_read.jhd"/>
      <outfile xil_pn:name="ram_read.lso"/>
      <outfile xil_pn:name="ram_read.ngc"/>
      <outfile xil_pn:name="ram_read.ngr"/>
      <outfile xil_pn:name="ram_read.prj"/>
      <outfile xil_pn:name="ram_read.stx"/>
      <outfile xil_pn:name="ram_read.syr"/>
      <outfile xil_pn:name="ram_read.xst"/>
      <outfile xil_pn:name="ram_read_vhdl.prj"/>
      <outfile xil_pn:name="ram_read_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1513471377" xil_pn:in_ck="5915560757611327815" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894128927821053" xil_pn:start_ts="1513471377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513471389" xil_pn:in_ck="9012790000014642888" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="4127910281116314221" xil_pn:start_ts="1513471377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ram_read.bld"/>
      <outfile xil_pn:name="ram_read.ngd"/>
      <outfile xil_pn:name="ram_read_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1513471404" xil_pn:in_ck="5915560757611320322" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="7434346477179912393" xil_pn:start_ts="1513471389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ram_read.gyd"/>
      <outfile xil_pn:name="ram_read.mfd"/>
      <outfile xil_pn:name="ram_read.nga"/>
      <outfile xil_pn:name="ram_read.pad"/>
      <outfile xil_pn:name="ram_read.pnx"/>
      <outfile xil_pn:name="ram_read.rpt"/>
      <outfile xil_pn:name="ram_read.tim"/>
      <outfile xil_pn:name="ram_read.tspec"/>
      <outfile xil_pn:name="ram_read.vm6"/>
      <outfile xil_pn:name="ram_read.xml"/>
      <outfile xil_pn:name="ram_read_build.xml"/>
      <outfile xil_pn:name="ram_read_html"/>
      <outfile xil_pn:name="ram_read_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1513471570" xil_pn:in_ck="5915560757611329186" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1513471566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ram_read.jed"/>
    </transform>
    <transform xil_pn:end_ts="1513462272" xil_pn:in_ck="5915560757611329186" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1513462266">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:name="TRAN_createTimingConstraints">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
