# Reading F:/intelFPGA18/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do logic_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/intelFPGA18/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:26 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:27:27 on Feb 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:27 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 23:27:28 on Feb 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:28 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Reg_4.sv 
# -- Compiling module reg_4
# 
# Top level modules:
# 	reg_4
# End time: 23:27:28 on Feb 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:28 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:27:29 on Feb 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:29 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:27:29 on Feb 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/compute.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:30 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/compute.sv 
# -- Compiling module compute
# 
# Top level modules:
# 	compute
# End time: 23:27:30 on Feb 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Register_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:30 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Register_unit.sv 
# -- Compiling module register_unit
# 
# Top level modules:
# 	register_unit
# End time: 23:27:31 on Feb 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:31 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 23:27:31 on Feb 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+I:/lab4\ demo/lab4/logic_processor_4bit {I:/lab4 demo/lab4/logic_processor_4bit/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:31 on Feb 08,2019
# vlog -reportprogress 300 -sv -work work "+incdir+I:/lab4 demo/lab4/logic_processor_4bit" I:/lab4 demo/lab4/logic_processor_4bit/testbench_8.sv 
# -- Compiling module testbench_8
# 
# Top level modules:
# 	testbench_8
# End time: 23:27:32 on Feb 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
# Break key hit
# Simulation stop requested.
