Verilator Tree Dump (format 0x3900) from <e1097> to <e1102>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a56c0 <e353> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a59c0 <e357> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a5d60 <e362> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a64a0 <e374> {c3aw} @dt=0x55555619a530@(G/w64)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561af110 <e560> {c1ai}
    1:2:2: SCOPE 0x5555561af010 <e639> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a56c0]
    1:2:2:1: VARSCOPE 0x5555561af1d0 <e562> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a59c0 <e357> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af2b0 <e565> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5d60 <e362> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af4b0 <e571> {c3aw} @dt=0x55555619a530@(G/w64)  TOP->inp -> VAR 0x5555561a64a0 <e374> {c3aw} @dt=0x55555619a530@(G/w64)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af5d0 <e574> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->q -> VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561bc4c0 <e921> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->__Vdly__q -> VAR 0x5555561bfe80 <e918> {c4ay} @dt=0x55555619a530@(G/w64)  __Vdly__q BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555561c18a0 <e1032> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bfc70 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b99c0 <e751> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x5555561a7830 <e754> {c1ai} traceInitSub0 => CFUNC 0x5555561b9b50 <e753> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561b9b50 <e753> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561b9f20 <e758> {c2ai} @dt=0x5555561a30b0@(G/w1)  load
    1:2:2:2:3:1: VARREF 0x5555561b9e00 <e756> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af1d0 <e562> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a59c0 <e357> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba270 <e765> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr
    1:2:2:2:3:1: VARREF 0x5555561ba150 <e762> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af2b0 <e565> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5d60 <e362> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba5c0 <e772> {c2at} @dt=0x5555561a30b0@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561ba4a0 <e769> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561ba910 <e779> {c3aw} @dt=0x55555619a530@(G/w64)  inp
    1:2:2:2:3:1: VARREF 0x5555561ba7f0 <e776> {c3aw} @dt=0x55555619a530@(G/w64)  inp [RV] <- VARSCOPE 0x5555561af4b0 <e571> {c3aw} @dt=0x55555619a530@(G/w64)  TOP->inp -> VAR 0x5555561a64a0 <e374> {c3aw} @dt=0x55555619a530@(G/w64)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bac60 <e786> {c4ay} @dt=0x55555619a530@(G/w64)  q
    1:2:2:2:3:1: VARREF 0x5555561bab40 <e783> {c4ay} @dt=0x55555619a530@(G/w64)  q [RV] <- VARSCOPE 0x5555561af5d0 <e574> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->q -> VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bafb0 <e793> {c2ai} @dt=0x5555561a30b0@(G/w1)  register64 load
    1:2:2:2:3:1: VARREF 0x5555561bd600 <e825> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af1d0 <e562> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a59c0 <e357> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb300 <e800> {c2ao} @dt=0x5555561a30b0@(G/w1)  register64 clr
    1:2:2:2:3:1: VARREF 0x5555561bd720 <e830> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af2b0 <e565> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5d60 <e362> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb650 <e807> {c2at} @dt=0x5555561a30b0@(G/w1)  register64 clk
    1:2:2:2:3:1: VARREF 0x5555561bd840 <e835> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb9a0 <e814> {c3aw} @dt=0x55555619a530@(G/w64)  register64 inp
    1:2:2:2:3:1: VARREF 0x5555561bd960 <e840> {c3aw} @dt=0x55555619a530@(G/w64)  inp [RV] <- VARSCOPE 0x5555561af4b0 <e571> {c3aw} @dt=0x55555619a530@(G/w64)  TOP->inp -> VAR 0x5555561a64a0 <e374> {c3aw} @dt=0x55555619a530@(G/w64)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbcf0 <e821> {c4ay} @dt=0x55555619a530@(G/w64)  register64 q
    1:2:2:2:3:1: VARREF 0x5555561bda80 <e845> {c4ay} @dt=0x55555619a530@(G/w64)  q [RV] <- VARSCOPE 0x5555561af5d0 <e574> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->q -> VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561c0ff0 <e978> {c6ac}  _sequent__TOP__1
    1:2:2:2:3: IF 0x5555561a85f0 <e988> {c7ad}
    1:2:2:2:3:1: VARREF 0x5555561a84d0 <e676> {c7ah} @dt=0x5555561a30b0@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af2b0 <e565> {c2ao} @dt=0x5555561a30b0@(G/w1)  TOP->clr -> VAR 0x5555561a5d60 <e362> {c2ao} @dt=0x5555561a30b0@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: ASSIGNDLY 0x5555561a8a70 <e683> {c8ag} @dt=0x55555619a530@(G/w64)
    1:2:2:2:3:2:1: CONST 0x5555561a8b30 <e334> {c8aj} @dt=0x55555619a530@(G/w64)  64'h0
    1:2:2:2:3:2:2: VARREF 0x5555561c2980 <e1089> {c8ae} @dt=0x55555619a530@(G/w64)  q [LV] => VARSCOPE 0x5555561af5d0 <e574> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->q -> VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3: IF 0x5555561a9030 <e688> {c9ai}
    1:2:2:2:3:3:1: VARREF 0x5555561a8f10 <e687> {c9am} @dt=0x5555561a30b0@(G/w1)  load [RV] <- VARSCOPE 0x5555561af1d0 <e562> {c2ai} @dt=0x5555561a30b0@(G/w1)  TOP->load -> VAR 0x5555561a59c0 <e357> {c2ai} @dt=0x5555561a30b0@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2: ASSIGNDLY 0x5555561a9520 <e694> {c10ag} @dt=0x55555619a530@(G/w64)
    1:2:2:2:3:3:2:1: VARREF 0x5555561b96a0 <e296> {c10aj} @dt=0x55555619a530@(G/w64)  inp [RV] <- VARSCOPE 0x5555561af4b0 <e571> {c3aw} @dt=0x55555619a530@(G/w64)  TOP->inp -> VAR 0x5555561a64a0 <e374> {c3aw} @dt=0x55555619a530@(G/w64)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:3:2:2: VARREF 0x5555561c2aa0 <e1095> {c10ae} @dt=0x55555619a530@(G/w64)  q [LV] => VARSCOPE 0x5555561af5d0 <e574> {c4ay} @dt=0x55555619a530@(G/w64)  TOP->q -> VAR 0x5555561a6840 <e380> {c4ay} @dt=0x55555619a530@(G/w64)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561bf8a0 <e1000> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561c2490 <e1060> {c6aj}
    1:2:2:2:3:1: AND 0x5555561c23d0 <e1061> {c6al} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561c20d0 <e1057> {c6al} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561c2310 <e1058> {c6al} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561c21f0 <e1055> {c6al} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561c18a0 <e1032> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bfc70 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561c0d30 <e1022> {c6ac} _sequent__TOP__1 => CFUNC 0x5555561c0ff0 <e978> {c6ac}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561c2010 <e1048> {c2at} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561c1ef0 <e1046> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561be270 <e1047> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561c18a0 <e1032> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bfc70 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561c1710 <e1002> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561be1b0 <e1040> {c2at} @dt=0x5555561a30b0@(G/w1)
    1:2:2:2:3:1: VARREF 0x5555561be630 <e1038> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af390 <e568> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->clk -> VAR 0x5555561a6100 <e368> {c2at} @dt=0x5555561a30b0@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561be090 <e1039> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561c18a0 <e1032> {c2at} @dt=0x5555561a30b0@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561bfc70 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561be4a0 <e1004> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561bfae0 <e1006> {c1ai}  _final [SLOW]
    1:2: VAR 0x5555561bfe80 <e918> {c4ay} @dt=0x55555619a530@(G/w64)  __Vdly__q BLOCKTEMP
    1:2: VAR 0x5555561bfc70 <e1029> {c2at} @dt=0x5555561a30b0@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a30b0 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55555619a530 <e257> {c3al} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x5555561a30b0 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a530 <e257> {c3al} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e640> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
