# Generated by Yosys 0.16 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs hwclk ftdi_rx
.outputs led1 led4 ledGreen led3 led2 ftdi_tx
.names $false
.names $true
1
.names $undef
.gate SB_DFFSR C=hwclk D=chacha.done_SB_DFFSR_Q_D Q=chacha.done R=chacha.done
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.done_SB_DFFSR_Q_D O=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2[0] I3=chacha.i_SB_LUT4_O_I3[0] O=chacha.done_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=chacha.i_SB_LUT4_O_I3[0] I2=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2[0] I3=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] O=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000011111111
.gate SB_CARRY CI=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] CO=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3] I0=$true I1=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[3]
.attr src "top.v:94.14-103.6|chacha20.v:62.13-62.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] CO=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] I0=$false I1=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[2]
.attr src "top.v:94.14-103.6|chacha20.v:62.13-62.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0] CO=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] I0=$true I1=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1]
.attr src "top.v:94.14-103.6|chacha20.v:62.13-62.25|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1] I1=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[3] I2=chacha.i[1] I3=chacha.i[3] O=chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.txdone I3=chacha.done O=chacha.done_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_LUT4_I3_O[3] I3=chacha.done_SB_LUT4_I3_O[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[312] I1=chachaOutCopy[313] I2=chachaOutCopy[314] I3=chachaOutCopy[315] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[316] I1=chachaOutCopy[317] I2=chachaOutCopy[318] I3=chachaOutCopy[319] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[304] I1=chachaOutCopy[305] I2=chachaOutCopy[306] I3=chachaOutCopy[307] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[308] I1=chachaOutCopy[309] I2=chachaOutCopy[310] I3=chachaOutCopy[311] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[264] I1=chachaOutCopy[265] I2=chachaOutCopy[266] I3=chachaOutCopy[267] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[268] I1=chachaOutCopy[269] I2=chachaOutCopy[270] I3=chachaOutCopy[271] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[256] I1=chachaOutCopy[257] I2=chachaOutCopy[258] I3=chachaOutCopy[259] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[260] I1=chachaOutCopy[261] I2=chachaOutCopy[262] I3=chachaOutCopy[263] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[280] I1=chachaOutCopy[281] I2=chachaOutCopy[282] I3=chachaOutCopy[283] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[284] I1=chachaOutCopy[285] I2=chachaOutCopy[286] I3=chachaOutCopy[287] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[272] I1=chachaOutCopy[273] I2=chachaOutCopy[274] I3=chachaOutCopy[275] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[276] I1=chachaOutCopy[277] I2=chachaOutCopy[278] I3=chachaOutCopy[279] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[296] I1=chachaOutCopy[297] I2=chachaOutCopy[298] I3=chachaOutCopy[299] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[300] I1=chachaOutCopy[301] I2=chachaOutCopy[302] I3=chachaOutCopy[303] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[288] I1=chachaOutCopy[289] I2=chachaOutCopy[290] I3=chachaOutCopy[291] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[292] I1=chachaOutCopy[293] I2=chachaOutCopy[294] I3=chachaOutCopy[295] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[456] I1=chachaOutCopy[457] I2=chachaOutCopy[458] I3=chachaOutCopy[459] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[460] I1=chachaOutCopy[461] I2=chachaOutCopy[462] I3=chachaOutCopy[463] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[448] I1=chachaOutCopy[449] I2=chachaOutCopy[450] I3=chachaOutCopy[451] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[452] I1=chachaOutCopy[453] I2=chachaOutCopy[454] I3=chachaOutCopy[455] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[504] I1=chachaOutCopy[505] I2=chachaOutCopy[506] I3=chachaOutCopy[507] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[508] I1=chachaOutCopy[509] I2=chachaOutCopy[510] I3=chachaOutCopy[511] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[488] I1=chachaOutCopy[489] I2=chachaOutCopy[490] I3=chachaOutCopy[491] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[492] I1=chachaOutCopy[493] I2=chachaOutCopy[494] I3=chachaOutCopy[495] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[480] I1=chachaOutCopy[481] I2=chachaOutCopy[482] I3=chachaOutCopy[483] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[484] I1=chachaOutCopy[485] I2=chachaOutCopy[486] I3=chachaOutCopy[487] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=chachaOutCopy[496] I1=chachaOutCopy[497] I2=chachaOutCopy[498] I3=chachaOutCopy[499] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[500] I1=chachaOutCopy[501] I2=chachaOutCopy[502] I3=chachaOutCopy[503] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[464] I1=chachaOutCopy[465] I2=chachaOutCopy[466] I3=chachaOutCopy[467] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[468] I1=chachaOutCopy[469] I2=chachaOutCopy[470] I3=chachaOutCopy[471] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[472] I1=chachaOutCopy[473] I2=chachaOutCopy[474] I3=chachaOutCopy[475] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[476] I1=chachaOutCopy[477] I2=chachaOutCopy[478] I3=chachaOutCopy[479] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[328] I1=chachaOutCopy[329] I2=chachaOutCopy[330] I3=chachaOutCopy[331] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[332] I1=chachaOutCopy[333] I2=chachaOutCopy[334] I3=chachaOutCopy[335] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[320] I1=chachaOutCopy[321] I2=chachaOutCopy[322] I3=chachaOutCopy[323] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[324] I1=chachaOutCopy[325] I2=chachaOutCopy[326] I3=chachaOutCopy[327] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[368] I1=chachaOutCopy[369] I2=chachaOutCopy[370] I3=chachaOutCopy[371] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[372] I1=chachaOutCopy[373] I2=chachaOutCopy[374] I3=chachaOutCopy[375] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[360] I1=chachaOutCopy[361] I2=chachaOutCopy[362] I3=chachaOutCopy[363] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[364] I1=chachaOutCopy[365] I2=chachaOutCopy[366] I3=chachaOutCopy[367] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[352] I1=chachaOutCopy[353] I2=chachaOutCopy[354] I3=chachaOutCopy[355] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[356] I1=chachaOutCopy[357] I2=chachaOutCopy[358] I3=chachaOutCopy[359] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=chachaOutCopy[376] I1=chachaOutCopy[377] I2=chachaOutCopy[378] I3=chachaOutCopy[379] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[380] I1=chachaOutCopy[381] I2=chachaOutCopy[382] I3=chachaOutCopy[383] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[344] I1=chachaOutCopy[345] I2=chachaOutCopy[346] I3=chachaOutCopy[347] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[348] I1=chachaOutCopy[349] I2=chachaOutCopy[350] I3=chachaOutCopy[351] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[336] I1=chachaOutCopy[337] I2=chachaOutCopy[338] I3=chachaOutCopy[339] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[340] I1=chachaOutCopy[341] I2=chachaOutCopy[342] I3=chachaOutCopy[343] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[440] I1=chachaOutCopy[441] I2=chachaOutCopy[442] I3=chachaOutCopy[443] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[444] I1=chachaOutCopy[445] I2=chachaOutCopy[446] I3=chachaOutCopy[447] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[432] I1=chachaOutCopy[433] I2=chachaOutCopy[434] I3=chachaOutCopy[435] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[436] I1=chachaOutCopy[437] I2=chachaOutCopy[438] I3=chachaOutCopy[439] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[408] I1=chachaOutCopy[409] I2=chachaOutCopy[410] I3=chachaOutCopy[411] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[412] I1=chachaOutCopy[413] I2=chachaOutCopy[414] I3=chachaOutCopy[415] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[400] I1=chachaOutCopy[401] I2=chachaOutCopy[402] I3=chachaOutCopy[403] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[404] I1=chachaOutCopy[405] I2=chachaOutCopy[406] I3=chachaOutCopy[407] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[392] I1=chachaOutCopy[393] I2=chachaOutCopy[394] I3=chachaOutCopy[395] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[396] I1=chachaOutCopy[397] I2=chachaOutCopy[398] I3=chachaOutCopy[399] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[384] I1=chachaOutCopy[385] I2=chachaOutCopy[386] I3=chachaOutCopy[387] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[388] I1=chachaOutCopy[389] I2=chachaOutCopy[390] I3=chachaOutCopy[391] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[424] I1=chachaOutCopy[425] I2=chachaOutCopy[426] I3=chachaOutCopy[427] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[428] I1=chachaOutCopy[429] I2=chachaOutCopy[430] I3=chachaOutCopy[431] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[416] I1=chachaOutCopy[417] I2=chachaOutCopy[418] I3=chachaOutCopy[419] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[420] I1=chachaOutCopy[421] I2=chachaOutCopy[422] I3=chachaOutCopy[423] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=ledGreen_SB_DFFE_Q_D[0] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] O=chacha.done_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[184] I1=chachaOutCopy[185] I2=chachaOutCopy[186] I3=chachaOutCopy[187] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[188] I1=chachaOutCopy[189] I2=chachaOutCopy[190] I3=chachaOutCopy[191] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[176] I1=chachaOutCopy[177] I2=chachaOutCopy[178] I3=chachaOutCopy[179] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[180] I1=chachaOutCopy[181] I2=chachaOutCopy[182] I3=chachaOutCopy[183] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chachaOutCopy[136] I1=chachaOutCopy[139] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[128] I2=chachaOutCopy[131] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[132] I1=chachaOutCopy[133] I2=chachaOutCopy[134] I3=chachaOutCopy[135] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[152] I1=chachaOutCopy[153] I2=chachaOutCopy[154] I3=chachaOutCopy[155] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[156] I1=chachaOutCopy[157] I2=chachaOutCopy[158] I3=chachaOutCopy[159] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[144] I1=chachaOutCopy[145] I2=chachaOutCopy[146] I3=chachaOutCopy[147] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[148] I1=chachaOutCopy[149] I2=chachaOutCopy[150] I3=chachaOutCopy[151] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[129] I1=chachaOutCopy[130] I2=chachaOutCopy[137] I3=chachaOutCopy[138] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[140] I1=chachaOutCopy[141] I2=chachaOutCopy[142] I3=chachaOutCopy[143] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[168] I1=chachaOutCopy[169] I2=chachaOutCopy[170] I3=chachaOutCopy[171] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[172] I1=chachaOutCopy[173] I2=chachaOutCopy[174] I3=chachaOutCopy[175] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[160] I1=chachaOutCopy[161] I2=chachaOutCopy[162] I3=chachaOutCopy[163] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[164] I1=chachaOutCopy[165] I2=chachaOutCopy[166] I3=chachaOutCopy[167] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[208] I1=chachaOutCopy[209] I2=chachaOutCopy[210] I3=chachaOutCopy[211] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[212] I1=chachaOutCopy[213] I2=chachaOutCopy[214] I3=chachaOutCopy[215] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[216] I1=chachaOutCopy[217] I2=chachaOutCopy[218] I3=chachaOutCopy[219] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[220] I1=chachaOutCopy[221] I2=chachaOutCopy[222] I3=chachaOutCopy[223] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[240] I1=chachaOutCopy[241] I2=chachaOutCopy[242] I3=chachaOutCopy[243] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[244] I1=chachaOutCopy[245] I2=chachaOutCopy[246] I3=chachaOutCopy[247] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[232] I1=chachaOutCopy[233] I2=chachaOutCopy[234] I3=chachaOutCopy[235] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[236] I1=chachaOutCopy[237] I2=chachaOutCopy[238] I3=chachaOutCopy[239] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[224] I1=chachaOutCopy[225] I2=chachaOutCopy[226] I3=chachaOutCopy[227] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[228] I1=chachaOutCopy[229] I2=chachaOutCopy[230] I3=chachaOutCopy[231] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=chachaOutCopy[248] I1=chachaOutCopy[249] I2=chachaOutCopy[250] I3=chachaOutCopy[251] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[252] I1=chachaOutCopy[253] I2=chachaOutCopy[254] I3=chachaOutCopy[255] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[200] I1=chachaOutCopy[201] I2=chachaOutCopy[202] I3=chachaOutCopy[203] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[204] I1=chachaOutCopy[205] I2=chachaOutCopy[206] I3=chachaOutCopy[207] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[192] I1=chachaOutCopy[193] I2=chachaOutCopy[194] I3=chachaOutCopy[195] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[196] I1=chachaOutCopy[197] I2=chachaOutCopy[198] I3=chachaOutCopy[199] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[88] I1=chachaOutCopy[89] I2=chachaOutCopy[90] I3=chachaOutCopy[91] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[92] I1=chachaOutCopy[93] I2=chachaOutCopy[94] I3=chachaOutCopy[95] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[80] I1=chachaOutCopy[81] I2=chachaOutCopy[82] I3=chachaOutCopy[83] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[84] I1=chachaOutCopy[85] I2=chachaOutCopy[86] I3=chachaOutCopy[87] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[112] I1=chachaOutCopy[113] I2=chachaOutCopy[114] I3=chachaOutCopy[115] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[116] I1=chachaOutCopy[117] I2=chachaOutCopy[118] I3=chachaOutCopy[119] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[104] I1=chachaOutCopy[105] I2=chachaOutCopy[106] I3=chachaOutCopy[107] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[108] I1=chachaOutCopy[109] I2=chachaOutCopy[110] I3=chachaOutCopy[111] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[96] I1=chachaOutCopy[97] I2=chachaOutCopy[98] I3=chachaOutCopy[99] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[100] I1=chachaOutCopy[101] I2=chachaOutCopy[102] I3=chachaOutCopy[103] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=chachaOutCopy[120] I1=chachaOutCopy[121] I2=chachaOutCopy[122] I3=chachaOutCopy[123] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[124] I1=chachaOutCopy[125] I2=chachaOutCopy[126] I3=chachaOutCopy[127] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[72] I1=chachaOutCopy[73] I2=chachaOutCopy[74] I3=chachaOutCopy[75] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[76] I1=chachaOutCopy[77] I2=chachaOutCopy[78] I3=chachaOutCopy[79] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[64] I1=chachaOutCopy[65] I2=chachaOutCopy[66] I3=chachaOutCopy[67] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[68] I1=chachaOutCopy[69] I2=chachaOutCopy[70] I3=chachaOutCopy[71] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[56] I1=chachaOutCopy[57] I2=chachaOutCopy[58] I3=chachaOutCopy[59] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[60] I1=chachaOutCopy[61] I2=chachaOutCopy[62] I3=chachaOutCopy[63] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[48] I1=chachaOutCopy[49] I2=chachaOutCopy[50] I3=chachaOutCopy[51] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[52] I1=chachaOutCopy[53] I2=chachaOutCopy[54] I3=chachaOutCopy[55] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[24] I1=chachaOutCopy[25] I2=chachaOutCopy[26] I3=chachaOutCopy[27] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[28] I1=chachaOutCopy[29] I2=chachaOutCopy[30] I3=chachaOutCopy[31] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[16] I1=chachaOutCopy[17] I2=chachaOutCopy[18] I3=chachaOutCopy[19] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[20] I1=chachaOutCopy[21] I2=chachaOutCopy[22] I3=chachaOutCopy[23] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2] I3=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=chachaOutCopy[8] I1=chachaOutCopy[9] I2=chachaOutCopy[10] I3=chachaOutCopy[11] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[12] I1=chachaOutCopy[13] I2=chachaOutCopy[14] I3=chachaOutCopy[15] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[0] I1=chachaOutCopy[1] I2=chachaOutCopy[2] I3=chachaOutCopy[3] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[4] I1=chachaOutCopy[5] I2=chachaOutCopy[6] I3=chachaOutCopy[7] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[40] I1=chachaOutCopy[41] I2=chachaOutCopy[42] I3=chachaOutCopy[43] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[44] I1=chachaOutCopy[45] I2=chachaOutCopy[46] I3=chachaOutCopy[47] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[32] I1=chachaOutCopy[33] I2=chachaOutCopy[34] I3=chachaOutCopy[35] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=chachaOutCopy[36] I1=chachaOutCopy[37] I2=chachaOutCopy[38] I3=chachaOutCopy[39] O=chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFSR C=hwclk D=chacha.i_SB_LUT4_O_I3[3] Q=chacha.i[3] R=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.i_SB_LUT4_O_I3[1] Q=chacha.i[1] R=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_D Q=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[3] S=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_1_D Q=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1] S=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=chacha.i[2] I3=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000001111
.gate SB_DFFSS C=hwclk D=chacha.i[0] Q=chacha.i_SB_LUT4_O_I3[0] S=chacha.i_SB_DFFSR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[3] I1=$false I2=$false I3=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[4] O=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010110101010
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.i[3] O=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.i[1] O=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.i_SB_LUT4_O_I3[0] O=chacha.i[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[1] O=chacha.i[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=chacha.i[3] I3=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[3] O=chacha.i_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.i[1] I3=chacha.i[0] O=chacha.i_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[3] CO=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[4] I0=$false I1=chacha.i[3]
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[2] CO=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[3] I0=$false I1=chacha.i[2]
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.i[0] CO=chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[2] I0=$false I1=chacha.i[1]
.attr src "top.v:94.14-103.6|chacha20.v:62.32-62.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x[0][0] CO=chacha.x_final[0]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[0][1]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[9] CO=chacha.x_final[0]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[0][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[8] CO=chacha.x_final[0]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[0][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[28] CO=chacha.x_final[0]_SB_LUT4_O_I3[29] I0=$false I1=chacha.x[0][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[27] CO=chacha.x_final[0]_SB_LUT4_O_I3[28] I0=$false I1=chacha.x[0][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[26] CO=chacha.x_final[0]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[0][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[25] CO=chacha.x_final[0]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[0][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[24] CO=chacha.x_final[0]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[0][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[23] CO=chacha.x_final[0]_SB_LUT4_O_I3[24] I0=$false I1=chacha.x[0][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[22] CO=chacha.x_final[0]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[0][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[21] CO=chacha.x_final[0]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[0][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[20] CO=chacha.x_final[0]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[0][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[19] CO=chacha.x_final[0]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[0][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[7] CO=chacha.x_final[0]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[0][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[18] CO=chacha.x_final[0]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[0][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[17] CO=chacha.x_final[0]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[0][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[16] CO=chacha.x_final[0]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[0][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[15] CO=chacha.x_final[0]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[0][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[14] CO=chacha.x_final[0]_SB_LUT4_O_I3[15] I0=$true I1=chacha.x[0][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[13] CO=chacha.x_final[0]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[0][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[12] CO=chacha.x_final[0]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[0][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[11] CO=chacha.x_final[0]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[0][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[10] CO=chacha.x_final[0]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[0][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[6] CO=chacha.x_final[0]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[0][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[5] CO=chacha.x_final[0]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[0][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[4] CO=chacha.x_final[0]_SB_LUT4_O_I3[5] I0=$false I1=chacha.x[0][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[3] CO=chacha.x_final[0]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[0][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[30] CO=chacha.x_final[0]_SB_LUT4_O_I3[31] I0=$true I1=chacha.x[0][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[2] CO=chacha.x_final[0]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[0][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[0]_SB_LUT4_O_I3[29] CO=chacha.x_final[0]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[0][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][31] Q=chacha.x[0][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][28] Q=chacha.x[0][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][15] Q=chacha.x[0][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][10] Q=chacha.x[0][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][9] Q=chacha.x[0][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][8] Q=chacha.x[0][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][7] Q=chacha.x[0][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][4] Q=chacha.x[0][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][3] Q=chacha.x[0][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][1] Q=chacha.x[0][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][27] Q=chacha.x[0][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][26] Q=chacha.x[0][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][25] Q=chacha.x[0][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][23] Q=chacha.x[0][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][19] Q=chacha.x[0][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][18] Q=chacha.x[0][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][17] Q=chacha.x[0][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[0][16] Q=chacha.x[0][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][30] Q=chacha.x[0][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][29] Q=chacha.x[0][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][6] Q=chacha.x[0][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][5] Q=chacha.x[0][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][2] Q=chacha.x[0][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][0] Q=chacha.x[0][0] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][24] Q=chacha.x[0][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][22] Q=chacha.x[0][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][21] Q=chacha.x[0][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][20] Q=chacha.x[0][20] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][14] Q=chacha.x[0][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][13] Q=chacha.x[0][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][12] Q=chacha.x[0][12] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[0][11] Q=chacha.x[0][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[10][1] CO=chacha.x_final[10]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[10][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[9] CO=chacha.x_final[10]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[10][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[8] CO=chacha.x_final[10]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[10][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[27] CO=chacha.x_final[10]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[10][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[26] CO=chacha.x_final[10]_SB_LUT4_O_I3[27] I0=$true I1=chacha.x[10][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[25] CO=chacha.x_final[10]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[10][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[24] CO=chacha.x_final[10]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[10][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[23] CO=chacha.x_final[10]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[10][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[22] CO=chacha.x_final[10]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[10][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[21] CO=chacha.x_final[10]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[10][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[20] CO=chacha.x_final[10]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[10][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[19] CO=chacha.x_final[10]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[10][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[18] CO=chacha.x_final[10]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[10][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[7] CO=chacha.x_final[10]_SB_LUT4_O_I3[8] I0=$true I1=chacha.x[10][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[17] CO=chacha.x_final[10]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[10][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[16] CO=chacha.x_final[10]_SB_LUT4_O_I3[17] I0=$true I1=chacha.x[10][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[15] CO=chacha.x_final[10]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[10][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[14] CO=chacha.x_final[10]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[10][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[13] CO=chacha.x_final[10]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[10][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[12] CO=chacha.x_final[10]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[10][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[11] CO=chacha.x_final[10]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[10][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[10] CO=chacha.x_final[10]_SB_LUT4_O_I3[11] I0=$true I1=chacha.x[10][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[6] CO=chacha.x_final[10]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[10][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[5] CO=chacha.x_final[10]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[10][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[4] CO=chacha.x_final[10]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[10][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[3] CO=chacha.x_final[10]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[10][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[2] CO=chacha.x_final[10]_SB_LUT4_O_I3[3] I0=$false I1=chacha.x[10][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[29] CO=chacha.x_final[10]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[10][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[10]_SB_LUT4_O_I3[28] CO=chacha.x_final[10]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[10][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][31] Q=chacha.x[10][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][26] Q=chacha.x[10][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][12] Q=chacha.x[10][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][9] Q=chacha.x[10][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][7] Q=chacha.x[10][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][6] Q=chacha.x[10][6] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][3] Q=chacha.x[10][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][2] Q=chacha.x[10][2] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][0] Q=chacha.x[10][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][25] Q=chacha.x[10][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][23] Q=chacha.x[10][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][20] Q=chacha.x[10][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][19] Q=chacha.x[10][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][18] Q=chacha.x[10][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][16] Q=chacha.x[10][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][15] Q=chacha.x[10][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[10][14] Q=chacha.x[10][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][30] Q=chacha.x[10][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][29] Q=chacha.x[10][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][10] Q=chacha.x[10][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][8] Q=chacha.x[10][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][5] Q=chacha.x[10][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][4] Q=chacha.x[10][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][1] Q=chacha.x[10][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][28] Q=chacha.x[10][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][27] Q=chacha.x[10][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[10][0] Q=chacha.x[10][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][22] Q=chacha.x[10][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][21] Q=chacha.x[10][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][17] Q=chacha.x[10][17] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][13] Q=chacha.x[10][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[10][11] Q=chacha.x[10][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[11][2] CO=chacha.x_final[11]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[11][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[9] CO=chacha.x_final[11]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[11][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[8] CO=chacha.x_final[11]_SB_LUT4_O_I3[9] I0=$true I1=chacha.x[11][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[26] CO=chacha.x_final[11]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[11][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[25] CO=chacha.x_final[11]_SB_LUT4_O_I3[26] I0=$true I1=chacha.x[11][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[24] CO=chacha.x_final[11]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[11][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[23] CO=chacha.x_final[11]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[11][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[22] CO=chacha.x_final[11]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[11][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[21] CO=chacha.x_final[11]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[11][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[20] CO=chacha.x_final[11]_SB_LUT4_O_I3[21] I0=$false I1=chacha.x[11][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[19] CO=chacha.x_final[11]_SB_LUT4_O_I3[20] I0=$true I1=chacha.x[11][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[18] CO=chacha.x_final[11]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[11][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[17] CO=chacha.x_final[11]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[11][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[7] CO=chacha.x_final[11]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[11][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[16] CO=chacha.x_final[11]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[11][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[15] CO=chacha.x_final[11]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[11][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[14] CO=chacha.x_final[11]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[11][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[13] CO=chacha.x_final[11]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[11][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[12] CO=chacha.x_final[11]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[11][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[11] CO=chacha.x_final[11]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[11][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[10] CO=chacha.x_final[11]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[11][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[6] CO=chacha.x_final[11]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[11][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[5] CO=chacha.x_final[11]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[11][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[4] CO=chacha.x_final[11]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[11][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[3] CO=chacha.x_final[11]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[11][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[2] CO=chacha.x_final[11]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[11][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[28] CO=chacha.x_final[11]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[11][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[11]_SB_LUT4_O_I3[27] CO=chacha.x_final[11]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[11][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][31] Q=chacha.x[11][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][28] Q=chacha.x[11][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][15] Q=chacha.x[11][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][12] Q=chacha.x[11][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][11] Q=chacha.x[11][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][9] Q=chacha.x[11][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][7] Q=chacha.x[11][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][3] Q=chacha.x[11][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][1] Q=chacha.x[11][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][0] Q=chacha.x[11][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][26] Q=chacha.x[11][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][23] Q=chacha.x[11][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][22] Q=chacha.x[11][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][20] Q=chacha.x[11][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][19] Q=chacha.x[11][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][18] Q=chacha.x[11][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][17] Q=chacha.x[11][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[11][16] Q=chacha.x[11][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][30] Q=chacha.x[11][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][29] Q=chacha.x[11][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][6] Q=chacha.x[11][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][5] Q=chacha.x[11][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][4] Q=chacha.x[11][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][2] Q=chacha.x[11][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][27] Q=chacha.x[11][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[11][1] Q=chacha.x[11][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[11][0] Q=chacha.x[11][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][21] Q=chacha.x[11][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][14] Q=chacha.x[11][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][13] Q=chacha.x[11][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][10] Q=chacha.x[11][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[11][8] Q=chacha.x[11][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][7] Q=chacha.x[12][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][6] Q=chacha.x[12][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][13] Q=chacha.x[12][21] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][12] Q=chacha.x[12][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][11] Q=chacha.x[12][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][10] Q=chacha.x[12][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][9] Q=chacha.x[12][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][8] Q=chacha.x[12][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][23] Q=chacha.x[12][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][22] Q=chacha.x[12][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][21] Q=chacha.x[12][13] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][20] Q=chacha.x[12][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][5] Q=chacha.x[12][29] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][19] Q=chacha.x[12][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][18] Q=chacha.x[12][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][17] Q=chacha.x[12][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][16] Q=chacha.x[12][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][31] Q=chacha.x[12][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][30] Q=chacha.x[12][6] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][29] Q=chacha.x[12][5] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][28] Q=chacha.x[12][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][27] Q=chacha.x[12][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][26] Q=chacha.x[12][2] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][4] Q=chacha.x[12][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][25] Q=chacha.x[12][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][24] Q=chacha.x[12][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][3] Q=chacha.x[12][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][2] Q=chacha.x[12][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][1] Q=chacha.x[12][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][0] Q=chacha.x[12][24] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][15] Q=chacha.x[12][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[12][14] Q=chacha.x[12][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][7] Q=chacha.x[13][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][6] Q=chacha.x[13][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][13] Q=chacha.x[13][21] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][12] Q=chacha.x[13][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][11] Q=chacha.x[13][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][10] Q=chacha.x[13][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][9] Q=chacha.x[13][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][8] Q=chacha.x[13][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][23] Q=chacha.x[13][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][22] Q=chacha.x[13][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][21] Q=chacha.x[13][13] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][20] Q=chacha.x[13][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][5] Q=chacha.x[13][29] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][19] Q=chacha.x[13][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][18] Q=chacha.x[13][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][17] Q=chacha.x[13][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][16] Q=chacha.x[13][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][31] Q=chacha.x[13][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][30] Q=chacha.x[13][6] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][29] Q=chacha.x[13][5] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][28] Q=chacha.x[13][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][27] Q=chacha.x[13][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][26] Q=chacha.x[13][2] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][4] Q=chacha.x[13][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][25] Q=chacha.x[13][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][24] Q=chacha.x[13][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][3] Q=chacha.x[13][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][2] Q=chacha.x[13][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][1] Q=chacha.x[13][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][0] Q=chacha.x[13][24] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][15] Q=chacha.x[13][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x[13][14] Q=chacha.x[13][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=chacha.x[14][0] CO=chacha.x_final[14]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[14][1]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[9] CO=chacha.x_final[14]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[14][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[8] CO=chacha.x_final[14]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[14][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[28] CO=chacha.x_final[14]_SB_LUT4_O_I3[29] I0=$false I1=chacha.x[14][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[27] CO=chacha.x_final[14]_SB_LUT4_O_I3[28] I0=$false I1=chacha.x[14][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[26] CO=chacha.x_final[14]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[14][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[25] CO=chacha.x_final[14]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[14][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[24] CO=chacha.x_final[14]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[14][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[23] CO=chacha.x_final[14]_SB_LUT4_O_I3[24] I0=$false I1=chacha.x[14][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[22] CO=chacha.x_final[14]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[14][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[21] CO=chacha.x_final[14]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[14][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[20] CO=chacha.x_final[14]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[14][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[19] CO=chacha.x_final[14]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[14][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[7] CO=chacha.x_final[14]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[14][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[18] CO=chacha.x_final[14]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[14][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[17] CO=chacha.x_final[14]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[14][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[16] CO=chacha.x_final[14]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[14][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[15] CO=chacha.x_final[14]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[14][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[14] CO=chacha.x_final[14]_SB_LUT4_O_I3[15] I0=$true I1=chacha.x[14][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[13] CO=chacha.x_final[14]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[14][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[12] CO=chacha.x_final[14]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[14][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[11] CO=chacha.x_final[14]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[14][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[10] CO=chacha.x_final[14]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[14][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[6] CO=chacha.x_final[14]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[14][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[5] CO=chacha.x_final[14]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[14][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[4] CO=chacha.x_final[14]_SB_LUT4_O_I3[5] I0=$false I1=chacha.x[14][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[3] CO=chacha.x_final[14]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[14][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[30] CO=chacha.x_final[14]_SB_LUT4_O_I3[31] I0=$true I1=chacha.x[14][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[2] CO=chacha.x_final[14]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[14][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[14]_SB_LUT4_O_I3[29] CO=chacha.x_final[14]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[14][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][31] Q=chacha.x[14][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][28] Q=chacha.x[14][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][15] Q=chacha.x[14][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][10] Q=chacha.x[14][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][9] Q=chacha.x[14][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][8] Q=chacha.x[14][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][7] Q=chacha.x[14][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][4] Q=chacha.x[14][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][3] Q=chacha.x[14][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][1] Q=chacha.x[14][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][27] Q=chacha.x[14][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][26] Q=chacha.x[14][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][25] Q=chacha.x[14][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][23] Q=chacha.x[14][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][19] Q=chacha.x[14][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][18] Q=chacha.x[14][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][17] Q=chacha.x[14][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[14][16] Q=chacha.x[14][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][30] Q=chacha.x[14][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][29] Q=chacha.x[14][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][6] Q=chacha.x[14][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][5] Q=chacha.x[14][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][2] Q=chacha.x[14][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][0] Q=chacha.x[14][0] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][24] Q=chacha.x[14][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][22] Q=chacha.x[14][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][21] Q=chacha.x[14][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][20] Q=chacha.x[14][20] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][14] Q=chacha.x[14][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][13] Q=chacha.x[14][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][12] Q=chacha.x[14][12] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[14][11] Q=chacha.x[14][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[15][2] CO=chacha.x_final[15]_SB_LUT4_O_I3[2] I0=chacha.x[15][3] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[9] CO=chacha.x_final[15]_SB_LUT4_O_I3[10] I0=chacha.x[15][11] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[8] CO=chacha.x_final[15]_SB_LUT4_O_I3[9] I0=chacha.x[15][10] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[26] CO=chacha.x_final[15]_SB_LUT4_O_I3[27] I0=chacha.x[15][28] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[25] CO=chacha.x_final[15]_SB_LUT4_O_I3[26] I0=chacha.x[15][27] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[24] CO=chacha.x_final[15]_SB_LUT4_O_I3[25] I0=chacha.x[15][26] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[23] CO=chacha.x_final[15]_SB_LUT4_O_I3[24] I0=chacha.x[15][25] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[22] CO=chacha.x_final[15]_SB_LUT4_O_I3[23] I0=chacha.x[15][24] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[21] CO=chacha.x_final[15]_SB_LUT4_O_I3[22] I0=chacha.x[15][23] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[20] CO=chacha.x_final[15]_SB_LUT4_O_I3[21] I0=chacha.x[15][22] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[19] CO=chacha.x_final[15]_SB_LUT4_O_I3[20] I0=chacha.x[15][21] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[18] CO=chacha.x_final[15]_SB_LUT4_O_I3[19] I0=chacha.x[15][20] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[17] CO=chacha.x_final[15]_SB_LUT4_O_I3[18] I0=chacha.x[15][19] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[7] CO=chacha.x_final[15]_SB_LUT4_O_I3[8] I0=chacha.x[15][9] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[16] CO=chacha.x_final[15]_SB_LUT4_O_I3[17] I0=chacha.x[15][18] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[15] CO=chacha.x_final[15]_SB_LUT4_O_I3[16] I0=chacha.x[15][17] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[14] CO=chacha.x_final[15]_SB_LUT4_O_I3[15] I0=chacha.x[15][16] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[13] CO=chacha.x_final[15]_SB_LUT4_O_I3[14] I0=chacha.x[15][15] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[12] CO=chacha.x_final[15]_SB_LUT4_O_I3[13] I0=chacha.x[15][14] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[11] CO=chacha.x_final[15]_SB_LUT4_O_I3[12] I0=chacha.x[15][13] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[10] CO=chacha.x_final[15]_SB_LUT4_O_I3[11] I0=chacha.x[15][12] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[6] CO=chacha.x_final[15]_SB_LUT4_O_I3[7] I0=chacha.x[15][8] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[5] CO=chacha.x_final[15]_SB_LUT4_O_I3[6] I0=chacha.x[15][7] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[4] CO=chacha.x_final[15]_SB_LUT4_O_I3[5] I0=chacha.x[15][6] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[3] CO=chacha.x_final[15]_SB_LUT4_O_I3[4] I0=chacha.x[15][5] I1=$true
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[2] CO=chacha.x_final[15]_SB_LUT4_O_I3[3] I0=chacha.x[15][4] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[28] CO=chacha.x_final[15]_SB_LUT4_O_I3[29] I0=chacha.x[15][30] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[15]_SB_LUT4_O_I3[27] CO=chacha.x_final[15]_SB_LUT4_O_I3[28] I0=chacha.x[15][29] I1=$false
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][30] Q=chacha.x[15][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][29] Q=chacha.x[15][29] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][15] Q=chacha.x[15][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][14] Q=chacha.x[15][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][11] Q=chacha.x[15][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][10] Q=chacha.x[15][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][9] Q=chacha.x[15][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][7] Q=chacha.x[15][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][4] Q=chacha.x[15][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][3] Q=chacha.x[15][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][1] Q=chacha.x[15][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][0] Q=chacha.x[15][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][28] Q=chacha.x[15][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][27] Q=chacha.x[15][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][23] Q=chacha.x[15][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][22] Q=chacha.x[15][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][20] Q=chacha.x[15][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][18] Q=chacha.x[15][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][17] Q=chacha.x[15][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[15][16] Q=chacha.x[15][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][31] Q=chacha.x[15][31] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][26] Q=chacha.x[15][26] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][5] Q=chacha.x[15][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][2] Q=chacha.x[15][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[15][1] Q=chacha.x[15][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[15][0] Q=chacha.x[15][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][21] Q=chacha.x[15][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][19] Q=chacha.x[15][19] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][13] Q=chacha.x[15][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][12] Q=chacha.x[15][12] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][8] Q=chacha.x[15][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[15][6] Q=chacha.x[15][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[1][1] CO=chacha.x_final[1]_SB_LUT4_O_I3[2] I0=$true I1=chacha.x[1][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[9] CO=chacha.x_final[1]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[1][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[8] CO=chacha.x_final[1]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[1][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[27] CO=chacha.x_final[1]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[1][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[26] CO=chacha.x_final[1]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[1][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[25] CO=chacha.x_final[1]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[1][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[24] CO=chacha.x_final[1]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[1][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[23] CO=chacha.x_final[1]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[1][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[22] CO=chacha.x_final[1]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[1][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[21] CO=chacha.x_final[1]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[1][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[20] CO=chacha.x_final[1]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[1][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[19] CO=chacha.x_final[1]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[1][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[18] CO=chacha.x_final[1]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[1][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[7] CO=chacha.x_final[1]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[1][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[17] CO=chacha.x_final[1]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[1][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[16] CO=chacha.x_final[1]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[1][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[15] CO=chacha.x_final[1]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[1][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[14] CO=chacha.x_final[1]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[1][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[13] CO=chacha.x_final[1]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[1][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[12] CO=chacha.x_final[1]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[1][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[11] CO=chacha.x_final[1]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[1][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[10] CO=chacha.x_final[1]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[1][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[6] CO=chacha.x_final[1]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[1][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[5] CO=chacha.x_final[1]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[1][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[4] CO=chacha.x_final[1]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[1][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[3] CO=chacha.x_final[1]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[1][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[2] CO=chacha.x_final[1]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[1][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[29] CO=chacha.x_final[1]_SB_LUT4_O_I3[30] I0=$false I1=chacha.x[1][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[1]_SB_LUT4_O_I3[28] CO=chacha.x_final[1]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[1][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][31] Q=chacha.x[1][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][30] Q=chacha.x[1][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][16] Q=chacha.x[1][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][15] Q=chacha.x[1][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][12] Q=chacha.x[1][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][11] Q=chacha.x[1][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][9] Q=chacha.x[1][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][8] Q=chacha.x[1][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][7] Q=chacha.x[1][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][4] Q=chacha.x[1][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][0] Q=chacha.x[1][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][27] Q=chacha.x[1][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][26] Q=chacha.x[1][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][23] Q=chacha.x[1][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][22] Q=chacha.x[1][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][20] Q=chacha.x[1][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][19] Q=chacha.x[1][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][18] Q=chacha.x[1][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[1][17] Q=chacha.x[1][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][29] Q=chacha.x[1][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][28] Q=chacha.x[1][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][3] Q=chacha.x[1][3] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][2] Q=chacha.x[1][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][1] Q=chacha.x[1][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][25] Q=chacha.x[1][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[1][0] Q=chacha.x[1][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][21] Q=chacha.x[1][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][14] Q=chacha.x[1][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][13] Q=chacha.x[1][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][10] Q=chacha.x[1][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][6] Q=chacha.x[1][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[1][5] Q=chacha.x[1][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[2][1] CO=chacha.x_final[2]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[2][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[9] CO=chacha.x_final[2]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[2][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[8] CO=chacha.x_final[2]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[2][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[27] CO=chacha.x_final[2]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[2][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[26] CO=chacha.x_final[2]_SB_LUT4_O_I3[27] I0=$true I1=chacha.x[2][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[25] CO=chacha.x_final[2]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[2][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[24] CO=chacha.x_final[2]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[2][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[23] CO=chacha.x_final[2]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[2][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[22] CO=chacha.x_final[2]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[2][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[21] CO=chacha.x_final[2]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[2][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[20] CO=chacha.x_final[2]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[2][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[19] CO=chacha.x_final[2]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[2][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[18] CO=chacha.x_final[2]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[2][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[7] CO=chacha.x_final[2]_SB_LUT4_O_I3[8] I0=$true I1=chacha.x[2][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[17] CO=chacha.x_final[2]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[2][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[16] CO=chacha.x_final[2]_SB_LUT4_O_I3[17] I0=$true I1=chacha.x[2][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[15] CO=chacha.x_final[2]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[2][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[14] CO=chacha.x_final[2]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[2][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[13] CO=chacha.x_final[2]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[2][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[12] CO=chacha.x_final[2]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[2][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[11] CO=chacha.x_final[2]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[2][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[10] CO=chacha.x_final[2]_SB_LUT4_O_I3[11] I0=$true I1=chacha.x[2][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[6] CO=chacha.x_final[2]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[2][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[5] CO=chacha.x_final[2]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[2][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[4] CO=chacha.x_final[2]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[2][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[3] CO=chacha.x_final[2]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[2][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[2] CO=chacha.x_final[2]_SB_LUT4_O_I3[3] I0=$false I1=chacha.x[2][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[29] CO=chacha.x_final[2]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[2][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[2]_SB_LUT4_O_I3[28] CO=chacha.x_final[2]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[2][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][31] Q=chacha.x[2][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][26] Q=chacha.x[2][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][12] Q=chacha.x[2][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][9] Q=chacha.x[2][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][7] Q=chacha.x[2][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][6] Q=chacha.x[2][6] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][3] Q=chacha.x[2][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][2] Q=chacha.x[2][2] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][0] Q=chacha.x[2][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][25] Q=chacha.x[2][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][23] Q=chacha.x[2][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][20] Q=chacha.x[2][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][19] Q=chacha.x[2][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][18] Q=chacha.x[2][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][16] Q=chacha.x[2][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][15] Q=chacha.x[2][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[2][14] Q=chacha.x[2][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][30] Q=chacha.x[2][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][29] Q=chacha.x[2][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][10] Q=chacha.x[2][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][8] Q=chacha.x[2][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][5] Q=chacha.x[2][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][4] Q=chacha.x[2][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][1] Q=chacha.x[2][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][28] Q=chacha.x[2][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][27] Q=chacha.x[2][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[2][0] Q=chacha.x[2][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][22] Q=chacha.x[2][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][21] Q=chacha.x[2][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][17] Q=chacha.x[2][17] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][13] Q=chacha.x[2][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[2][11] Q=chacha.x[2][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[3][2] CO=chacha.x_final[3]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[3][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[9] CO=chacha.x_final[3]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[3][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[8] CO=chacha.x_final[3]_SB_LUT4_O_I3[9] I0=$true I1=chacha.x[3][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[26] CO=chacha.x_final[3]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[3][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[25] CO=chacha.x_final[3]_SB_LUT4_O_I3[26] I0=$true I1=chacha.x[3][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[24] CO=chacha.x_final[3]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[3][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[23] CO=chacha.x_final[3]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[3][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[22] CO=chacha.x_final[3]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[3][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[21] CO=chacha.x_final[3]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[3][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[20] CO=chacha.x_final[3]_SB_LUT4_O_I3[21] I0=$false I1=chacha.x[3][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[19] CO=chacha.x_final[3]_SB_LUT4_O_I3[20] I0=$true I1=chacha.x[3][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[18] CO=chacha.x_final[3]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[3][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[17] CO=chacha.x_final[3]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[3][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[7] CO=chacha.x_final[3]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[3][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[16] CO=chacha.x_final[3]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[3][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[15] CO=chacha.x_final[3]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[3][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[14] CO=chacha.x_final[3]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[3][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[13] CO=chacha.x_final[3]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[3][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[12] CO=chacha.x_final[3]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[3][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[11] CO=chacha.x_final[3]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[3][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[10] CO=chacha.x_final[3]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[3][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[6] CO=chacha.x_final[3]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[3][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[5] CO=chacha.x_final[3]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[3][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[4] CO=chacha.x_final[3]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[3][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[3] CO=chacha.x_final[3]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[3][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[2] CO=chacha.x_final[3]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[3][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[28] CO=chacha.x_final[3]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[3][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[3]_SB_LUT4_O_I3[27] CO=chacha.x_final[3]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[3][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][31] Q=chacha.x[3][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][28] Q=chacha.x[3][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][15] Q=chacha.x[3][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][12] Q=chacha.x[3][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][11] Q=chacha.x[3][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][9] Q=chacha.x[3][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][7] Q=chacha.x[3][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][3] Q=chacha.x[3][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][1] Q=chacha.x[3][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][0] Q=chacha.x[3][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][26] Q=chacha.x[3][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][23] Q=chacha.x[3][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][22] Q=chacha.x[3][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][20] Q=chacha.x[3][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][19] Q=chacha.x[3][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][18] Q=chacha.x[3][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][17] Q=chacha.x[3][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[3][16] Q=chacha.x[3][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][30] Q=chacha.x[3][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][29] Q=chacha.x[3][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][6] Q=chacha.x[3][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][5] Q=chacha.x[3][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][4] Q=chacha.x[3][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][2] Q=chacha.x[3][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][27] Q=chacha.x[3][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[3][1] Q=chacha.x[3][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[3][0] Q=chacha.x[3][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][21] Q=chacha.x[3][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][14] Q=chacha.x[3][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][13] Q=chacha.x[3][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][10] Q=chacha.x[3][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[3][8] Q=chacha.x[3][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[4][0] CO=chacha.x_final[4]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[4][1]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[9] CO=chacha.x_final[4]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[4][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[8] CO=chacha.x_final[4]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[4][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[28] CO=chacha.x_final[4]_SB_LUT4_O_I3[29] I0=$false I1=chacha.x[4][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[27] CO=chacha.x_final[4]_SB_LUT4_O_I3[28] I0=$false I1=chacha.x[4][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[26] CO=chacha.x_final[4]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[4][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[25] CO=chacha.x_final[4]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[4][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[24] CO=chacha.x_final[4]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[4][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[23] CO=chacha.x_final[4]_SB_LUT4_O_I3[24] I0=$false I1=chacha.x[4][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[22] CO=chacha.x_final[4]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[4][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[21] CO=chacha.x_final[4]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[4][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[20] CO=chacha.x_final[4]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[4][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[19] CO=chacha.x_final[4]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[4][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[7] CO=chacha.x_final[4]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[4][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[18] CO=chacha.x_final[4]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[4][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[17] CO=chacha.x_final[4]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[4][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[16] CO=chacha.x_final[4]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[4][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[15] CO=chacha.x_final[4]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[4][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[14] CO=chacha.x_final[4]_SB_LUT4_O_I3[15] I0=$true I1=chacha.x[4][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[13] CO=chacha.x_final[4]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[4][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[12] CO=chacha.x_final[4]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[4][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[11] CO=chacha.x_final[4]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[4][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[10] CO=chacha.x_final[4]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[4][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[6] CO=chacha.x_final[4]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[4][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[5] CO=chacha.x_final[4]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[4][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[4] CO=chacha.x_final[4]_SB_LUT4_O_I3[5] I0=$false I1=chacha.x[4][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[3] CO=chacha.x_final[4]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[4][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[30] CO=chacha.x_final[4]_SB_LUT4_O_I3[31] I0=$true I1=chacha.x[4][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[2] CO=chacha.x_final[4]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[4][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[4]_SB_LUT4_O_I3[29] CO=chacha.x_final[4]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[4][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][31] Q=chacha.x[4][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][28] Q=chacha.x[4][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][15] Q=chacha.x[4][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][10] Q=chacha.x[4][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][9] Q=chacha.x[4][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][8] Q=chacha.x[4][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][7] Q=chacha.x[4][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][4] Q=chacha.x[4][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][3] Q=chacha.x[4][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][1] Q=chacha.x[4][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][27] Q=chacha.x[4][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][26] Q=chacha.x[4][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][25] Q=chacha.x[4][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][23] Q=chacha.x[4][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][19] Q=chacha.x[4][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][18] Q=chacha.x[4][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][17] Q=chacha.x[4][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[4][16] Q=chacha.x[4][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][30] Q=chacha.x[4][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][29] Q=chacha.x[4][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][6] Q=chacha.x[4][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][5] Q=chacha.x[4][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][2] Q=chacha.x[4][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][0] Q=chacha.x[4][0] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][24] Q=chacha.x[4][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][22] Q=chacha.x[4][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][21] Q=chacha.x[4][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][20] Q=chacha.x[4][20] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][14] Q=chacha.x[4][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][13] Q=chacha.x[4][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][12] Q=chacha.x[4][12] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[4][11] Q=chacha.x[4][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[5][1] CO=chacha.x_final[5]_SB_LUT4_O_I3[2] I0=$true I1=chacha.x[5][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[9] CO=chacha.x_final[5]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[5][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[8] CO=chacha.x_final[5]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[5][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[27] CO=chacha.x_final[5]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[5][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[26] CO=chacha.x_final[5]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[5][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[25] CO=chacha.x_final[5]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[5][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[24] CO=chacha.x_final[5]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[5][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[23] CO=chacha.x_final[5]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[5][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[22] CO=chacha.x_final[5]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[5][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[21] CO=chacha.x_final[5]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[5][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[20] CO=chacha.x_final[5]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[5][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[19] CO=chacha.x_final[5]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[5][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[18] CO=chacha.x_final[5]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[5][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[7] CO=chacha.x_final[5]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[5][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[17] CO=chacha.x_final[5]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[5][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[16] CO=chacha.x_final[5]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[5][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[15] CO=chacha.x_final[5]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[5][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[14] CO=chacha.x_final[5]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[5][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[13] CO=chacha.x_final[5]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[5][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[12] CO=chacha.x_final[5]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[5][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[11] CO=chacha.x_final[5]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[5][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[10] CO=chacha.x_final[5]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[5][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[6] CO=chacha.x_final[5]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[5][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[5] CO=chacha.x_final[5]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[5][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[4] CO=chacha.x_final[5]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[5][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[3] CO=chacha.x_final[5]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[5][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[2] CO=chacha.x_final[5]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[5][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[29] CO=chacha.x_final[5]_SB_LUT4_O_I3[30] I0=$false I1=chacha.x[5][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[5]_SB_LUT4_O_I3[28] CO=chacha.x_final[5]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[5][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][31] Q=chacha.x[5][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][30] Q=chacha.x[5][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][16] Q=chacha.x[5][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][15] Q=chacha.x[5][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][12] Q=chacha.x[5][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][11] Q=chacha.x[5][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][9] Q=chacha.x[5][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][8] Q=chacha.x[5][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][7] Q=chacha.x[5][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][4] Q=chacha.x[5][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][0] Q=chacha.x[5][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][27] Q=chacha.x[5][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][26] Q=chacha.x[5][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][23] Q=chacha.x[5][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][22] Q=chacha.x[5][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][20] Q=chacha.x[5][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][19] Q=chacha.x[5][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][18] Q=chacha.x[5][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[5][17] Q=chacha.x[5][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][29] Q=chacha.x[5][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][28] Q=chacha.x[5][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][3] Q=chacha.x[5][3] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][2] Q=chacha.x[5][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][1] Q=chacha.x[5][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][25] Q=chacha.x[5][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[5][0] Q=chacha.x[5][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][21] Q=chacha.x[5][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][14] Q=chacha.x[5][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][13] Q=chacha.x[5][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][10] Q=chacha.x[5][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][6] Q=chacha.x[5][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[5][5] Q=chacha.x[5][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[6][1] CO=chacha.x_final[6]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[6][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[9] CO=chacha.x_final[6]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[6][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[8] CO=chacha.x_final[6]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[6][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[27] CO=chacha.x_final[6]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[6][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[26] CO=chacha.x_final[6]_SB_LUT4_O_I3[27] I0=$true I1=chacha.x[6][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[25] CO=chacha.x_final[6]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[6][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[24] CO=chacha.x_final[6]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[6][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[23] CO=chacha.x_final[6]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[6][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[22] CO=chacha.x_final[6]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[6][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[21] CO=chacha.x_final[6]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[6][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[20] CO=chacha.x_final[6]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[6][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[19] CO=chacha.x_final[6]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[6][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[18] CO=chacha.x_final[6]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[6][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[7] CO=chacha.x_final[6]_SB_LUT4_O_I3[8] I0=$true I1=chacha.x[6][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[17] CO=chacha.x_final[6]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[6][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[16] CO=chacha.x_final[6]_SB_LUT4_O_I3[17] I0=$true I1=chacha.x[6][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[15] CO=chacha.x_final[6]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[6][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[14] CO=chacha.x_final[6]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[6][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[13] CO=chacha.x_final[6]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[6][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[12] CO=chacha.x_final[6]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[6][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[11] CO=chacha.x_final[6]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[6][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[10] CO=chacha.x_final[6]_SB_LUT4_O_I3[11] I0=$true I1=chacha.x[6][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[6] CO=chacha.x_final[6]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[6][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[5] CO=chacha.x_final[6]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[6][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[4] CO=chacha.x_final[6]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[6][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[3] CO=chacha.x_final[6]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[6][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[2] CO=chacha.x_final[6]_SB_LUT4_O_I3[3] I0=$false I1=chacha.x[6][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[29] CO=chacha.x_final[6]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[6][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[6]_SB_LUT4_O_I3[28] CO=chacha.x_final[6]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[6][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][31] Q=chacha.x[6][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][26] Q=chacha.x[6][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][12] Q=chacha.x[6][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][9] Q=chacha.x[6][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][7] Q=chacha.x[6][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][6] Q=chacha.x[6][6] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][3] Q=chacha.x[6][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][2] Q=chacha.x[6][2] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][0] Q=chacha.x[6][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][25] Q=chacha.x[6][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][23] Q=chacha.x[6][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][20] Q=chacha.x[6][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][19] Q=chacha.x[6][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][18] Q=chacha.x[6][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][16] Q=chacha.x[6][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][15] Q=chacha.x[6][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[6][14] Q=chacha.x[6][14] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][30] Q=chacha.x[6][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][29] Q=chacha.x[6][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][10] Q=chacha.x[6][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][8] Q=chacha.x[6][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][5] Q=chacha.x[6][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][4] Q=chacha.x[6][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][1] Q=chacha.x[6][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][28] Q=chacha.x[6][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][27] Q=chacha.x[6][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[6][0] Q=chacha.x[6][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][22] Q=chacha.x[6][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][21] Q=chacha.x[6][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][17] Q=chacha.x[6][17] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][13] Q=chacha.x[6][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[6][11] Q=chacha.x[6][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[7][2] CO=chacha.x_final[7]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[7][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[9] CO=chacha.x_final[7]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[7][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[8] CO=chacha.x_final[7]_SB_LUT4_O_I3[9] I0=$true I1=chacha.x[7][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[26] CO=chacha.x_final[7]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[7][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[25] CO=chacha.x_final[7]_SB_LUT4_O_I3[26] I0=$true I1=chacha.x[7][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[24] CO=chacha.x_final[7]_SB_LUT4_O_I3[25] I0=$false I1=chacha.x[7][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[23] CO=chacha.x_final[7]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[7][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[22] CO=chacha.x_final[7]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[7][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[21] CO=chacha.x_final[7]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[7][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[20] CO=chacha.x_final[7]_SB_LUT4_O_I3[21] I0=$false I1=chacha.x[7][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[19] CO=chacha.x_final[7]_SB_LUT4_O_I3[20] I0=$true I1=chacha.x[7][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[18] CO=chacha.x_final[7]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[7][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[17] CO=chacha.x_final[7]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[7][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[7] CO=chacha.x_final[7]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[7][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[16] CO=chacha.x_final[7]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[7][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[15] CO=chacha.x_final[7]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[7][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[14] CO=chacha.x_final[7]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[7][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[13] CO=chacha.x_final[7]_SB_LUT4_O_I3[14] I0=$false I1=chacha.x[7][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[12] CO=chacha.x_final[7]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[7][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[11] CO=chacha.x_final[7]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[7][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[10] CO=chacha.x_final[7]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[7][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[6] CO=chacha.x_final[7]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[7][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[5] CO=chacha.x_final[7]_SB_LUT4_O_I3[6] I0=$false I1=chacha.x[7][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[4] CO=chacha.x_final[7]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[7][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[3] CO=chacha.x_final[7]_SB_LUT4_O_I3[4] I0=$true I1=chacha.x[7][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[2] CO=chacha.x_final[7]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[7][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[28] CO=chacha.x_final[7]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[7][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[7]_SB_LUT4_O_I3[27] CO=chacha.x_final[7]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[7][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][31] Q=chacha.x[7][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][28] Q=chacha.x[7][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][15] Q=chacha.x[7][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][12] Q=chacha.x[7][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][11] Q=chacha.x[7][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][9] Q=chacha.x[7][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][7] Q=chacha.x[7][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][3] Q=chacha.x[7][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][1] Q=chacha.x[7][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][0] Q=chacha.x[7][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][26] Q=chacha.x[7][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][23] Q=chacha.x[7][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][22] Q=chacha.x[7][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][20] Q=chacha.x[7][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][19] Q=chacha.x[7][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][18] Q=chacha.x[7][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][17] Q=chacha.x[7][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[7][16] Q=chacha.x[7][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][30] Q=chacha.x[7][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][29] Q=chacha.x[7][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][6] Q=chacha.x[7][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][5] Q=chacha.x[7][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][4] Q=chacha.x[7][4] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][2] Q=chacha.x[7][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][27] Q=chacha.x[7][27] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[7][1] Q=chacha.x[7][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[7][0] Q=chacha.x[7][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][21] Q=chacha.x[7][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][14] Q=chacha.x[7][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][13] Q=chacha.x[7][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][10] Q=chacha.x[7][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[7][8] Q=chacha.x[7][8] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[8][0] CO=chacha.x_final[8]_SB_LUT4_O_I3[2] I0=$false I1=chacha.x[8][1]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[9] CO=chacha.x_final[8]_SB_LUT4_O_I3[10] I0=$false I1=chacha.x[8][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[8] CO=chacha.x_final[8]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[8][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[28] CO=chacha.x_final[8]_SB_LUT4_O_I3[29] I0=$false I1=chacha.x[8][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[27] CO=chacha.x_final[8]_SB_LUT4_O_I3[28] I0=$false I1=chacha.x[8][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[26] CO=chacha.x_final[8]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[8][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[25] CO=chacha.x_final[8]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[8][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[24] CO=chacha.x_final[8]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[8][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[23] CO=chacha.x_final[8]_SB_LUT4_O_I3[24] I0=$false I1=chacha.x[8][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[22] CO=chacha.x_final[8]_SB_LUT4_O_I3[23] I0=$true I1=chacha.x[8][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[21] CO=chacha.x_final[8]_SB_LUT4_O_I3[22] I0=$true I1=chacha.x[8][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[20] CO=chacha.x_final[8]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[8][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[19] CO=chacha.x_final[8]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[8][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[7] CO=chacha.x_final[8]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[8][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[18] CO=chacha.x_final[8]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[8][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[17] CO=chacha.x_final[8]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[8][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[16] CO=chacha.x_final[8]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[8][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[15] CO=chacha.x_final[8]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[8][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[14] CO=chacha.x_final[8]_SB_LUT4_O_I3[15] I0=$true I1=chacha.x[8][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[13] CO=chacha.x_final[8]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[8][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[12] CO=chacha.x_final[8]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[8][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[11] CO=chacha.x_final[8]_SB_LUT4_O_I3[12] I0=$true I1=chacha.x[8][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[10] CO=chacha.x_final[8]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[8][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[6] CO=chacha.x_final[8]_SB_LUT4_O_I3[7] I0=$true I1=chacha.x[8][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[5] CO=chacha.x_final[8]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[8][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[4] CO=chacha.x_final[8]_SB_LUT4_O_I3[5] I0=$false I1=chacha.x[8][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[3] CO=chacha.x_final[8]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[8][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[30] CO=chacha.x_final[8]_SB_LUT4_O_I3[31] I0=$true I1=chacha.x[8][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[2] CO=chacha.x_final[8]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[8][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[8]_SB_LUT4_O_I3[29] CO=chacha.x_final[8]_SB_LUT4_O_I3[30] I0=$true I1=chacha.x[8][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][31] Q=chacha.x[8][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][28] Q=chacha.x[8][28] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][15] Q=chacha.x[8][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][10] Q=chacha.x[8][10] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][9] Q=chacha.x[8][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][8] Q=chacha.x[8][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][7] Q=chacha.x[8][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][4] Q=chacha.x[8][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][3] Q=chacha.x[8][3] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][1] Q=chacha.x[8][1] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][27] Q=chacha.x[8][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][26] Q=chacha.x[8][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][25] Q=chacha.x[8][25] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][23] Q=chacha.x[8][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][19] Q=chacha.x[8][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][18] Q=chacha.x[8][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][17] Q=chacha.x[8][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[8][16] Q=chacha.x[8][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][30] Q=chacha.x[8][30] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][29] Q=chacha.x[8][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][6] Q=chacha.x[8][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][5] Q=chacha.x[8][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][2] Q=chacha.x[8][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][0] Q=chacha.x[8][0] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][24] Q=chacha.x[8][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][22] Q=chacha.x[8][22] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][21] Q=chacha.x[8][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][20] Q=chacha.x[8][20] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][14] Q=chacha.x[8][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][13] Q=chacha.x[8][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][12] Q=chacha.x[8][12] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[8][11] Q=chacha.x[8][11] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_CARRY CI=chacha.x[9][1] CO=chacha.x_final[9]_SB_LUT4_O_I3[2] I0=$true I1=chacha.x[9][2]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[9] CO=chacha.x_final[9]_SB_LUT4_O_I3[10] I0=$true I1=chacha.x[9][10]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[8] CO=chacha.x_final[9]_SB_LUT4_O_I3[9] I0=$false I1=chacha.x[9][9]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[27] CO=chacha.x_final[9]_SB_LUT4_O_I3[28] I0=$true I1=chacha.x[9][28]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[26] CO=chacha.x_final[9]_SB_LUT4_O_I3[27] I0=$false I1=chacha.x[9][27]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[25] CO=chacha.x_final[9]_SB_LUT4_O_I3[26] I0=$false I1=chacha.x[9][26]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[24] CO=chacha.x_final[9]_SB_LUT4_O_I3[25] I0=$true I1=chacha.x[9][25]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[23] CO=chacha.x_final[9]_SB_LUT4_O_I3[24] I0=$true I1=chacha.x[9][24]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[22] CO=chacha.x_final[9]_SB_LUT4_O_I3[23] I0=$false I1=chacha.x[9][23]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[21] CO=chacha.x_final[9]_SB_LUT4_O_I3[22] I0=$false I1=chacha.x[9][22]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[20] CO=chacha.x_final[9]_SB_LUT4_O_I3[21] I0=$true I1=chacha.x[9][21]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[19] CO=chacha.x_final[9]_SB_LUT4_O_I3[20] I0=$false I1=chacha.x[9][20]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[18] CO=chacha.x_final[9]_SB_LUT4_O_I3[19] I0=$false I1=chacha.x[9][19]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[7] CO=chacha.x_final[9]_SB_LUT4_O_I3[8] I0=$false I1=chacha.x[9][8]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[17] CO=chacha.x_final[9]_SB_LUT4_O_I3[18] I0=$false I1=chacha.x[9][18]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[16] CO=chacha.x_final[9]_SB_LUT4_O_I3[17] I0=$false I1=chacha.x[9][17]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[15] CO=chacha.x_final[9]_SB_LUT4_O_I3[16] I0=$false I1=chacha.x[9][16]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[14] CO=chacha.x_final[9]_SB_LUT4_O_I3[15] I0=$false I1=chacha.x[9][15]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[13] CO=chacha.x_final[9]_SB_LUT4_O_I3[14] I0=$true I1=chacha.x[9][14]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[12] CO=chacha.x_final[9]_SB_LUT4_O_I3[13] I0=$true I1=chacha.x[9][13]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[11] CO=chacha.x_final[9]_SB_LUT4_O_I3[12] I0=$false I1=chacha.x[9][12]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[10] CO=chacha.x_final[9]_SB_LUT4_O_I3[11] I0=$false I1=chacha.x[9][11]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[6] CO=chacha.x_final[9]_SB_LUT4_O_I3[7] I0=$false I1=chacha.x[9][7]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[5] CO=chacha.x_final[9]_SB_LUT4_O_I3[6] I0=$true I1=chacha.x[9][6]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[4] CO=chacha.x_final[9]_SB_LUT4_O_I3[5] I0=$true I1=chacha.x[9][5]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[3] CO=chacha.x_final[9]_SB_LUT4_O_I3[4] I0=$false I1=chacha.x[9][4]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[2] CO=chacha.x_final[9]_SB_LUT4_O_I3[3] I0=$true I1=chacha.x[9][3]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[29] CO=chacha.x_final[9]_SB_LUT4_O_I3[30] I0=$false I1=chacha.x[9][30]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=chacha.x_final[9]_SB_LUT4_O_I3[28] CO=chacha.x_final[9]_SB_LUT4_O_I3[29] I0=$true I1=chacha.x[9][29]
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][31] Q=chacha.x[9][31] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][30] Q=chacha.x[9][30] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][16] Q=chacha.x[9][16] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][15] Q=chacha.x[9][15] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][12] Q=chacha.x[9][12] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][11] Q=chacha.x[9][11] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][9] Q=chacha.x[9][9] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][8] Q=chacha.x[9][8] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][7] Q=chacha.x[9][7] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][4] Q=chacha.x[9][4] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][0] Q=chacha.x[9][0] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][27] Q=chacha.x[9][27] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][26] Q=chacha.x[9][26] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][23] Q=chacha.x[9][23] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][22] Q=chacha.x[9][22] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][20] Q=chacha.x[9][20] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][19] Q=chacha.x[9][19] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][18] Q=chacha.x[9][18] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=chacha.x_final[9][17] Q=chacha.x[9][17] R=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][29] Q=chacha.x[9][29] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][28] Q=chacha.x[9][28] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][3] Q=chacha.x[9][3] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][2] Q=chacha.x[9][2] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][1] Q=chacha.x[9][1] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][25] Q=chacha.x[9][25] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x[9][0] Q=chacha.x[9][24] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][21] Q=chacha.x[9][21] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][14] Q=chacha.x[9][14] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][13] Q=chacha.x[9][13] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][10] Q=chacha.x[9][10] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][6] Q=chacha.x[9][6] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=hwclk D=chacha.x_final[9][5] Q=chacha.x[9][5] S=chacha.done_SB_DFFSR_Q_D_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:51.5-69.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][9] I3=chacha.x_final[0]_SB_LUT4_O_I3[9] O=chacha.x_final[0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][8] I3=chacha.x_final[0]_SB_LUT4_O_I3[8] O=chacha.x_final[0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][29] I3=chacha.x_final[0]_SB_LUT4_O_I3[29] O=chacha.x_final[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][28] I3=chacha.x_final[0]_SB_LUT4_O_I3[28] O=chacha.x_final[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][27] I3=chacha.x_final[0]_SB_LUT4_O_I3[27] O=chacha.x_final[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][26] I3=chacha.x_final[0]_SB_LUT4_O_I3[26] O=chacha.x_final[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][25] I3=chacha.x_final[0]_SB_LUT4_O_I3[25] O=chacha.x_final[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][24] I3=chacha.x_final[0]_SB_LUT4_O_I3[24] O=chacha.x_final[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][23] I3=chacha.x_final[0]_SB_LUT4_O_I3[23] O=chacha.x_final[0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][22] I3=chacha.x_final[0]_SB_LUT4_O_I3[22] O=chacha.x_final[0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][21] I3=chacha.x_final[0]_SB_LUT4_O_I3[21] O=chacha.x_final[0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][20] I3=chacha.x_final[0]_SB_LUT4_O_I3[20] O=chacha.x_final[0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][7] I3=chacha.x_final[0]_SB_LUT4_O_I3[7] O=chacha.x_final[0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][1] I3=chacha.x[0][0] O=chacha.x_final[0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][19] I3=chacha.x_final[0]_SB_LUT4_O_I3[19] O=chacha.x_final[0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][18] I3=chacha.x_final[0]_SB_LUT4_O_I3[18] O=chacha.x_final[0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][17] I3=chacha.x_final[0]_SB_LUT4_O_I3[17] O=chacha.x_final[0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][16] I3=chacha.x_final[0]_SB_LUT4_O_I3[16] O=chacha.x_final[0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][15] I3=chacha.x_final[0]_SB_LUT4_O_I3[15] O=chacha.x_final[0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][14] I3=chacha.x_final[0]_SB_LUT4_O_I3[14] O=chacha.x_final[0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][13] I3=chacha.x_final[0]_SB_LUT4_O_I3[13] O=chacha.x_final[0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][12] I3=chacha.x_final[0]_SB_LUT4_O_I3[12] O=chacha.x_final[0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][11] I3=chacha.x_final[0]_SB_LUT4_O_I3[11] O=chacha.x_final[0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][6] I3=chacha.x_final[0]_SB_LUT4_O_I3[6] O=chacha.x_final[0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][10] I3=chacha.x_final[0]_SB_LUT4_O_I3[10] O=chacha.x_final[0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[0][0] O=chacha.x_final[0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][5] I3=chacha.x_final[0]_SB_LUT4_O_I3[5] O=chacha.x_final[0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][4] I3=chacha.x_final[0]_SB_LUT4_O_I3[4] O=chacha.x_final[0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][3] I3=chacha.x_final[0]_SB_LUT4_O_I3[3] O=chacha.x_final[0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[0][31] I3=chacha.x_final[0]_SB_LUT4_O_I3[31] O=chacha.x_final[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][30] I3=chacha.x_final[0]_SB_LUT4_O_I3[30] O=chacha.x_final[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[0][2] I3=chacha.x_final[0]_SB_LUT4_O_I3[2] O=chacha.x_final[0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][10] I3=chacha.x_final[10]_SB_LUT4_O_I3[9] O=chacha.x_final[10][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][9] I3=chacha.x_final[10]_SB_LUT4_O_I3[8] O=chacha.x_final[10][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][29] I3=chacha.x_final[10]_SB_LUT4_O_I3[28] O=chacha.x_final[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][28] I3=chacha.x_final[10]_SB_LUT4_O_I3[27] O=chacha.x_final[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][27] I3=chacha.x_final[10]_SB_LUT4_O_I3[26] O=chacha.x_final[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][26] I3=chacha.x_final[10]_SB_LUT4_O_I3[25] O=chacha.x_final[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][25] I3=chacha.x_final[10]_SB_LUT4_O_I3[24] O=chacha.x_final[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][24] I3=chacha.x_final[10]_SB_LUT4_O_I3[23] O=chacha.x_final[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][23] I3=chacha.x_final[10]_SB_LUT4_O_I3[22] O=chacha.x_final[10][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][22] I3=chacha.x_final[10]_SB_LUT4_O_I3[21] O=chacha.x_final[10][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][21] I3=chacha.x_final[10]_SB_LUT4_O_I3[20] O=chacha.x_final[10][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][2] I3=chacha.x[10][1] O=chacha.x_final[10][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][8] I3=chacha.x_final[10]_SB_LUT4_O_I3[7] O=chacha.x_final[10][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][20] I3=chacha.x_final[10]_SB_LUT4_O_I3[19] O=chacha.x_final[10][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][19] I3=chacha.x_final[10]_SB_LUT4_O_I3[18] O=chacha.x_final[10][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][18] I3=chacha.x_final[10]_SB_LUT4_O_I3[17] O=chacha.x_final[10][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][17] I3=chacha.x_final[10]_SB_LUT4_O_I3[16] O=chacha.x_final[10][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][16] I3=chacha.x_final[10]_SB_LUT4_O_I3[15] O=chacha.x_final[10][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][15] I3=chacha.x_final[10]_SB_LUT4_O_I3[14] O=chacha.x_final[10][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][14] I3=chacha.x_final[10]_SB_LUT4_O_I3[13] O=chacha.x_final[10][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][13] I3=chacha.x_final[10]_SB_LUT4_O_I3[12] O=chacha.x_final[10][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][12] I3=chacha.x_final[10]_SB_LUT4_O_I3[11] O=chacha.x_final[10][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][11] I3=chacha.x_final[10]_SB_LUT4_O_I3[10] O=chacha.x_final[10][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][7] I3=chacha.x_final[10]_SB_LUT4_O_I3[6] O=chacha.x_final[10][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[10][1] O=chacha.x_final[10][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][6] I3=chacha.x_final[10]_SB_LUT4_O_I3[5] O=chacha.x_final[10][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][5] I3=chacha.x_final[10]_SB_LUT4_O_I3[4] O=chacha.x_final[10][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][4] I3=chacha.x_final[10]_SB_LUT4_O_I3[3] O=chacha.x_final[10][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][31] I3=chacha.x_final[10]_SB_LUT4_O_I3[30] O=chacha.x_final[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[10][3] I3=chacha.x_final[10]_SB_LUT4_O_I3[2] O=chacha.x_final[10][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[10][30] I3=chacha.x_final[10]_SB_LUT4_O_I3[29] O=chacha.x_final[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][11] I3=chacha.x_final[11]_SB_LUT4_O_I3[9] O=chacha.x_final[11][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][10] I3=chacha.x_final[11]_SB_LUT4_O_I3[8] O=chacha.x_final[11][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][29] I3=chacha.x_final[11]_SB_LUT4_O_I3[27] O=chacha.x_final[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][28] I3=chacha.x_final[11]_SB_LUT4_O_I3[26] O=chacha.x_final[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][27] I3=chacha.x_final[11]_SB_LUT4_O_I3[25] O=chacha.x_final[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][26] I3=chacha.x_final[11]_SB_LUT4_O_I3[24] O=chacha.x_final[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][25] I3=chacha.x_final[11]_SB_LUT4_O_I3[23] O=chacha.x_final[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][24] I3=chacha.x_final[11]_SB_LUT4_O_I3[22] O=chacha.x_final[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][23] I3=chacha.x_final[11]_SB_LUT4_O_I3[21] O=chacha.x_final[11][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][22] I3=chacha.x_final[11]_SB_LUT4_O_I3[20] O=chacha.x_final[11][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][3] I3=chacha.x[11][2] O=chacha.x_final[11][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][21] I3=chacha.x_final[11]_SB_LUT4_O_I3[19] O=chacha.x_final[11][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][9] I3=chacha.x_final[11]_SB_LUT4_O_I3[7] O=chacha.x_final[11][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][20] I3=chacha.x_final[11]_SB_LUT4_O_I3[18] O=chacha.x_final[11][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][19] I3=chacha.x_final[11]_SB_LUT4_O_I3[17] O=chacha.x_final[11][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][18] I3=chacha.x_final[11]_SB_LUT4_O_I3[16] O=chacha.x_final[11][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][17] I3=chacha.x_final[11]_SB_LUT4_O_I3[15] O=chacha.x_final[11][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][16] I3=chacha.x_final[11]_SB_LUT4_O_I3[14] O=chacha.x_final[11][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][15] I3=chacha.x_final[11]_SB_LUT4_O_I3[13] O=chacha.x_final[11][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][14] I3=chacha.x_final[11]_SB_LUT4_O_I3[12] O=chacha.x_final[11][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][13] I3=chacha.x_final[11]_SB_LUT4_O_I3[11] O=chacha.x_final[11][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][12] I3=chacha.x_final[11]_SB_LUT4_O_I3[10] O=chacha.x_final[11][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[11][2] O=chacha.x_final[11][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][8] I3=chacha.x_final[11]_SB_LUT4_O_I3[6] O=chacha.x_final[11][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][7] I3=chacha.x_final[11]_SB_LUT4_O_I3[5] O=chacha.x_final[11][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][6] I3=chacha.x_final[11]_SB_LUT4_O_I3[4] O=chacha.x_final[11][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][5] I3=chacha.x_final[11]_SB_LUT4_O_I3[3] O=chacha.x_final[11][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][4] I3=chacha.x_final[11]_SB_LUT4_O_I3[2] O=chacha.x_final[11][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[11][31] I3=chacha.x_final[11]_SB_LUT4_O_I3[29] O=chacha.x_final[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[11][30] I3=chacha.x_final[11]_SB_LUT4_O_I3[28] O=chacha.x_final[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][9] I3=chacha.x_final[14]_SB_LUT4_O_I3[9] O=chacha.x_final[14][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][8] I3=chacha.x_final[14]_SB_LUT4_O_I3[8] O=chacha.x_final[14][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][29] I3=chacha.x_final[14]_SB_LUT4_O_I3[29] O=chacha.x_final[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][28] I3=chacha.x_final[14]_SB_LUT4_O_I3[28] O=chacha.x_final[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][27] I3=chacha.x_final[14]_SB_LUT4_O_I3[27] O=chacha.x_final[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][26] I3=chacha.x_final[14]_SB_LUT4_O_I3[26] O=chacha.x_final[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][25] I3=chacha.x_final[14]_SB_LUT4_O_I3[25] O=chacha.x_final[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][24] I3=chacha.x_final[14]_SB_LUT4_O_I3[24] O=chacha.x_final[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][23] I3=chacha.x_final[14]_SB_LUT4_O_I3[23] O=chacha.x_final[14][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][22] I3=chacha.x_final[14]_SB_LUT4_O_I3[22] O=chacha.x_final[14][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][21] I3=chacha.x_final[14]_SB_LUT4_O_I3[21] O=chacha.x_final[14][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][20] I3=chacha.x_final[14]_SB_LUT4_O_I3[20] O=chacha.x_final[14][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][7] I3=chacha.x_final[14]_SB_LUT4_O_I3[7] O=chacha.x_final[14][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][1] I3=chacha.x[14][0] O=chacha.x_final[14][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][19] I3=chacha.x_final[14]_SB_LUT4_O_I3[19] O=chacha.x_final[14][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][18] I3=chacha.x_final[14]_SB_LUT4_O_I3[18] O=chacha.x_final[14][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][17] I3=chacha.x_final[14]_SB_LUT4_O_I3[17] O=chacha.x_final[14][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][16] I3=chacha.x_final[14]_SB_LUT4_O_I3[16] O=chacha.x_final[14][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][15] I3=chacha.x_final[14]_SB_LUT4_O_I3[15] O=chacha.x_final[14][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][14] I3=chacha.x_final[14]_SB_LUT4_O_I3[14] O=chacha.x_final[14][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][13] I3=chacha.x_final[14]_SB_LUT4_O_I3[13] O=chacha.x_final[14][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][12] I3=chacha.x_final[14]_SB_LUT4_O_I3[12] O=chacha.x_final[14][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][11] I3=chacha.x_final[14]_SB_LUT4_O_I3[11] O=chacha.x_final[14][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][6] I3=chacha.x_final[14]_SB_LUT4_O_I3[6] O=chacha.x_final[14][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][10] I3=chacha.x_final[14]_SB_LUT4_O_I3[10] O=chacha.x_final[14][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[14][0] O=chacha.x_final[14][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][5] I3=chacha.x_final[14]_SB_LUT4_O_I3[5] O=chacha.x_final[14][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][4] I3=chacha.x_final[14]_SB_LUT4_O_I3[4] O=chacha.x_final[14][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][3] I3=chacha.x_final[14]_SB_LUT4_O_I3[3] O=chacha.x_final[14][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[14][31] I3=chacha.x_final[14]_SB_LUT4_O_I3[31] O=chacha.x_final[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][30] I3=chacha.x_final[14]_SB_LUT4_O_I3[30] O=chacha.x_final[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[14][2] I3=chacha.x_final[14]_SB_LUT4_O_I3[2] O=chacha.x_final[14][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][11] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[9] O=chacha.x_final[15][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][10] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[8] O=chacha.x_final[15][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][29] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[27] O=chacha.x_final[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][28] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[26] O=chacha.x_final[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][27] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[25] O=chacha.x_final[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][26] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[24] O=chacha.x_final[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][25] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[23] O=chacha.x_final[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][24] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[22] O=chacha.x_final[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][23] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[21] O=chacha.x_final[15][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][22] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[20] O=chacha.x_final[15][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][3] I2=$false I3=chacha.x[15][2] O=chacha.x_final[15][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][21] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[19] O=chacha.x_final[15][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][9] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[7] O=chacha.x_final[15][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][20] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[18] O=chacha.x_final[15][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][19] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[17] O=chacha.x_final[15][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][18] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[16] O=chacha.x_final[15][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][17] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[15] O=chacha.x_final[15][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][16] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[14] O=chacha.x_final[15][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][15] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[13] O=chacha.x_final[15][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][14] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[12] O=chacha.x_final[15][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][13] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[11] O=chacha.x_final[15][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][12] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[10] O=chacha.x_final[15][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[15][2] O=chacha.x_final[15][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=chacha.x[15][8] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[6] O=chacha.x_final[15][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][7] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[5] O=chacha.x_final[15][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][6] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[4] O=chacha.x_final[15][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][5] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[3] O=chacha.x_final[15][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][4] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[2] O=chacha.x_final[15][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][31] I2=$true I3=chacha.x_final[15]_SB_LUT4_O_I3[29] O=chacha.x_final[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=chacha.x[15][30] I2=$false I3=chacha.x_final[15]_SB_LUT4_O_I3[28] O=chacha.x_final[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][10] I3=chacha.x_final[1]_SB_LUT4_O_I3[9] O=chacha.x_final[1][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][9] I3=chacha.x_final[1]_SB_LUT4_O_I3[8] O=chacha.x_final[1][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][29] I3=chacha.x_final[1]_SB_LUT4_O_I3[28] O=chacha.x_final[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][28] I3=chacha.x_final[1]_SB_LUT4_O_I3[27] O=chacha.x_final[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][27] I3=chacha.x_final[1]_SB_LUT4_O_I3[26] O=chacha.x_final[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][26] I3=chacha.x_final[1]_SB_LUT4_O_I3[25] O=chacha.x_final[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][25] I3=chacha.x_final[1]_SB_LUT4_O_I3[24] O=chacha.x_final[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][24] I3=chacha.x_final[1]_SB_LUT4_O_I3[23] O=chacha.x_final[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][23] I3=chacha.x_final[1]_SB_LUT4_O_I3[22] O=chacha.x_final[1][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][22] I3=chacha.x_final[1]_SB_LUT4_O_I3[21] O=chacha.x_final[1][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][21] I3=chacha.x_final[1]_SB_LUT4_O_I3[20] O=chacha.x_final[1][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][2] I3=chacha.x[1][1] O=chacha.x_final[1][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][8] I3=chacha.x_final[1]_SB_LUT4_O_I3[7] O=chacha.x_final[1][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][20] I3=chacha.x_final[1]_SB_LUT4_O_I3[19] O=chacha.x_final[1][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][19] I3=chacha.x_final[1]_SB_LUT4_O_I3[18] O=chacha.x_final[1][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][18] I3=chacha.x_final[1]_SB_LUT4_O_I3[17] O=chacha.x_final[1][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][17] I3=chacha.x_final[1]_SB_LUT4_O_I3[16] O=chacha.x_final[1][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][16] I3=chacha.x_final[1]_SB_LUT4_O_I3[15] O=chacha.x_final[1][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][15] I3=chacha.x_final[1]_SB_LUT4_O_I3[14] O=chacha.x_final[1][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][14] I3=chacha.x_final[1]_SB_LUT4_O_I3[13] O=chacha.x_final[1][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][13] I3=chacha.x_final[1]_SB_LUT4_O_I3[12] O=chacha.x_final[1][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][12] I3=chacha.x_final[1]_SB_LUT4_O_I3[11] O=chacha.x_final[1][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][11] I3=chacha.x_final[1]_SB_LUT4_O_I3[10] O=chacha.x_final[1][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][7] I3=chacha.x_final[1]_SB_LUT4_O_I3[6] O=chacha.x_final[1][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[1][1] O=chacha.x_final[1][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][6] I3=chacha.x_final[1]_SB_LUT4_O_I3[5] O=chacha.x_final[1][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][5] I3=chacha.x_final[1]_SB_LUT4_O_I3[4] O=chacha.x_final[1][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][4] I3=chacha.x_final[1]_SB_LUT4_O_I3[3] O=chacha.x_final[1][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][31] I3=chacha.x_final[1]_SB_LUT4_O_I3[30] O=chacha.x_final[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[1][3] I3=chacha.x_final[1]_SB_LUT4_O_I3[2] O=chacha.x_final[1][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[1][30] I3=chacha.x_final[1]_SB_LUT4_O_I3[29] O=chacha.x_final[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][10] I3=chacha.x_final[2]_SB_LUT4_O_I3[9] O=chacha.x_final[2][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][9] I3=chacha.x_final[2]_SB_LUT4_O_I3[8] O=chacha.x_final[2][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][29] I3=chacha.x_final[2]_SB_LUT4_O_I3[28] O=chacha.x_final[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][28] I3=chacha.x_final[2]_SB_LUT4_O_I3[27] O=chacha.x_final[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][27] I3=chacha.x_final[2]_SB_LUT4_O_I3[26] O=chacha.x_final[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][26] I3=chacha.x_final[2]_SB_LUT4_O_I3[25] O=chacha.x_final[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][25] I3=chacha.x_final[2]_SB_LUT4_O_I3[24] O=chacha.x_final[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][24] I3=chacha.x_final[2]_SB_LUT4_O_I3[23] O=chacha.x_final[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][23] I3=chacha.x_final[2]_SB_LUT4_O_I3[22] O=chacha.x_final[2][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][22] I3=chacha.x_final[2]_SB_LUT4_O_I3[21] O=chacha.x_final[2][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][21] I3=chacha.x_final[2]_SB_LUT4_O_I3[20] O=chacha.x_final[2][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][2] I3=chacha.x[2][1] O=chacha.x_final[2][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][8] I3=chacha.x_final[2]_SB_LUT4_O_I3[7] O=chacha.x_final[2][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][20] I3=chacha.x_final[2]_SB_LUT4_O_I3[19] O=chacha.x_final[2][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][19] I3=chacha.x_final[2]_SB_LUT4_O_I3[18] O=chacha.x_final[2][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][18] I3=chacha.x_final[2]_SB_LUT4_O_I3[17] O=chacha.x_final[2][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][17] I3=chacha.x_final[2]_SB_LUT4_O_I3[16] O=chacha.x_final[2][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][16] I3=chacha.x_final[2]_SB_LUT4_O_I3[15] O=chacha.x_final[2][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][15] I3=chacha.x_final[2]_SB_LUT4_O_I3[14] O=chacha.x_final[2][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][14] I3=chacha.x_final[2]_SB_LUT4_O_I3[13] O=chacha.x_final[2][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][13] I3=chacha.x_final[2]_SB_LUT4_O_I3[12] O=chacha.x_final[2][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][12] I3=chacha.x_final[2]_SB_LUT4_O_I3[11] O=chacha.x_final[2][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][11] I3=chacha.x_final[2]_SB_LUT4_O_I3[10] O=chacha.x_final[2][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][7] I3=chacha.x_final[2]_SB_LUT4_O_I3[6] O=chacha.x_final[2][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[2][1] O=chacha.x_final[2][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][6] I3=chacha.x_final[2]_SB_LUT4_O_I3[5] O=chacha.x_final[2][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][5] I3=chacha.x_final[2]_SB_LUT4_O_I3[4] O=chacha.x_final[2][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][4] I3=chacha.x_final[2]_SB_LUT4_O_I3[3] O=chacha.x_final[2][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][31] I3=chacha.x_final[2]_SB_LUT4_O_I3[30] O=chacha.x_final[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[2][3] I3=chacha.x_final[2]_SB_LUT4_O_I3[2] O=chacha.x_final[2][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[2][30] I3=chacha.x_final[2]_SB_LUT4_O_I3[29] O=chacha.x_final[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][11] I3=chacha.x_final[3]_SB_LUT4_O_I3[9] O=chacha.x_final[3][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][10] I3=chacha.x_final[3]_SB_LUT4_O_I3[8] O=chacha.x_final[3][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][29] I3=chacha.x_final[3]_SB_LUT4_O_I3[27] O=chacha.x_final[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][28] I3=chacha.x_final[3]_SB_LUT4_O_I3[26] O=chacha.x_final[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][27] I3=chacha.x_final[3]_SB_LUT4_O_I3[25] O=chacha.x_final[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][26] I3=chacha.x_final[3]_SB_LUT4_O_I3[24] O=chacha.x_final[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][25] I3=chacha.x_final[3]_SB_LUT4_O_I3[23] O=chacha.x_final[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][24] I3=chacha.x_final[3]_SB_LUT4_O_I3[22] O=chacha.x_final[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][23] I3=chacha.x_final[3]_SB_LUT4_O_I3[21] O=chacha.x_final[3][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][22] I3=chacha.x_final[3]_SB_LUT4_O_I3[20] O=chacha.x_final[3][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][3] I3=chacha.x[3][2] O=chacha.x_final[3][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][21] I3=chacha.x_final[3]_SB_LUT4_O_I3[19] O=chacha.x_final[3][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][9] I3=chacha.x_final[3]_SB_LUT4_O_I3[7] O=chacha.x_final[3][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][20] I3=chacha.x_final[3]_SB_LUT4_O_I3[18] O=chacha.x_final[3][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][19] I3=chacha.x_final[3]_SB_LUT4_O_I3[17] O=chacha.x_final[3][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][18] I3=chacha.x_final[3]_SB_LUT4_O_I3[16] O=chacha.x_final[3][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][17] I3=chacha.x_final[3]_SB_LUT4_O_I3[15] O=chacha.x_final[3][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][16] I3=chacha.x_final[3]_SB_LUT4_O_I3[14] O=chacha.x_final[3][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][15] I3=chacha.x_final[3]_SB_LUT4_O_I3[13] O=chacha.x_final[3][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][14] I3=chacha.x_final[3]_SB_LUT4_O_I3[12] O=chacha.x_final[3][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][13] I3=chacha.x_final[3]_SB_LUT4_O_I3[11] O=chacha.x_final[3][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][12] I3=chacha.x_final[3]_SB_LUT4_O_I3[10] O=chacha.x_final[3][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[3][2] O=chacha.x_final[3][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][8] I3=chacha.x_final[3]_SB_LUT4_O_I3[6] O=chacha.x_final[3][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][7] I3=chacha.x_final[3]_SB_LUT4_O_I3[5] O=chacha.x_final[3][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][6] I3=chacha.x_final[3]_SB_LUT4_O_I3[4] O=chacha.x_final[3][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][5] I3=chacha.x_final[3]_SB_LUT4_O_I3[3] O=chacha.x_final[3][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][4] I3=chacha.x_final[3]_SB_LUT4_O_I3[2] O=chacha.x_final[3][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[3][31] I3=chacha.x_final[3]_SB_LUT4_O_I3[29] O=chacha.x_final[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[3][30] I3=chacha.x_final[3]_SB_LUT4_O_I3[28] O=chacha.x_final[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][9] I3=chacha.x_final[4]_SB_LUT4_O_I3[9] O=chacha.x_final[4][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][8] I3=chacha.x_final[4]_SB_LUT4_O_I3[8] O=chacha.x_final[4][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][29] I3=chacha.x_final[4]_SB_LUT4_O_I3[29] O=chacha.x_final[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][28] I3=chacha.x_final[4]_SB_LUT4_O_I3[28] O=chacha.x_final[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][27] I3=chacha.x_final[4]_SB_LUT4_O_I3[27] O=chacha.x_final[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][26] I3=chacha.x_final[4]_SB_LUT4_O_I3[26] O=chacha.x_final[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][25] I3=chacha.x_final[4]_SB_LUT4_O_I3[25] O=chacha.x_final[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][24] I3=chacha.x_final[4]_SB_LUT4_O_I3[24] O=chacha.x_final[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][23] I3=chacha.x_final[4]_SB_LUT4_O_I3[23] O=chacha.x_final[4][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][22] I3=chacha.x_final[4]_SB_LUT4_O_I3[22] O=chacha.x_final[4][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][21] I3=chacha.x_final[4]_SB_LUT4_O_I3[21] O=chacha.x_final[4][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][20] I3=chacha.x_final[4]_SB_LUT4_O_I3[20] O=chacha.x_final[4][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][7] I3=chacha.x_final[4]_SB_LUT4_O_I3[7] O=chacha.x_final[4][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][1] I3=chacha.x[4][0] O=chacha.x_final[4][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][19] I3=chacha.x_final[4]_SB_LUT4_O_I3[19] O=chacha.x_final[4][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][18] I3=chacha.x_final[4]_SB_LUT4_O_I3[18] O=chacha.x_final[4][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][17] I3=chacha.x_final[4]_SB_LUT4_O_I3[17] O=chacha.x_final[4][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][16] I3=chacha.x_final[4]_SB_LUT4_O_I3[16] O=chacha.x_final[4][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][15] I3=chacha.x_final[4]_SB_LUT4_O_I3[15] O=chacha.x_final[4][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][14] I3=chacha.x_final[4]_SB_LUT4_O_I3[14] O=chacha.x_final[4][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][13] I3=chacha.x_final[4]_SB_LUT4_O_I3[13] O=chacha.x_final[4][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][12] I3=chacha.x_final[4]_SB_LUT4_O_I3[12] O=chacha.x_final[4][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][11] I3=chacha.x_final[4]_SB_LUT4_O_I3[11] O=chacha.x_final[4][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][6] I3=chacha.x_final[4]_SB_LUT4_O_I3[6] O=chacha.x_final[4][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][10] I3=chacha.x_final[4]_SB_LUT4_O_I3[10] O=chacha.x_final[4][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[4][0] O=chacha.x_final[4][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][5] I3=chacha.x_final[4]_SB_LUT4_O_I3[5] O=chacha.x_final[4][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][4] I3=chacha.x_final[4]_SB_LUT4_O_I3[4] O=chacha.x_final[4][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][3] I3=chacha.x_final[4]_SB_LUT4_O_I3[3] O=chacha.x_final[4][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[4][31] I3=chacha.x_final[4]_SB_LUT4_O_I3[31] O=chacha.x_final[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][30] I3=chacha.x_final[4]_SB_LUT4_O_I3[30] O=chacha.x_final[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[4][2] I3=chacha.x_final[4]_SB_LUT4_O_I3[2] O=chacha.x_final[4][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][10] I3=chacha.x_final[5]_SB_LUT4_O_I3[9] O=chacha.x_final[5][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][9] I3=chacha.x_final[5]_SB_LUT4_O_I3[8] O=chacha.x_final[5][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][29] I3=chacha.x_final[5]_SB_LUT4_O_I3[28] O=chacha.x_final[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][28] I3=chacha.x_final[5]_SB_LUT4_O_I3[27] O=chacha.x_final[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][27] I3=chacha.x_final[5]_SB_LUT4_O_I3[26] O=chacha.x_final[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][26] I3=chacha.x_final[5]_SB_LUT4_O_I3[25] O=chacha.x_final[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][25] I3=chacha.x_final[5]_SB_LUT4_O_I3[24] O=chacha.x_final[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][24] I3=chacha.x_final[5]_SB_LUT4_O_I3[23] O=chacha.x_final[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][23] I3=chacha.x_final[5]_SB_LUT4_O_I3[22] O=chacha.x_final[5][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][22] I3=chacha.x_final[5]_SB_LUT4_O_I3[21] O=chacha.x_final[5][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][21] I3=chacha.x_final[5]_SB_LUT4_O_I3[20] O=chacha.x_final[5][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][2] I3=chacha.x[5][1] O=chacha.x_final[5][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][8] I3=chacha.x_final[5]_SB_LUT4_O_I3[7] O=chacha.x_final[5][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][20] I3=chacha.x_final[5]_SB_LUT4_O_I3[19] O=chacha.x_final[5][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][19] I3=chacha.x_final[5]_SB_LUT4_O_I3[18] O=chacha.x_final[5][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][18] I3=chacha.x_final[5]_SB_LUT4_O_I3[17] O=chacha.x_final[5][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][17] I3=chacha.x_final[5]_SB_LUT4_O_I3[16] O=chacha.x_final[5][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][16] I3=chacha.x_final[5]_SB_LUT4_O_I3[15] O=chacha.x_final[5][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][15] I3=chacha.x_final[5]_SB_LUT4_O_I3[14] O=chacha.x_final[5][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][14] I3=chacha.x_final[5]_SB_LUT4_O_I3[13] O=chacha.x_final[5][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][13] I3=chacha.x_final[5]_SB_LUT4_O_I3[12] O=chacha.x_final[5][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][12] I3=chacha.x_final[5]_SB_LUT4_O_I3[11] O=chacha.x_final[5][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][11] I3=chacha.x_final[5]_SB_LUT4_O_I3[10] O=chacha.x_final[5][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][7] I3=chacha.x_final[5]_SB_LUT4_O_I3[6] O=chacha.x_final[5][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[5][1] O=chacha.x_final[5][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][6] I3=chacha.x_final[5]_SB_LUT4_O_I3[5] O=chacha.x_final[5][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][5] I3=chacha.x_final[5]_SB_LUT4_O_I3[4] O=chacha.x_final[5][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][4] I3=chacha.x_final[5]_SB_LUT4_O_I3[3] O=chacha.x_final[5][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][31] I3=chacha.x_final[5]_SB_LUT4_O_I3[30] O=chacha.x_final[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[5][3] I3=chacha.x_final[5]_SB_LUT4_O_I3[2] O=chacha.x_final[5][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[5][30] I3=chacha.x_final[5]_SB_LUT4_O_I3[29] O=chacha.x_final[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][10] I3=chacha.x_final[6]_SB_LUT4_O_I3[9] O=chacha.x_final[6][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][9] I3=chacha.x_final[6]_SB_LUT4_O_I3[8] O=chacha.x_final[6][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][29] I3=chacha.x_final[6]_SB_LUT4_O_I3[28] O=chacha.x_final[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][28] I3=chacha.x_final[6]_SB_LUT4_O_I3[27] O=chacha.x_final[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][27] I3=chacha.x_final[6]_SB_LUT4_O_I3[26] O=chacha.x_final[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][26] I3=chacha.x_final[6]_SB_LUT4_O_I3[25] O=chacha.x_final[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][25] I3=chacha.x_final[6]_SB_LUT4_O_I3[24] O=chacha.x_final[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][24] I3=chacha.x_final[6]_SB_LUT4_O_I3[23] O=chacha.x_final[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][23] I3=chacha.x_final[6]_SB_LUT4_O_I3[22] O=chacha.x_final[6][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][22] I3=chacha.x_final[6]_SB_LUT4_O_I3[21] O=chacha.x_final[6][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][21] I3=chacha.x_final[6]_SB_LUT4_O_I3[20] O=chacha.x_final[6][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][2] I3=chacha.x[6][1] O=chacha.x_final[6][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][8] I3=chacha.x_final[6]_SB_LUT4_O_I3[7] O=chacha.x_final[6][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][20] I3=chacha.x_final[6]_SB_LUT4_O_I3[19] O=chacha.x_final[6][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][19] I3=chacha.x_final[6]_SB_LUT4_O_I3[18] O=chacha.x_final[6][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][18] I3=chacha.x_final[6]_SB_LUT4_O_I3[17] O=chacha.x_final[6][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][17] I3=chacha.x_final[6]_SB_LUT4_O_I3[16] O=chacha.x_final[6][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][16] I3=chacha.x_final[6]_SB_LUT4_O_I3[15] O=chacha.x_final[6][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][15] I3=chacha.x_final[6]_SB_LUT4_O_I3[14] O=chacha.x_final[6][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][14] I3=chacha.x_final[6]_SB_LUT4_O_I3[13] O=chacha.x_final[6][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][13] I3=chacha.x_final[6]_SB_LUT4_O_I3[12] O=chacha.x_final[6][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][12] I3=chacha.x_final[6]_SB_LUT4_O_I3[11] O=chacha.x_final[6][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][11] I3=chacha.x_final[6]_SB_LUT4_O_I3[10] O=chacha.x_final[6][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][7] I3=chacha.x_final[6]_SB_LUT4_O_I3[6] O=chacha.x_final[6][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[6][1] O=chacha.x_final[6][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][6] I3=chacha.x_final[6]_SB_LUT4_O_I3[5] O=chacha.x_final[6][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][5] I3=chacha.x_final[6]_SB_LUT4_O_I3[4] O=chacha.x_final[6][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][4] I3=chacha.x_final[6]_SB_LUT4_O_I3[3] O=chacha.x_final[6][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][31] I3=chacha.x_final[6]_SB_LUT4_O_I3[30] O=chacha.x_final[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[6][3] I3=chacha.x_final[6]_SB_LUT4_O_I3[2] O=chacha.x_final[6][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[6][30] I3=chacha.x_final[6]_SB_LUT4_O_I3[29] O=chacha.x_final[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][11] I3=chacha.x_final[7]_SB_LUT4_O_I3[9] O=chacha.x_final[7][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][10] I3=chacha.x_final[7]_SB_LUT4_O_I3[8] O=chacha.x_final[7][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][29] I3=chacha.x_final[7]_SB_LUT4_O_I3[27] O=chacha.x_final[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][28] I3=chacha.x_final[7]_SB_LUT4_O_I3[26] O=chacha.x_final[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][27] I3=chacha.x_final[7]_SB_LUT4_O_I3[25] O=chacha.x_final[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][26] I3=chacha.x_final[7]_SB_LUT4_O_I3[24] O=chacha.x_final[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][25] I3=chacha.x_final[7]_SB_LUT4_O_I3[23] O=chacha.x_final[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][24] I3=chacha.x_final[7]_SB_LUT4_O_I3[22] O=chacha.x_final[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][23] I3=chacha.x_final[7]_SB_LUT4_O_I3[21] O=chacha.x_final[7][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][22] I3=chacha.x_final[7]_SB_LUT4_O_I3[20] O=chacha.x_final[7][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][3] I3=chacha.x[7][2] O=chacha.x_final[7][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][21] I3=chacha.x_final[7]_SB_LUT4_O_I3[19] O=chacha.x_final[7][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][9] I3=chacha.x_final[7]_SB_LUT4_O_I3[7] O=chacha.x_final[7][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][20] I3=chacha.x_final[7]_SB_LUT4_O_I3[18] O=chacha.x_final[7][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][19] I3=chacha.x_final[7]_SB_LUT4_O_I3[17] O=chacha.x_final[7][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][18] I3=chacha.x_final[7]_SB_LUT4_O_I3[16] O=chacha.x_final[7][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][17] I3=chacha.x_final[7]_SB_LUT4_O_I3[15] O=chacha.x_final[7][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][16] I3=chacha.x_final[7]_SB_LUT4_O_I3[14] O=chacha.x_final[7][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][15] I3=chacha.x_final[7]_SB_LUT4_O_I3[13] O=chacha.x_final[7][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][14] I3=chacha.x_final[7]_SB_LUT4_O_I3[12] O=chacha.x_final[7][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][13] I3=chacha.x_final[7]_SB_LUT4_O_I3[11] O=chacha.x_final[7][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][12] I3=chacha.x_final[7]_SB_LUT4_O_I3[10] O=chacha.x_final[7][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[7][2] O=chacha.x_final[7][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][8] I3=chacha.x_final[7]_SB_LUT4_O_I3[6] O=chacha.x_final[7][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][7] I3=chacha.x_final[7]_SB_LUT4_O_I3[5] O=chacha.x_final[7][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][6] I3=chacha.x_final[7]_SB_LUT4_O_I3[4] O=chacha.x_final[7][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][5] I3=chacha.x_final[7]_SB_LUT4_O_I3[3] O=chacha.x_final[7][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][4] I3=chacha.x_final[7]_SB_LUT4_O_I3[2] O=chacha.x_final[7][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[7][31] I3=chacha.x_final[7]_SB_LUT4_O_I3[29] O=chacha.x_final[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[7][30] I3=chacha.x_final[7]_SB_LUT4_O_I3[28] O=chacha.x_final[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][9] I3=chacha.x_final[8]_SB_LUT4_O_I3[9] O=chacha.x_final[8][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][8] I3=chacha.x_final[8]_SB_LUT4_O_I3[8] O=chacha.x_final[8][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][29] I3=chacha.x_final[8]_SB_LUT4_O_I3[29] O=chacha.x_final[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][28] I3=chacha.x_final[8]_SB_LUT4_O_I3[28] O=chacha.x_final[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][27] I3=chacha.x_final[8]_SB_LUT4_O_I3[27] O=chacha.x_final[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][26] I3=chacha.x_final[8]_SB_LUT4_O_I3[26] O=chacha.x_final[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][25] I3=chacha.x_final[8]_SB_LUT4_O_I3[25] O=chacha.x_final[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][24] I3=chacha.x_final[8]_SB_LUT4_O_I3[24] O=chacha.x_final[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][23] I3=chacha.x_final[8]_SB_LUT4_O_I3[23] O=chacha.x_final[8][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][22] I3=chacha.x_final[8]_SB_LUT4_O_I3[22] O=chacha.x_final[8][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][21] I3=chacha.x_final[8]_SB_LUT4_O_I3[21] O=chacha.x_final[8][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][20] I3=chacha.x_final[8]_SB_LUT4_O_I3[20] O=chacha.x_final[8][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][7] I3=chacha.x_final[8]_SB_LUT4_O_I3[7] O=chacha.x_final[8][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][1] I3=chacha.x[8][0] O=chacha.x_final[8][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][19] I3=chacha.x_final[8]_SB_LUT4_O_I3[19] O=chacha.x_final[8][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][18] I3=chacha.x_final[8]_SB_LUT4_O_I3[18] O=chacha.x_final[8][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][17] I3=chacha.x_final[8]_SB_LUT4_O_I3[17] O=chacha.x_final[8][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][16] I3=chacha.x_final[8]_SB_LUT4_O_I3[16] O=chacha.x_final[8][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][15] I3=chacha.x_final[8]_SB_LUT4_O_I3[15] O=chacha.x_final[8][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][14] I3=chacha.x_final[8]_SB_LUT4_O_I3[14] O=chacha.x_final[8][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][13] I3=chacha.x_final[8]_SB_LUT4_O_I3[13] O=chacha.x_final[8][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][12] I3=chacha.x_final[8]_SB_LUT4_O_I3[12] O=chacha.x_final[8][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][11] I3=chacha.x_final[8]_SB_LUT4_O_I3[11] O=chacha.x_final[8][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][6] I3=chacha.x_final[8]_SB_LUT4_O_I3[6] O=chacha.x_final[8][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][10] I3=chacha.x_final[8]_SB_LUT4_O_I3[10] O=chacha.x_final[8][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[8][0] O=chacha.x_final[8][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][5] I3=chacha.x_final[8]_SB_LUT4_O_I3[5] O=chacha.x_final[8][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][4] I3=chacha.x_final[8]_SB_LUT4_O_I3[4] O=chacha.x_final[8][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][3] I3=chacha.x_final[8]_SB_LUT4_O_I3[3] O=chacha.x_final[8][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[8][31] I3=chacha.x_final[8]_SB_LUT4_O_I3[31] O=chacha.x_final[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][30] I3=chacha.x_final[8]_SB_LUT4_O_I3[30] O=chacha.x_final[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[8][2] I3=chacha.x_final[8]_SB_LUT4_O_I3[2] O=chacha.x_final[8][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][10] I3=chacha.x_final[9]_SB_LUT4_O_I3[9] O=chacha.x_final[9][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][9] I3=chacha.x_final[9]_SB_LUT4_O_I3[8] O=chacha.x_final[9][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][29] I3=chacha.x_final[9]_SB_LUT4_O_I3[28] O=chacha.x_final[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][28] I3=chacha.x_final[9]_SB_LUT4_O_I3[27] O=chacha.x_final[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][27] I3=chacha.x_final[9]_SB_LUT4_O_I3[26] O=chacha.x_final[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][26] I3=chacha.x_final[9]_SB_LUT4_O_I3[25] O=chacha.x_final[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][25] I3=chacha.x_final[9]_SB_LUT4_O_I3[24] O=chacha.x_final[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][24] I3=chacha.x_final[9]_SB_LUT4_O_I3[23] O=chacha.x_final[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][23] I3=chacha.x_final[9]_SB_LUT4_O_I3[22] O=chacha.x_final[9][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][22] I3=chacha.x_final[9]_SB_LUT4_O_I3[21] O=chacha.x_final[9][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][21] I3=chacha.x_final[9]_SB_LUT4_O_I3[20] O=chacha.x_final[9][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][2] I3=chacha.x[9][1] O=chacha.x_final[9][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][8] I3=chacha.x_final[9]_SB_LUT4_O_I3[7] O=chacha.x_final[9][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][20] I3=chacha.x_final[9]_SB_LUT4_O_I3[19] O=chacha.x_final[9][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][19] I3=chacha.x_final[9]_SB_LUT4_O_I3[18] O=chacha.x_final[9][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][18] I3=chacha.x_final[9]_SB_LUT4_O_I3[17] O=chacha.x_final[9][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][17] I3=chacha.x_final[9]_SB_LUT4_O_I3[16] O=chacha.x_final[9][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][16] I3=chacha.x_final[9]_SB_LUT4_O_I3[15] O=chacha.x_final[9][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][15] I3=chacha.x_final[9]_SB_LUT4_O_I3[14] O=chacha.x_final[9][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][14] I3=chacha.x_final[9]_SB_LUT4_O_I3[13] O=chacha.x_final[9][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][13] I3=chacha.x_final[9]_SB_LUT4_O_I3[12] O=chacha.x_final[9][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][12] I3=chacha.x_final[9]_SB_LUT4_O_I3[11] O=chacha.x_final[9][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][11] I3=chacha.x_final[9]_SB_LUT4_O_I3[10] O=chacha.x_final[9][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][7] I3=chacha.x_final[9]_SB_LUT4_O_I3[6] O=chacha.x_final[9][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=chacha.x[9][1] O=chacha.x_final[9][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][6] I3=chacha.x_final[9]_SB_LUT4_O_I3[5] O=chacha.x_final[9][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][5] I3=chacha.x_final[9]_SB_LUT4_O_I3[4] O=chacha.x_final[9][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][4] I3=chacha.x_final[9]_SB_LUT4_O_I3[3] O=chacha.x_final[9][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][31] I3=chacha.x_final[9]_SB_LUT4_O_I3[30] O=chacha.x_final[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=chacha.x[9][3] I3=chacha.x_final[9]_SB_LUT4_O_I3[2] O=chacha.x_final[9][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=chacha.x[9][30] I3=chacha.x_final[9]_SB_LUT4_O_I3[29] O=chacha.x_final[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:94.14-103.6|chacha20.v:38.34-38.69|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=hwclk D=chacha.x[0][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[511]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[510]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[501]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[411]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[410]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[409]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[408]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[407]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[406]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[405]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[404]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[403]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[402]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[500]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[401]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[400]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[399]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[398]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[397]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[396]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[395]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[394]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[393]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[392]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[499]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[391]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[390]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[389]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[388]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[387]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[386]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[385]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[384]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[383]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[382]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[498]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[381]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[380]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[379]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[378]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[377]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[376]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[375]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[374]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[373]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[372]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[497]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[371]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[370]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[369]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[368]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[367]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[366]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[365]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[364]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[363]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[362]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[496]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[361]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[360]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[359]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[358]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[357]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[356]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[355]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[354]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[353]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[4][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[352]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[495]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[351]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[350]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[349]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[348]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[347]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[346]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[345]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[344]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[343]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[342]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[494]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[341]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[340]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[339]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[338]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[337]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[336]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[335]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[334]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[333]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[332]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[493]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[331]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[330]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[329]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[328]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[327]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[326]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[325]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[324]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[323]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[322]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[492]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[321]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[5][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[320]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[319]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[318]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[317]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[316]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[315]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[314]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[313]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[312]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[509]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[491]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[311]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[310]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[309]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[308]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[307]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[306]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[305]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[304]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[303]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[302]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[490]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[301]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[300]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[299]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[298]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[297]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[296]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[295]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[294]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[293]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[292]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[489]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[291]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[290]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[289]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[6][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[288]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[287]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[286]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[285]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[284]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[283]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[282]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[488]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[281]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[280]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[279]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[278]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[277]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[276]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[275]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[274]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[273]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[272]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[487]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[271]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[270]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[269]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[268]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[267]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[266]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[265]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[264]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[263]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[262]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[486]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[261]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[260]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[259]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[258]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[257]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[7][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[256]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[255]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[254]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[253]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[252]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[485]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[251]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[250]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[249]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[248]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[247]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[246]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[245]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[244]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[243]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[242]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[484]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[241]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[240]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[239]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[238]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[237]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[236]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[235]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[234]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[233]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[232]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[483]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[231]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[230]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[229]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[228]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[227]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[226]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[225]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[8][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[224]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[223]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[222]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[482]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[221]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[220]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[219]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[218]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[217]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[216]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[215]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[214]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[213]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[212]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[508]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[481]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[211]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[210]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[209]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[208]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[207]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[206]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[205]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[204]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[203]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[202]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[480]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[201]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[200]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[199]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[198]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[197]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[196]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[195]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[194]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[193]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[9][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[192]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[479]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[191]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[190]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[189]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[188]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[187]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[186]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[185]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[184]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[183]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[182]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[478]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[181]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[180]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[179]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[178]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[177]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[176]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[175]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[174]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[173]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[172]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[477]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[171]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[170]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[169]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[168]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[167]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[166]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[165]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[164]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[163]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[162]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[476]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[161]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[10][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[160]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[159]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[158]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[157]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[156]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[155]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[154]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[153]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[152]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[475]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[151]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[150]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[149]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[148]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[147]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[146]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[145]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[144]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[143]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[142]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[474]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[141]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[140]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[139]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[138]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[137]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[136]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[135]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[134]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[133]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[132]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[473]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[131]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[130]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[129]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[11][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[128]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[127]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[126]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[125]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[124]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[123]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[122]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[472]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[121]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[120]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[119]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[118]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[117]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[116]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[115]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[114]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[113]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[112]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[507]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[471]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[111]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[110]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[109]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[108]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[107]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[106]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[105]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[104]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[103]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[102]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[470]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[101]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[100]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[99]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[98]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[97]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[12][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[96]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[95]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[94]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[93]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[92]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[469]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[91]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[90]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[89]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[88]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[87]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[86]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[85]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[84]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[83]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[82]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[468]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[81]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[80]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[79]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[78]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[77]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[76]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[75]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[74]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[73]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[72]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[467]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[71]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[70]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[69]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[68]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[67]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[66]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[65]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[13][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[64]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[63]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[62]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[466]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[61]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[60]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[59]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[58]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[57]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[56]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[55]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[54]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[53]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[52]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[465]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[51]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[50]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[49]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[48]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[464]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[14][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[463]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[462]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[506]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[461]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[460]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[15][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[459]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[458]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[457]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[456]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[455]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[454]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[453]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[452]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[505]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[451]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[450]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[449]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[1][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[448]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[447]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[446]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[445]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[444]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][27] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[443]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][26] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[442]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[504]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][25] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[441]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][24] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[440]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[439]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[438]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][21] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[437]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][20] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[436]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][19] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[435]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][18] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[434]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][17] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[433]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][16] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[432]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][23] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[503]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][15] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[431]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][14] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[430]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][13] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[429]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][12] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[428]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][11] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[427]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][10] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[426]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][9] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[425]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][8] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[424]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][7] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[423]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][6] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[422]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[0][22] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[502]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][5] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[421]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][4] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[420]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][3] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[419]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][2] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[418]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][1] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[417]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[2][0] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[416]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][31] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[415]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][30] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[414]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][29] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[413]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=chacha.x[3][28] E=chacha.done_SB_LUT4_I3_O_SB_LUT4_I2_O Q=chachaOutCopy[412]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=clk_9600_SB_DFFE_Q_D E=clk_9600_SB_DFFE_Q_E Q=clk_9600
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clk_9600 O=clk_9600_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1] O=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cntr_9600[29] I1=cntr_9600[30] I2=cntr_9600[31] I3=cntr_9600[0] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cntr_9600[4] I1=cntr_9600[5] I2=cntr_9600[6] I3=cntr_9600[9] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=cntr_9600[21] I1=cntr_9600[22] I2=cntr_9600[23] I3=cntr_9600[24] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[25] I1=cntr_9600[26] I2=cntr_9600[27] I3=cntr_9600[28] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[13] I1=cntr_9600[14] I2=cntr_9600[15] I3=cntr_9600[16] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[17] I1=cntr_9600[18] I2=cntr_9600[19] I3=cntr_9600[20] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[1] I1=cntr_9600[2] I2=cntr_9600[3] I3=cntr_9600[7] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[8] I1=cntr_9600[10] I2=cntr_9600[11] I3=cntr_9600[12] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=cntr_9600[0] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=cntr_9600[1]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=cntr_9600[9]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=cntr_9600[8]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] I0=$false I1=cntr_9600[28]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] I0=$false I1=cntr_9600[27]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] I0=$false I1=cntr_9600[26]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] I0=$false I1=cntr_9600[25]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] I0=$false I1=cntr_9600[24]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] I0=$false I1=cntr_9600[23]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] I0=$false I1=cntr_9600[22]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] I0=$false I1=cntr_9600[21]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] I0=$false I1=cntr_9600[20]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] I0=$false I1=cntr_9600[19]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=cntr_9600[7]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] I0=$false I1=cntr_9600[18]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] I0=$false I1=cntr_9600[17]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] I0=$false I1=cntr_9600[16]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] I0=$false I1=cntr_9600[15]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=cntr_9600[14]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=cntr_9600[13]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=cntr_9600[12]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=cntr_9600[11]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=cntr_9600[10]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=cntr_9600[6]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=cntr_9600[5]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=cntr_9600[4]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=cntr_9600[3]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31] I0=$false I1=cntr_9600[30]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=cntr_9600[2]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] I0=$false I1=cntr_9600[29]
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[31] Q=cntr_9600[31] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[30] Q=cntr_9600[30] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[21] Q=cntr_9600[21] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[20] Q=cntr_9600[20] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[19] Q=cntr_9600[19] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[18] Q=cntr_9600[18] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[17] Q=cntr_9600[17] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[16] Q=cntr_9600[16] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[15] Q=cntr_9600[15] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[14] Q=cntr_9600[14] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[13] Q=cntr_9600[13] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[12] Q=cntr_9600[12] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[29] Q=cntr_9600[29] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[11] Q=cntr_9600[11] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[10] Q=cntr_9600[10] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[9] Q=cntr_9600[9] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[8] Q=cntr_9600[8] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[7] Q=cntr_9600[7] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[6] Q=cntr_9600[6] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[5] Q=cntr_9600[5] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[4] Q=cntr_9600[4] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[3] Q=cntr_9600[3] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[2] Q=cntr_9600[2] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[28] Q=cntr_9600[28] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[1] Q=cntr_9600[1] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_31_D[0] Q=cntr_9600[0] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cntr_9600[0] O=cntr_9600_SB_DFFSR_Q_31_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[27] Q=cntr_9600[27] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[26] Q=cntr_9600[26] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[25] Q=cntr_9600[25] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[24] Q=cntr_9600[24] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[23] Q=cntr_9600[23] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=hwclk D=cntr_9600_SB_DFFSR_Q_D[22] Q=cntr_9600[22] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[9] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] O=cntr_9600_SB_DFFSR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[8] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] O=cntr_9600_SB_DFFSR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[29] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[29] O=cntr_9600_SB_DFFSR_Q_D[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[28] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[28] O=cntr_9600_SB_DFFSR_Q_D[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[27] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[27] O=cntr_9600_SB_DFFSR_Q_D[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[26] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[26] O=cntr_9600_SB_DFFSR_Q_D[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[25] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[25] O=cntr_9600_SB_DFFSR_Q_D[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[24] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[24] O=cntr_9600_SB_DFFSR_Q_D[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[23] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[23] O=cntr_9600_SB_DFFSR_Q_D[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[22] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[22] O=cntr_9600_SB_DFFSR_Q_D[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[21] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[21] O=cntr_9600_SB_DFFSR_Q_D[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[20] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[20] O=cntr_9600_SB_DFFSR_Q_D[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[7] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=cntr_9600_SB_DFFSR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[1] I3=cntr_9600[0] O=cntr_9600_SB_DFFSR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[19] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[19] O=cntr_9600_SB_DFFSR_Q_D[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[18] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[18] O=cntr_9600_SB_DFFSR_Q_D[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[17] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[17] O=cntr_9600_SB_DFFSR_Q_D[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[16] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[16] O=cntr_9600_SB_DFFSR_Q_D[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[15] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[15] O=cntr_9600_SB_DFFSR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[14] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[14] O=cntr_9600_SB_DFFSR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[13] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[13] O=cntr_9600_SB_DFFSR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[12] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[12] O=cntr_9600_SB_DFFSR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[11] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] O=cntr_9600_SB_DFFSR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[6] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=cntr_9600_SB_DFFSR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[10] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] O=cntr_9600_SB_DFFSR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[5] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=cntr_9600_SB_DFFSR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[4] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=cntr_9600_SB_DFFSR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[3] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=cntr_9600_SB_DFFSR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[31] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[31] O=cntr_9600_SB_DFFSR_Q_D[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[30] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[30] O=cntr_9600_SB_DFFSR_Q_D[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[2] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=cntr_9600_SB_DFFSR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:110.22-110.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=ftdi_tx_SB_LUT4_O_I3 O=ftdi_tx
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk_9600 D=ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D E=ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E Q=ftdi_tx_SB_LUT4_O_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=transmitter.buf_tx[0] I2=transmitter.buf_tx_SB_DFFESR_Q_R[2] I3=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0] O=ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100110000
.gate SB_LUT4 I0=transmitter.state[0] I1=transmitter.state[1] I2=uart_send_en_SB_LUT4_I3_I1[2] I3=uart_send_en O=ftdi_tx_SB_LUT4_O_I3_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110000000000000
.gate SB_DFFE C=hwclk D=chacha.done_SB_LUT4_I3_O[3] E=led1_SB_DFFE_Q_E Q=led1
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=ledGreen_SB_DFFE_Q_D[2] I2=chacha.done_SB_LUT4_I3_O[3] I3=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[0] O=led1_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=$false I1=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[0] I2=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[1] I3=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O_SB_DFFESS_D_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ledGreen_SB_DFFE_Q_D[0] I2=ledGreen_SB_DFFE_Q_D[1] I3=ledGreen_SB_DFFE_Q_D[2] O=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chacha.done_SB_LUT4_I3_O[0] I1=chacha.done_SB_LUT4_I3_O[1] I2=chacha.done_SB_LUT4_I3_O[2] I3=chacha.done_SB_LUT4_I3_O[3] O=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_DFFE C=hwclk D=led2_SB_DFFE_Q_D[0] E=led2_SB_DFFE_Q_E Q=led2
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I3=ledGreen_SB_DFFE_Q_D[0] O=led2_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011111111
.gate SB_LUT4 I0=$false I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I2=ledGreen_SB_DFFE_Q_D[0] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] O=led2_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=transmitter.txdone I2=led2_SB_DFFE_Q_D[0] I3=ledGreen_SB_DFFE_Q_D[2] O=led2_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111000000
.gate SB_DFFESS C=hwclk D=$false E=led3_SB_DFFESS_Q_E Q=led3 S=led3_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[2] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[3] O=led3_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000001
.gate SB_LUT4 I0=$false I1=$false I2=led3_SB_DFFESS_Q_S I3=led2_SB_DFFE_Q_D[0] O=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_DFFESS C=hwclk D=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O E=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O_SB_DFFESS_D_E Q=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] S=chacha.done_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=led3_SB_DFFESS_Q_S O=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=hwclk D=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O E=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O_SB_DFFESS_D_E Q=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] R=chacha.done_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESS C=hwclk D=led2_SB_DFFE_Q_D[2] E=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O_SB_DFFESS_D_E Q=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[3] S=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I3=ledGreen_SB_DFFE_Q_D[0] O=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_DFFE C=hwclk D=$true E=led3_SB_DFFESS_Q_S_SB_LUT4_I2_O_SB_DFFESS_D_E Q=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[2] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[3] O=ledGreen_SB_DFFE_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[3] I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[2] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] O=ledGreen_SB_DFFE_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[2] I3=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[3] O=ledGreen_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[1] I2=led3_SB_DFFESS_Q_S_SB_LUT4_I3_O_SB_DFFESR_D_Q[0] I3=ledGreen_SB_DFFE_Q_D[0] O=led3_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFE C=hwclk D=ledGreen_SB_DFFE_Q_D[1] E=ledGreen_SB_DFFE_Q_E Q=ledGreen
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=ledGreen_SB_DFFE_Q_D[2] I2=transmitter.txdone I3=ledGreen_SB_DFFE_Q_D[1] O=ledGreen_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[15] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[15] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[14] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[14] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[5] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[5] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[4] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[4] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[3] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[3] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[2] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[2] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[1] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[1] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[0] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[0] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[13] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[13] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[12] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[12] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[11] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[11] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[10] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[10] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[9] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[9] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[8] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[8] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[7] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[7] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=hwclk D=outputIndex_SB_DFFESR_Q_D[6] E=transmitter.txdone_SB_LUT4_I3_1_O Q=outputIndex[6] R=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[9] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] O=outputIndex_SB_DFFESR_Q_D[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[8] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] O=outputIndex_SB_DFFESR_Q_D[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[14] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] O=outputIndex_SB_DFFESR_Q_D[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[13] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] O=outputIndex_SB_DFFESR_Q_D[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[12] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] O=outputIndex_SB_DFFESR_Q_D[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[11] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] O=outputIndex_SB_DFFESR_Q_D[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[10] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] O=outputIndex_SB_DFFESR_Q_D[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=outputIndex[0] O=outputIndex_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[7] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=outputIndex_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[6] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=outputIndex_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[5] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=outputIndex_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[4] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=outputIndex_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[3] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=outputIndex_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[2] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=outputIndex_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[1] I3=outputIndex[0] O=outputIndex_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[15] I3=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15] O=outputIndex_SB_DFFESR_Q_D[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] I0=$false I1=outputIndex[9]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[9] I0=$false I1=outputIndex[8]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] I0=$false I1=outputIndex[13]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[13] I0=$false I1=outputIndex[12]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[12] I0=$false I1=outputIndex[11]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[10] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[11] I0=$false I1=outputIndex[10]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[8] I0=$false I1=outputIndex[7]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=outputIndex[6]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=outputIndex[5]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=outputIndex[4]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=outputIndex[3]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=outputIndex[2]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex[0] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=outputIndex[1]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[14] CO=outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[15] I0=$false I1=outputIndex[14]
.attr src "top.v:163.32-163.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[7] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[7] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[6] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[6] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[5] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[5] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[4] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[4] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[3] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[3] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[2] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[2] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D[1] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[1] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_7_D[0] E=uart_send_en_SB_LUT4_I3_O Q=transmitter.bits_sent[0] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[3] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[7] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[6] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[5] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[4] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[2] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[1] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[0] O=transmitter.bits_sent_SB_DFFESR_Q_7_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[7] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] O=transmitter.bits_sent_SB_DFFESR_Q_D[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[6] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] O=transmitter.bits_sent_SB_DFFESR_Q_D[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[5] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] O=transmitter.bits_sent_SB_DFFESR_Q_D[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[4] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] O=transmitter.bits_sent_SB_DFFESR_Q_D[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[3] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] O=transmitter.bits_sent_SB_DFFESR_Q_D[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[2] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] O=transmitter.bits_sent_SB_DFFESR_Q_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[1] I3=transmitter.bits_sent[0] O=transmitter.bits_sent_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[7] I0=$false I1=transmitter.bits_sent[6]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[6] I0=$false I1=transmitter.bits_sent[5]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[5] I0=$false I1=transmitter.bits_sent[4]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[4] I0=$false I1=transmitter.bits_sent[3]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[3] I0=$false I1=transmitter.bits_sent[2]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent[0] CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[2] I0=$false I1=transmitter.bits_sent[1]
.attr src "top.v:70.17-83.6|uart_trx.v:68.26-68.39|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=uart_txbyte[4] E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[5] R=transmitter.buf_tx_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.buf_tx[4] E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[3] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.buf_tx[3] E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[2] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.buf_tx[2] E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[1] R=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.buf_tx_SB_DFFESR_Q_R[2] O=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=transmitter.state[0] I1=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1[1] I2=uart_send_en_SB_LUT4_I3_I1[2] I3=transmitter.state[1] O=transmitter.buf_tx_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0] I2=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1] I3=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[7] O=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111100000000
.gate SB_LUT4 I0=transmitter.bits_sent[0] I1=transmitter.bits_sent[7] I2=transmitter.bits_sent[1] I3=transmitter.bits_sent[3] O=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=transmitter.bits_sent[2] I1=transmitter.bits_sent[4] I2=transmitter.bits_sent[5] I3=transmitter.bits_sent[6] O=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[7] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[7]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[6]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[5]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[4]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] I0=$true I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[3]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[2]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_7_D[0] CO=transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] I0=$false I1=transmitter.bits_sent_SB_DFFESR_Q_7_D[1]
.attr src "top.v:70.17-83.6|uart_trx.v:65.38-65.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_D E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_1_D E=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O Q=transmitter.buf_tx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=uart_txbyte[0] I2=transmitter.buf_tx[1] I3=transmitter.buf_tx_SB_DFFESR_Q_R[2] O=transmitter.buf_tx_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=uart_txbyte[4] I2=transmitter.buf_tx[5] I3=transmitter.buf_tx_SB_DFFESR_Q_R[2] O=transmitter.buf_tx_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_DFFSR C=clk_9600 D=transmitter.state[7] Q=transmitter.state[7] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state[6] Q=transmitter.state[6] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state[5] Q=transmitter.state[5] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state[4] Q=transmitter.state[4] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state[3] Q=transmitter.state[3] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state[2] Q=transmitter.state[2] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk_9600 D=transmitter.state_SB_DFFSR_Q_6_D[0] Q=transmitter.state[1] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=transmitter.state_SB_DFFSR_Q_6_D[0] I1=uart_send_en_SB_LUT4_I3_I1[2] I2=transmitter.buf_tx_SB_DFFESR_Q_R[2] I3=uart_send_en O=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0] I3=transmitter.state[1] O=transmitter.state_SB_DFFSR_Q_6_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=transmitter.state[1] I2=transmitter.state[0] I3=uart_send_en_SB_LUT4_I3_I1[2] O=transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_DFFSR C=clk_9600 D=transmitter.state_SB_DFFSR_Q_7_D Q=transmitter.state[0] R=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.buf_tx_SB_DFFESR_Q_R[2] I3=transmitter.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1] O=transmitter.state_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=uart_send_en I1=transmitter.state[1] I2=uart_send_en_SB_LUT4_I3_I1[2] I3=transmitter.state[0] O=transmitter.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011000000011111
.gate SB_DFFESS C=clk_9600 D=transmitter.txdone_SB_DFFESS_Q_D E=transmitter.txdone_SB_DFFESS_Q_E Q=transmitter.txdone S=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:70.17-83.6|uart_trx.v:43.5-87.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=uart_send_en I1=transmitter.state[0] I2=transmitter.state[1] I3=uart_send_en_SB_LUT4_I3_I1[2] O=transmitter.txdone_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=transmitter.state[0] I1=transmitter.state[1] I2=uart_send_en_SB_LUT4_I3_I1[2] I3=uart_send_en O=transmitter.txdone_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=led2_SB_DFFE_Q_D[0] I1=ledGreen_SB_DFFE_Q_D[1] I2=led2_SB_DFFE_Q_D[2] I3=transmitter.txdone O=led1_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$false I1=$false I2=ledGreen_SB_DFFE_Q_D[1] I3=transmitter.txdone O=transmitter.txdone_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_DFFESS C=hwclk D=$false E=uart_send_en_SB_DFFESS_Q_E Q=uart_send_en S=led3_SB_DFFESS_Q_S
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=transmitter.txdone I2=led3_SB_DFFESS_Q_S I3=ledGreen_SB_DFFE_Q_D[1] O=uart_send_en_SB_DFFESS_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=transmitter.state[0] I1=uart_send_en_SB_LUT4_I3_I1[2] I2=transmitter.state[1] I3=uart_send_en O=uart_send_en_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=uart_send_en_SB_LUT4_I3_I1[2] I1=transmitter.state[0] I2=transmitter.state[1] I3=uart_send_en O=uart_send_en_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$false I1=transmitter.state[2] I2=transmitter.state[3] I3=uart_send_en_SB_LUT4_I3_I1_SB_LUT4_O_I3[2] O=uart_send_en_SB_LUT4_I3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=transmitter.state[4] I1=transmitter.state[5] I2=transmitter.state[6] I3=transmitter.state[7] O=uart_send_en_SB_LUT4_I3_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFE C=hwclk D=$true E=uart_txbyte_SB_DFFE_Q_E Q=uart_txbyte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=hwclk D=uart_txbyte_SB_DFFE_Q_1_D E=uart_txbyte_SB_DFFE_Q_E Q=uart_txbyte[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:108.5-182.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I3=outputIndex[8] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[6] I3=outputIndex[7] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=outputIndex[5] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=outputIndex[5] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[5] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[4] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[204] I1=chachaOutCopy[200] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[205] I1=chachaOutCopy[201] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[203] I2=chachaOutCopy[202] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[207] I2=chachaOutCopy[206] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=chachaOutCopy[222] I1=chachaOutCopy[218] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[223] I1=chachaOutCopy[219] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=chachaOutCopy[221] I1=chachaOutCopy[217] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[220] I1=chachaOutCopy[216] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=outputIndex[4] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1] I2=outputIndex[3] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=chachaOutCopy[192] I1=chachaOutCopy[196] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[198] I1=chachaOutCopy[194] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[199] I1=chachaOutCopy[195] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[193] I1=chachaOutCopy[197] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[215] I1=chachaOutCopy[211] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[214] I1=chachaOutCopy[210] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[213] I1=chachaOutCopy[209] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[212] I1=chachaOutCopy[208] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[0] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chachaOutCopy[226] I1=chachaOutCopy[224] I2=outputIndex[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[230] I1=chachaOutCopy[228] I2=outputIndex[1] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=chachaOutCopy[247] I1=chachaOutCopy[243] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[246] I1=chachaOutCopy[242] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[1] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=chachaOutCopy[241] I2=chachaOutCopy[240] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[245] I2=chachaOutCopy[244] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=chachaOutCopy[227] I1=chachaOutCopy[225] I2=outputIndex[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[231] I1=chachaOutCopy[229] I2=outputIndex[1] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chachaOutCopy[253] I1=chachaOutCopy[249] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[252] I1=chachaOutCopy[248] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[236] I1=chachaOutCopy[232] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[237] I1=chachaOutCopy[233] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[239] I1=chachaOutCopy[235] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[238] I1=chachaOutCopy[234] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[254] I1=chachaOutCopy[250] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[255] I1=chachaOutCopy[251] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[4] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=chachaOutCopy[168] I1=chachaOutCopy[172] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[175] I1=chachaOutCopy[171] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[174] I1=chachaOutCopy[170] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[169] I1=chachaOutCopy[173] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[160] I1=chachaOutCopy[164] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[166] I1=chachaOutCopy[162] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[167] I1=chachaOutCopy[163] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[161] I1=chachaOutCopy[165] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[3] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[189] I1=chachaOutCopy[185] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[188] I1=chachaOutCopy[184] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[0] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[191] I2=chachaOutCopy[187] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[190] I2=chachaOutCopy[186] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=chachaOutCopy[181] I1=chachaOutCopy[177] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[180] I1=chachaOutCopy[176] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[0] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[182] I2=chachaOutCopy[178] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[183] I2=chachaOutCopy[179] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=chachaOutCopy[152] I1=chachaOutCopy[156] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[148] I1=chachaOutCopy[144] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[149] I1=chachaOutCopy[145] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[153] I1=chachaOutCopy[157] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[3] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[158] I1=chachaOutCopy[154] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[159] I1=chachaOutCopy[155] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[150] I1=chachaOutCopy[146] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[151] I1=chachaOutCopy[147] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[0] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[140] I2=chachaOutCopy[136] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[141] I2=chachaOutCopy[137] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[133] I2=chachaOutCopy[129] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[132] I2=chachaOutCopy[128] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=chachaOutCopy[130] I1=chachaOutCopy[134] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=chachaOutCopy[138] I1=chachaOutCopy[142] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=chachaOutCopy[139] I1=chachaOutCopy[143] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=chachaOutCopy[131] I1=chachaOutCopy[135] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=outputIndex[8] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1] I2=outputIndex[5] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] I2=outputIndex[5] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[3] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[0] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=chachaOutCopy[308] I2=chachaOutCopy[304] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[309] I2=chachaOutCopy[305] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[310] I2=chachaOutCopy[306] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[311] I2=chachaOutCopy[307] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[293] I1=chachaOutCopy[292] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[289] I1=chachaOutCopy[288] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=chachaOutCopy[295] I1=chachaOutCopy[294] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[291] I1=chachaOutCopy[290] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=chachaOutCopy[317] I1=chachaOutCopy[313] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[316] I1=chachaOutCopy[312] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[318] I1=chachaOutCopy[314] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[319] I1=chachaOutCopy[315] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[296] I1=chachaOutCopy[300] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[303] I1=chachaOutCopy[299] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[302] I1=chachaOutCopy[298] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[297] I1=chachaOutCopy[301] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=chachaOutCopy[280] I1=chachaOutCopy[284] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[287] I1=chachaOutCopy[283] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[286] I1=chachaOutCopy[282] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[281] I1=chachaOutCopy[285] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=chachaOutCopy[256] I1=chachaOutCopy[260] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=chachaOutCopy[262] I1=chachaOutCopy[258] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[263] I1=chachaOutCopy[259] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[257] I1=chachaOutCopy[261] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=chachaOutCopy[277] I1=chachaOutCopy[276] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[273] I1=chachaOutCopy[272] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=chachaOutCopy[279] I1=chachaOutCopy[278] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[275] I1=chachaOutCopy[274] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[268] I1=chachaOutCopy[264] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=chachaOutCopy[266] I1=chachaOutCopy[270] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[267] I1=chachaOutCopy[271] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[265] I1=chachaOutCopy[269] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[6] I3=outputIndex[7] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1] I2=outputIndex[5] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010111100110000
.gate SB_LUT4 I0=outputIndex[4] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=outputIndex[1] I1=outputIndex[3] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110110000110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[5] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[478] I1=chachaOutCopy[474] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[479] I1=chachaOutCopy[475] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[470] I1=chachaOutCopy[466] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[471] I1=chachaOutCopy[467] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=chachaOutCopy[477] I1=chachaOutCopy[473] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[476] I1=chachaOutCopy[472] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[468] I1=chachaOutCopy[464] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[469] I1=chachaOutCopy[465] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chachaOutCopy[461] I1=chachaOutCopy[457] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[460] I1=chachaOutCopy[456] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[452] I1=chachaOutCopy[448] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[453] I1=chachaOutCopy[449] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[0] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[454] I2=chachaOutCopy[450] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[455] I2=chachaOutCopy[451] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=chachaOutCopy[462] I1=chachaOutCopy[458] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[463] I1=chachaOutCopy[459] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[4] I3=outputIndex[5] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[503] I1=chachaOutCopy[499] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[502] I1=chachaOutCopy[498] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[501] I1=chachaOutCopy[497] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[500] I1=chachaOutCopy[496] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[508] I1=chachaOutCopy[504] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[509] I1=chachaOutCopy[505] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[511] I1=chachaOutCopy[507] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[510] I1=chachaOutCopy[506] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=chachaOutCopy[495] I1=chachaOutCopy[491] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[494] I1=chachaOutCopy[490] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[485] I1=chachaOutCopy[481] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[492] I1=chachaOutCopy[488] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[493] I1=chachaOutCopy[489] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[486] I1=chachaOutCopy[482] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[487] I1=chachaOutCopy[483] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[484] I1=chachaOutCopy[480] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=outputIndex[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[5] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101011111100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[415] I1=chachaOutCopy[411] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[414] I1=chachaOutCopy[410] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[404] I1=chachaOutCopy[400] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[405] I1=chachaOutCopy[401] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[406] I1=chachaOutCopy[402] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[407] I1=chachaOutCopy[403] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[412] I1=chachaOutCopy[408] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[413] I1=chachaOutCopy[409] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[390] I1=chachaOutCopy[386] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[391] I1=chachaOutCopy[387] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[399] I1=chachaOutCopy[395] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[398] I1=chachaOutCopy[394] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1] I2=outputIndex[1] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=chachaOutCopy[393] I2=chachaOutCopy[392] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[397] I2=chachaOutCopy[396] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=chachaOutCopy[388] I1=chachaOutCopy[384] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[389] I1=chachaOutCopy[385] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[0] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[428] I2=chachaOutCopy[424] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[429] I2=chachaOutCopy[425] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[3] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=chachaOutCopy[420] I2=chachaOutCopy[416] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[421] I2=chachaOutCopy[417] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=chachaOutCopy[430] I1=chachaOutCopy[426] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[431] I1=chachaOutCopy[427] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chachaOutCopy[423] I1=chachaOutCopy[419] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[422] I1=chachaOutCopy[418] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=chachaOutCopy[434] I1=chachaOutCopy[438] I2=outputIndex[3] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=chachaOutCopy[442] I1=chachaOutCopy[446] I2=outputIndex[3] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] I2=outputIndex[0] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[3] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$false I1=chachaOutCopy[436] I2=chachaOutCopy[432] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[437] I2=chachaOutCopy[433] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[444] I2=chachaOutCopy[440] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[445] I2=chachaOutCopy[441] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=chachaOutCopy[447] I1=chachaOutCopy[443] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[439] I1=chachaOutCopy[435] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1] I2=outputIndex[5] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] I2=outputIndex[5] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010001000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111101011111100
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[71] I1=chachaOutCopy[67] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[70] I1=chachaOutCopy[66] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=chachaOutCopy[78] I1=chachaOutCopy[74] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[79] I1=chachaOutCopy[75] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=chachaOutCopy[92] I1=chachaOutCopy[88] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[93] I1=chachaOutCopy[89] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=chachaOutCopy[85] I1=chachaOutCopy[81] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[84] I1=chachaOutCopy[80] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[95] I1=chachaOutCopy[91] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[94] I1=chachaOutCopy[90] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[87] I1=chachaOutCopy[83] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[86] I1=chachaOutCopy[82] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[64] I1=chachaOutCopy[68] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=chachaOutCopy[72] I1=chachaOutCopy[76] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=chachaOutCopy[73] I1=chachaOutCopy[77] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=chachaOutCopy[65] I1=chachaOutCopy[69] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[4] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[3] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=chachaOutCopy[116] I1=chachaOutCopy[112] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=chachaOutCopy[120] I1=chachaOutCopy[124] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[121] I1=chachaOutCopy[125] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[113] I1=chachaOutCopy[117] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=chachaOutCopy[103] I1=chachaOutCopy[99] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[102] I1=chachaOutCopy[98] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[0] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=chachaOutCopy[127] I1=chachaOutCopy[119] I2=outputIndex[3] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[123] I1=chachaOutCopy[115] I2=outputIndex[2] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000011111100
.gate SB_LUT4 I0=chachaOutCopy[126] I1=chachaOutCopy[118] I2=outputIndex[3] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[122] I1=chachaOutCopy[114] I2=outputIndex[2] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[110] I1=chachaOutCopy[106] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[111] I1=chachaOutCopy[107] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[108] I1=chachaOutCopy[104] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=chachaOutCopy[96] I1=chachaOutCopy[100] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[97] I1=chachaOutCopy[101] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[105] I1=chachaOutCopy[109] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[7] I3=outputIndex[6] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[374] I1=chachaOutCopy[370] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[375] I1=chachaOutCopy[371] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=chachaOutCopy[382] I1=chachaOutCopy[378] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[383] I1=chachaOutCopy[379] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] I2=outputIndex[3] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[3] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=chachaOutCopy[358] I2=chachaOutCopy[354] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=chachaOutCopy[359] I2=chachaOutCopy[355] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[357] I1=chachaOutCopy[353] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[356] I1=chachaOutCopy[352] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[365] I1=chachaOutCopy[361] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[364] I1=chachaOutCopy[360] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[366] I1=chachaOutCopy[362] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=chachaOutCopy[367] I1=chachaOutCopy[363] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[380] I1=chachaOutCopy[376] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[381] I1=chachaOutCopy[377] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=outputIndex[3] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[373] I1=chachaOutCopy[369] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=chachaOutCopy[372] I1=chachaOutCopy[368] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[335] I1=chachaOutCopy[331] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[334] I1=chachaOutCopy[330] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[324] I1=chachaOutCopy[320] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[325] I1=chachaOutCopy[321] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[326] I1=chachaOutCopy[322] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[327] I1=chachaOutCopy[323] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[332] I1=chachaOutCopy[328] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[333] I1=chachaOutCopy[329] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[342] I1=chachaOutCopy[338] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[343] I1=chachaOutCopy[339] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[340] I1=chachaOutCopy[336] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[341] I1=chachaOutCopy[337] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[348] I1=chachaOutCopy[344] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010111110011
.gate SB_LUT4 I0=chachaOutCopy[346] I1=chachaOutCopy[350] I2=outputIndex[0] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=chachaOutCopy[347] I1=chachaOutCopy[351] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=chachaOutCopy[345] I1=chachaOutCopy[349] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=outputIndex[1] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[60] I1=chachaOutCopy[56] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[61] I1=chachaOutCopy[57] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[63] I1=chachaOutCopy[59] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[62] I1=chachaOutCopy[58] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[54] I1=chachaOutCopy[50] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[55] I1=chachaOutCopy[51] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[52] I1=chachaOutCopy[48] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[53] I1=chachaOutCopy[49] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$false I1=chachaOutCopy[41] I2=chachaOutCopy[40] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=chachaOutCopy[45] I2=chachaOutCopy[44] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[36] I1=chachaOutCopy[32] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[37] I1=chachaOutCopy[33] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[38] I1=chachaOutCopy[34] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[39] I1=chachaOutCopy[35] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[47] I1=chachaOutCopy[43] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[46] I1=chachaOutCopy[42] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[22] I1=chachaOutCopy[18] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[23] I1=chachaOutCopy[19] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[20] I1=chachaOutCopy[16] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[21] I1=chachaOutCopy[17] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=chachaOutCopy[31] I1=chachaOutCopy[27] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[30] I1=chachaOutCopy[26] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=chachaOutCopy[28] I1=chachaOutCopy[24] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[29] I1=chachaOutCopy[25] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[15] I1=chachaOutCopy[11] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[14] I1=chachaOutCopy[10] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1] I2=outputIndex[1] I3=outputIndex[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=chachaOutCopy[5] I1=chachaOutCopy[1] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[4] I1=chachaOutCopy[0] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] I3=outputIndex[1] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=chachaOutCopy[7] I1=chachaOutCopy[3] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=chachaOutCopy[6] I1=chachaOutCopy[2] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[12] I1=chachaOutCopy[8] I2=outputIndex[0] I3=outputIndex[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=chachaOutCopy[13] I1=chachaOutCopy[9] I2=outputIndex[2] I3=outputIndex[0] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=outputIndex[0] I2=outputIndex[1] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0] I1=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1] I2=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2] I3=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=outputIndex[9] I1=outputIndex[10] I2=outputIndex[11] I3=outputIndex[12] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=outputIndex[13] I1=outputIndex[14] I2=outputIndex[15] I3=outputIndex[4] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=outputIndex[2] I1=outputIndex[3] I2=outputIndex[5] I3=outputIndex[8] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=outputIndex[6] I3=outputIndex[7] O=uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=led2_SB_DFFE_Q_D[0] I3=transmitter.txdone O=uart_txbyte_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
1 1
.names uart_txbyte[4] transmitter.buf_tx_SB_DFFESR_Q_R[0]
1 1
.names transmitter.buf_tx[5] transmitter.buf_tx_SB_DFFESR_Q_R[1]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names transmitter.state[0] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
1 1
.names uart_send_en_SB_LUT4_I3_I1[2] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1[2]
1 1
.names transmitter.state[1] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[7] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names chacha.i_SB_LUT4_O_I3[0] chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[8] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
1 1
.names chachaOutCopy[296] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[300] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[3]
1 1
.names chachaOutCopy[130] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[134] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names transmitter.state[1] uart_send_en_SB_LUT4_I3_I1[0]
1 1
.names transmitter.state[0] uart_send_en_SB_LUT4_I3_I1[1]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
1 1
.names chachaOutCopy[160] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[164] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names transmitter.state[2] uart_send_en_SB_LUT4_I3_I1_SB_LUT4_O_I3[0]
1 1
.names transmitter.state[3] uart_send_en_SB_LUT4_I3_I1_SB_LUT4_O_I3[1]
1 1
.names chachaOutCopy[346] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[350] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
1 1
.names chachaOutCopy[192] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[196] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
1 1
.names chachaOutCopy[348] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[344] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names chachaOutCopy[96] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[100] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
1 1
.names uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names chachaOutCopy[108] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[104] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
1 1
.names uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[8] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names chachaOutCopy[152] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[156] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names chachaOutCopy[64] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[68] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
1 1
.names chachaOutCopy[72] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[76] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
1 1
.names chachaOutCopy[120] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[124] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[6] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[7] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]
1 1
.names transmitter.state[1] transmitter.state_SB_DFFSR_Q_6_D_SB_LUT4_O_I2[1]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names outputIndex[6] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[7] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[2] transmitter.state_SB_DFFSR_Q_7_D_SB_LUT4_O_I3[0]
1 1
.names uart_send_en_SB_LUT4_I3_I1[2] transmitter.state_SB_DFFSR_Q_6_D[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[2] transmitter.state_SB_DFFSR_Q_6_D[2]
1 1
.names uart_send_en transmitter.state_SB_DFFSR_Q_6_D[3]
1 1
.names chachaOutCopy[256] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[260] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I3[2]
1 1
.names chachaOutCopy[168] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[172] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]
1 1
.names chachaOutCopy[128] chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[131] chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
1 1
.names chachaOutCopy[136] chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[0]
1 1
.names chachaOutCopy[139] chacha.done_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
1 1
.names chachaOutCopy[434] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[438] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
1 1
.names ledGreen_SB_DFFE_Q_D[1] led2_SB_DFFE_Q_D[1]
1 1
.names transmitter.txdone led2_SB_DFFE_Q_D[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]
1 1
.names chachaOutCopy[280] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[284] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
1 1
.names chachaOutCopy[138] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[142] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
1 1
.names chachaOutCopy[116] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[112] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]
1 1
.names chachaOutCopy[266] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
1 1
.names chachaOutCopy[270] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[2]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3]
1 1
.names chachaOutCopy[268] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names chachaOutCopy[264] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names outputIndex[0] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
1 1
.names outputIndex[3] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
1 1
.names outputIndex[5] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
1 1
.names outputIndex[1] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]
1 1
.names outputIndex[4] uart_txbyte_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I0[3]
1 1
.names $true transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[0]
1 1
.names transmitter.bits_sent_SB_DFFESR_Q_7_D[0] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
1 1
.names transmitter.bits_sent_SB_DFFESR_Q_7_D[0] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[2] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[3] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[4] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[5] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[6] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI[7] transmitter.buf_tx_SB_DFFESR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
1 1
.names $true chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[0]
1 1
.names chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0] chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[1]
1 1
.names chacha.i_SB_DFFSR_Q_R_SB_DFFSS_S_Q[0] chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
1 1
.names chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[2] chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
1 1
.names chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI[3] chacha.done_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
1 1
.names $false cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names cntr_9600[0] cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names cntr_9600[1] cntr_9600_SB_DFFSR_Q_31_D[1]
1 1
.names cntr_9600[2] cntr_9600_SB_DFFSR_Q_31_D[2]
1 1
.names cntr_9600[3] cntr_9600_SB_DFFSR_Q_31_D[3]
1 1
.names cntr_9600[4] cntr_9600_SB_DFFSR_Q_31_D[4]
1 1
.names cntr_9600[5] cntr_9600_SB_DFFSR_Q_31_D[5]
1 1
.names cntr_9600[6] cntr_9600_SB_DFFSR_Q_31_D[6]
1 1
.names cntr_9600[7] cntr_9600_SB_DFFSR_Q_31_D[7]
1 1
.names cntr_9600[8] cntr_9600_SB_DFFSR_Q_31_D[8]
1 1
.names cntr_9600[9] cntr_9600_SB_DFFSR_Q_31_D[9]
1 1
.names cntr_9600[10] cntr_9600_SB_DFFSR_Q_31_D[10]
1 1
.names cntr_9600[11] cntr_9600_SB_DFFSR_Q_31_D[11]
1 1
.names cntr_9600[12] cntr_9600_SB_DFFSR_Q_31_D[12]
1 1
.names cntr_9600[13] cntr_9600_SB_DFFSR_Q_31_D[13]
1 1
.names cntr_9600[14] cntr_9600_SB_DFFSR_Q_31_D[14]
1 1
.names cntr_9600[15] cntr_9600_SB_DFFSR_Q_31_D[15]
1 1
.names cntr_9600[16] cntr_9600_SB_DFFSR_Q_31_D[16]
1 1
.names cntr_9600[17] cntr_9600_SB_DFFSR_Q_31_D[17]
1 1
.names cntr_9600[18] cntr_9600_SB_DFFSR_Q_31_D[18]
1 1
.names cntr_9600[19] cntr_9600_SB_DFFSR_Q_31_D[19]
1 1
.names cntr_9600[20] cntr_9600_SB_DFFSR_Q_31_D[20]
1 1
.names cntr_9600[21] cntr_9600_SB_DFFSR_Q_31_D[21]
1 1
.names cntr_9600[22] cntr_9600_SB_DFFSR_Q_31_D[22]
1 1
.names cntr_9600[23] cntr_9600_SB_DFFSR_Q_31_D[23]
1 1
.names cntr_9600[24] cntr_9600_SB_DFFSR_Q_31_D[24]
1 1
.names cntr_9600[25] cntr_9600_SB_DFFSR_Q_31_D[25]
1 1
.names cntr_9600[26] cntr_9600_SB_DFFSR_Q_31_D[26]
1 1
.names cntr_9600[27] cntr_9600_SB_DFFSR_Q_31_D[27]
1 1
.names cntr_9600[28] cntr_9600_SB_DFFSR_Q_31_D[28]
1 1
.names cntr_9600[29] cntr_9600_SB_DFFSR_Q_31_D[29]
1 1
.names cntr_9600[30] cntr_9600_SB_DFFSR_Q_31_D[30]
1 1
.names cntr_9600[31] cntr_9600_SB_DFFSR_Q_31_D[31]
1 1
.names cntr_9600_SB_DFFSR_Q_31_D[0] cntr_9600_SB_DFFSR_Q_D[0]
1 1
.names $false outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names outputIndex[0] outputIndex_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[0]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[0][0] chacha.x_final[0]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[1]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[1][1] chacha.x_final[1]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[2]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[2][1] chacha.x_final[2]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[3]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[3][2] chacha.x_final[3]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[4]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[4][0] chacha.x_final[4]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[5]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[5][1] chacha.x_final[5]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[6]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[6][1] chacha.x_final[6]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[7]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[7][2] chacha.x_final[7]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[8]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[8][0] chacha.x_final[8]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[9]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[9][1] chacha.x_final[9]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[10]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[10][1] chacha.x_final[10]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[11]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[11][2] chacha.x_final[11]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[14]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[14][0] chacha.x_final[14]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.x_final[15]_SB_LUT4_O_I3[0]
1 1
.names chacha.x[15][2] chacha.x_final[15]_SB_LUT4_O_I3[1]
1 1
.names $false chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names chacha.i[0] chacha.i_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names $false transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
1 1
.names transmitter.bits_sent[0] transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
1 1
.names transmitter.bits_sent_SB_DFFESR_Q_7_D[0] transmitter.bits_sent_SB_DFFESR_Q_D[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$933.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:29$934.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$935.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$938.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$941.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$944.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$947.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$950.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$953.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$956.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$959.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$962.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$965.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$968.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$971.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$974.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$977.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:37$980.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$936.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$937.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$939.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$940.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$942.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$943.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$945.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$946.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$948.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$949.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$951.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$952.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$954.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$955.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$957.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$958.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$960.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$961.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$963.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$964.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$966.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$967.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$969.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$970.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$972.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$973.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$975.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$976.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$978.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$979.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$981.a[31]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[0]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[1]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[2]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[3]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[4]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[5]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[6]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[7]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[8]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[9]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[10]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[11]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[12]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[13]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[14]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[15]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[16]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[17]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[18]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[19]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[20]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[21]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[22]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[23]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[24]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[25]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[26]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[27]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[28]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[29]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[30]
1 1
.names $undef chacha.LE32$func$chacha20.v:38$982.a[31]
1 1
.names hwclk chacha.clock
1 1
.names $false chacha.index[0]
1 1
.names $false chacha.index[1]
1 1
.names $false chacha.index[2]
1 1
.names $false chacha.index[3]
1 1
.names $false chacha.index[4]
1 1
.names $false chacha.index[5]
1 1
.names $false chacha.index[6]
1 1
.names $false chacha.index[7]
1 1
.names $false chacha.index[8]
1 1
.names $false chacha.index[9]
1 1
.names $false chacha.index[10]
1 1
.names $false chacha.index[11]
1 1
.names $false chacha.index[12]
1 1
.names $false chacha.index[13]
1 1
.names $false chacha.index[14]
1 1
.names $false chacha.index[15]
1 1
.names $false chacha.index[16]
1 1
.names $false chacha.index[17]
1 1
.names $false chacha.index[18]
1 1
.names $false chacha.index[19]
1 1
.names $false chacha.index[20]
1 1
.names $false chacha.index[21]
1 1
.names $false chacha.index[22]
1 1
.names $false chacha.index[23]
1 1
.names $false chacha.index[24]
1 1
.names $false chacha.index[25]
1 1
.names $false chacha.index[26]
1 1
.names $false chacha.index[27]
1 1
.names $false chacha.index[28]
1 1
.names $false chacha.index[29]
1 1
.names $false chacha.index[30]
1 1
.names $false chacha.index[31]
1 1
.names $false chacha.index[32]
1 1
.names $false chacha.index[33]
1 1
.names $false chacha.index[34]
1 1
.names $false chacha.index[35]
1 1
.names $false chacha.index[36]
1 1
.names $false chacha.index[37]
1 1
.names $false chacha.index[38]
1 1
.names $false chacha.index[39]
1 1
.names $false chacha.index[40]
1 1
.names $false chacha.index[41]
1 1
.names $false chacha.index[42]
1 1
.names $false chacha.index[43]
1 1
.names $false chacha.index[44]
1 1
.names $false chacha.index[45]
1 1
.names $false chacha.index[46]
1 1
.names $false chacha.index[47]
1 1
.names $false chacha.index[48]
1 1
.names $false chacha.index[49]
1 1
.names $false chacha.index[50]
1 1
.names $false chacha.index[51]
1 1
.names $false chacha.index[52]
1 1
.names $false chacha.index[53]
1 1
.names $false chacha.index[54]
1 1
.names $false chacha.index[55]
1 1
.names $false chacha.index[56]
1 1
.names $false chacha.index[57]
1 1
.names $false chacha.index[58]
1 1
.names $false chacha.index[59]
1 1
.names $false chacha.index[60]
1 1
.names $false chacha.index[61]
1 1
.names $false chacha.index[62]
1 1
.names $false chacha.index[63]
1 1
.names $true chacha.init[0]
1 1
.names $true chacha.init[1]
1 1
.names $true chacha.init[2]
1 1
.names $false chacha.init[3]
1 1
.names $false chacha.init[4]
1 1
.names $false chacha.init[5]
1 1
.names $false chacha.init[6]
1 1
.names $true chacha.init[7]
1 1
.names $false chacha.init[8]
1 1
.names $false chacha.init[9]
1 1
.names $false chacha.init[10]
1 1
.names $true chacha.init[11]
1 1
.names $false chacha.init[12]
1 1
.names $true chacha.init[13]
1 1
.names $false chacha.init[14]
1 1
.names $false chacha.init[15]
1 1
.names $true chacha.init[16]
1 1
.names $false chacha.init[17]
1 1
.names $false chacha.init[18]
1 1
.names $false chacha.init[19]
1 1
.names $true chacha.init[20]
1 1
.names $true chacha.init[21]
1 1
.names $false chacha.init[22]
1 1
.names $false chacha.init[23]
1 1
.names $false chacha.init[24]
1 1
.names $false chacha.init[25]
1 1
.names $true chacha.init[26]
1 1
.names $false chacha.init[27]
1 1
.names $false chacha.init[28]
1 1
.names $true chacha.init[29]
1 1
.names $true chacha.init[30]
1 1
.names $false chacha.init[31]
1 1
.names $true chacha.init[32]
1 1
.names $false chacha.init[33]
1 1
.names $false chacha.init[34]
1 1
.names $false chacha.init[35]
1 1
.names $false chacha.init[36]
1 1
.names $true chacha.init[37]
1 1
.names $true chacha.init[38]
1 1
.names $false chacha.init[39]
1 1
.names $false chacha.init[40]
1 1
.names $false chacha.init[41]
1 1
.names $false chacha.init[42]
1 1
.names $false chacha.init[43]
1 1
.names $true chacha.init[44]
1 1
.names $true chacha.init[45]
1 1
.names $true chacha.init[46]
1 1
.names $false chacha.init[47]
1 1
.names $false chacha.init[48]
1 1
.names $false chacha.init[49]
1 1
.names $false chacha.init[50]
1 1
.names $true chacha.init[51]
1 1
.names $true chacha.init[52]
1 1
.names $true chacha.init[53]
1 1
.names $true chacha.init[54]
1 1
.names $false chacha.init[55]
1 1
.names $true chacha.init[56]
1 1
.names $false chacha.init[57]
1 1
.names $true chacha.init[58]
1 1
.names $false chacha.init[59]
1 1
.names $false chacha.init[60]
1 1
.names $true chacha.init[61]
1 1
.names $true chacha.init[62]
1 1
.names $false chacha.init[63]
1 1
.names $false chacha.init[64]
1 1
.names $false chacha.init[65]
1 1
.names $false chacha.init[66]
1 1
.names $false chacha.init[67]
1 1
.names $false chacha.init[68]
1 1
.names $false chacha.init[69]
1 1
.names $false chacha.init[70]
1 1
.names $false chacha.init[71]
1 1
.names $false chacha.init[72]
1 1
.names $false chacha.init[73]
1 1
.names $false chacha.init[74]
1 1
.names $false chacha.init[75]
1 1
.names $false chacha.init[76]
1 1
.names $false chacha.init[77]
1 1
.names $false chacha.init[78]
1 1
.names $false chacha.init[79]
1 1
.names $false chacha.init[80]
1 1
.names $false chacha.init[81]
1 1
.names $false chacha.init[82]
1 1
.names $false chacha.init[83]
1 1
.names $false chacha.init[84]
1 1
.names $false chacha.init[85]
1 1
.names $false chacha.init[86]
1 1
.names $false chacha.init[87]
1 1
.names $false chacha.init[88]
1 1
.names $false chacha.init[89]
1 1
.names $false chacha.init[90]
1 1
.names $false chacha.init[91]
1 1
.names $false chacha.init[92]
1 1
.names $false chacha.init[93]
1 1
.names $false chacha.init[94]
1 1
.names $false chacha.init[95]
1 1
.names $false chacha.init[96]
1 1
.names $false chacha.init[97]
1 1
.names $false chacha.init[98]
1 1
.names $false chacha.init[99]
1 1
.names $false chacha.init[100]
1 1
.names $false chacha.init[101]
1 1
.names $false chacha.init[102]
1 1
.names $false chacha.init[103]
1 1
.names $false chacha.init[104]
1 1
.names $false chacha.init[105]
1 1
.names $false chacha.init[106]
1 1
.names $false chacha.init[107]
1 1
.names $false chacha.init[108]
1 1
.names $false chacha.init[109]
1 1
.names $false chacha.init[110]
1 1
.names $false chacha.init[111]
1 1
.names $false chacha.init[112]
1 1
.names $false chacha.init[113]
1 1
.names $false chacha.init[114]
1 1
.names $false chacha.init[115]
1 1
.names $false chacha.init[116]
1 1
.names $false chacha.init[117]
1 1
.names $false chacha.init[118]
1 1
.names $false chacha.init[119]
1 1
.names $false chacha.init[120]
1 1
.names $false chacha.init[121]
1 1
.names $false chacha.init[122]
1 1
.names $false chacha.init[123]
1 1
.names $false chacha.init[124]
1 1
.names $false chacha.init[125]
1 1
.names $false chacha.init[126]
1 1
.names $false chacha.init[127]
1 1
.names $true chacha.init[128]
1 1
.names $true chacha.init[129]
1 1
.names $false chacha.init[130]
1 1
.names $true chacha.init[131]
1 1
.names $false chacha.init[132]
1 1
.names $true chacha.init[133]
1 1
.names $true chacha.init[134]
1 1
.names $false chacha.init[135]
1 1
.names $false chacha.init[136]
1 1
.names $false chacha.init[137]
1 1
.names $false chacha.init[138]
1 1
.names $false chacha.init[139]
1 1
.names $false chacha.init[140]
1 1
.names $true chacha.init[141]
1 1
.names $false chacha.init[142]
1 1
.names $false chacha.init[143]
1 1
.names $true chacha.init[144]
1 1
.names $false chacha.init[145]
1 1
.names $true chacha.init[146]
1 1
.names $false chacha.init[147]
1 1
.names $false chacha.init[148]
1 1
.names $true chacha.init[149]
1 1
.names $true chacha.init[150]
1 1
.names $false chacha.init[151]
1 1
.names $false chacha.init[152]
1 1
.names $false chacha.init[153]
1 1
.names $true chacha.init[154]
1 1
.names $false chacha.init[155]
1 1
.names $true chacha.init[156]
1 1
.names $true chacha.init[157]
1 1
.names $true chacha.init[158]
1 1
.names $false chacha.init[159]
1 1
.names $true chacha.init[160]
1 1
.names $false chacha.init[161]
1 1
.names $false chacha.init[162]
1 1
.names $true chacha.init[163]
1 1
.names $true chacha.init[164]
1 1
.names $true chacha.init[165]
1 1
.names $true chacha.init[166]
1 1
.names $false chacha.init[167]
1 1
.names $false chacha.init[168]
1 1
.names $true chacha.init[169]
1 1
.names $false chacha.init[170]
1 1
.names $false chacha.init[171]
1 1
.names $false chacha.init[172]
1 1
.names $true chacha.init[173]
1 1
.names $true chacha.init[174]
1 1
.names $false chacha.init[175]
1 1
.names $true chacha.init[176]
1 1
.names $false chacha.init[177]
1 1
.names $true chacha.init[178]
1 1
.names $true chacha.init[179]
1 1
.names $false chacha.init[180]
1 1
.names $true chacha.init[181]
1 1
.names $false chacha.init[182]
1 1
.names $false chacha.init[183]
1 1
.names $false chacha.init[184]
1 1
.names $true chacha.init[185]
1 1
.names $false chacha.init[186]
1 1
.names $false chacha.init[187]
1 1
.names $true chacha.init[188]
1 1
.names $true chacha.init[189]
1 1
.names $false chacha.init[190]
1 1
.names $false chacha.init[191]
1 1
.names $true chacha.init[192]
1 1
.names $true chacha.init[193]
1 1
.names $false chacha.init[194]
1 1
.names $false chacha.init[195]
1 1
.names $true chacha.init[196]
1 1
.names $true chacha.init[197]
1 1
.names $false chacha.init[198]
1 1
.names $false chacha.init[199]
1 1
.names $false chacha.init[200]
1 1
.names $false chacha.init[201]
1 1
.names $false chacha.init[202]
1 1
.names $false chacha.init[203]
1 1
.names $false chacha.init[204]
1 1
.names $true chacha.init[205]
1 1
.names $false chacha.init[206]
1 1
.names $false chacha.init[207]
1 1
.names $false chacha.init[208]
1 1
.names $false chacha.init[209]
1 1
.names $true chacha.init[210]
1 1
.names $false chacha.init[211]
1 1
.names $false chacha.init[212]
1 1
.names $true chacha.init[213]
1 1
.names $true chacha.init[214]
1 1
.names $false chacha.init[215]
1 1
.names $false chacha.init[216]
1 1
.names $true chacha.init[217]
1 1
.names $true chacha.init[218]
1 1
.names $true chacha.init[219]
1 1
.names $false chacha.init[220]
1 1
.names $true chacha.init[221]
1 1
.names $true chacha.init[222]
1 1
.names $false chacha.init[223]
1 1
.names $true chacha.init[224]
1 1
.names $false chacha.init[225]
1 1
.names $false chacha.init[226]
1 1
.names $false chacha.init[227]
1 1
.names $false chacha.init[228]
1 1
.names $true chacha.init[229]
1 1
.names $true chacha.init[230]
1 1
.names $false chacha.init[231]
1 1
.names $false chacha.init[232]
1 1
.names $false chacha.init[233]
1 1
.names $false chacha.init[234]
1 1
.names $false chacha.init[235]
1 1
.names $true chacha.init[236]
1 1
.names $true chacha.init[237]
1 1
.names $true chacha.init[238]
1 1
.names $false chacha.init[239]
1 1
.names $false chacha.init[240]
1 1
.names $false chacha.init[241]
1 1
.names $false chacha.init[242]
1 1
.names $true chacha.init[243]
1 1
.names $true chacha.init[244]
1 1
.names $true chacha.init[245]
1 1
.names $true chacha.init[246]
1 1
.names $false chacha.init[247]
1 1
.names $true chacha.init[248]
1 1
.names $false chacha.init[249]
1 1
.names $true chacha.init[250]
1 1
.names $false chacha.init[251]
1 1
.names $false chacha.init[252]
1 1
.names $true chacha.init[253]
1 1
.names $true chacha.init[254]
1 1
.names $false chacha.init[255]
1 1
.names $true chacha.init[256]
1 1
.names $true chacha.init[257]
1 1
.names $false chacha.init[258]
1 1
.names $true chacha.init[259]
1 1
.names $false chacha.init[260]
1 1
.names $true chacha.init[261]
1 1
.names $true chacha.init[262]
1 1
.names $false chacha.init[263]
1 1
.names $false chacha.init[264]
1 1
.names $false chacha.init[265]
1 1
.names $false chacha.init[266]
1 1
.names $false chacha.init[267]
1 1
.names $false chacha.init[268]
1 1
.names $true chacha.init[269]
1 1
.names $false chacha.init[270]
1 1
.names $false chacha.init[271]
1 1
.names $true chacha.init[272]
1 1
.names $false chacha.init[273]
1 1
.names $true chacha.init[274]
1 1
.names $false chacha.init[275]
1 1
.names $false chacha.init[276]
1 1
.names $true chacha.init[277]
1 1
.names $true chacha.init[278]
1 1
.names $false chacha.init[279]
1 1
.names $false chacha.init[280]
1 1
.names $false chacha.init[281]
1 1
.names $true chacha.init[282]
1 1
.names $false chacha.init[283]
1 1
.names $true chacha.init[284]
1 1
.names $true chacha.init[285]
1 1
.names $true chacha.init[286]
1 1
.names $false chacha.init[287]
1 1
.names $true chacha.init[288]
1 1
.names $false chacha.init[289]
1 1
.names $false chacha.init[290]
1 1
.names $true chacha.init[291]
1 1
.names $true chacha.init[292]
1 1
.names $true chacha.init[293]
1 1
.names $true chacha.init[294]
1 1
.names $false chacha.init[295]
1 1
.names $false chacha.init[296]
1 1
.names $true chacha.init[297]
1 1
.names $false chacha.init[298]
1 1
.names $false chacha.init[299]
1 1
.names $false chacha.init[300]
1 1
.names $true chacha.init[301]
1 1
.names $true chacha.init[302]
1 1
.names $false chacha.init[303]
1 1
.names $true chacha.init[304]
1 1
.names $false chacha.init[305]
1 1
.names $true chacha.init[306]
1 1
.names $true chacha.init[307]
1 1
.names $false chacha.init[308]
1 1
.names $true chacha.init[309]
1 1
.names $false chacha.init[310]
1 1
.names $false chacha.init[311]
1 1
.names $false chacha.init[312]
1 1
.names $true chacha.init[313]
1 1
.names $false chacha.init[314]
1 1
.names $false chacha.init[315]
1 1
.names $true chacha.init[316]
1 1
.names $true chacha.init[317]
1 1
.names $false chacha.init[318]
1 1
.names $false chacha.init[319]
1 1
.names $true chacha.init[320]
1 1
.names $true chacha.init[321]
1 1
.names $false chacha.init[322]
1 1
.names $false chacha.init[323]
1 1
.names $true chacha.init[324]
1 1
.names $true chacha.init[325]
1 1
.names $false chacha.init[326]
1 1
.names $false chacha.init[327]
1 1
.names $false chacha.init[328]
1 1
.names $false chacha.init[329]
1 1
.names $false chacha.init[330]
1 1
.names $false chacha.init[331]
1 1
.names $false chacha.init[332]
1 1
.names $true chacha.init[333]
1 1
.names $false chacha.init[334]
1 1
.names $false chacha.init[335]
1 1
.names $false chacha.init[336]
1 1
.names $false chacha.init[337]
1 1
.names $true chacha.init[338]
1 1
.names $false chacha.init[339]
1 1
.names $false chacha.init[340]
1 1
.names $true chacha.init[341]
1 1
.names $true chacha.init[342]
1 1
.names $false chacha.init[343]
1 1
.names $false chacha.init[344]
1 1
.names $true chacha.init[345]
1 1
.names $true chacha.init[346]
1 1
.names $true chacha.init[347]
1 1
.names $false chacha.init[348]
1 1
.names $true chacha.init[349]
1 1
.names $true chacha.init[350]
1 1
.names $false chacha.init[351]
1 1
.names $true chacha.init[352]
1 1
.names $false chacha.init[353]
1 1
.names $false chacha.init[354]
1 1
.names $false chacha.init[355]
1 1
.names $false chacha.init[356]
1 1
.names $true chacha.init[357]
1 1
.names $true chacha.init[358]
1 1
.names $false chacha.init[359]
1 1
.names $false chacha.init[360]
1 1
.names $false chacha.init[361]
1 1
.names $false chacha.init[362]
1 1
.names $false chacha.init[363]
1 1
.names $true chacha.init[364]
1 1
.names $true chacha.init[365]
1 1
.names $true chacha.init[366]
1 1
.names $false chacha.init[367]
1 1
.names $false chacha.init[368]
1 1
.names $false chacha.init[369]
1 1
.names $false chacha.init[370]
1 1
.names $true chacha.init[371]
1 1
.names $true chacha.init[372]
1 1
.names $true chacha.init[373]
1 1
.names $true chacha.init[374]
1 1
.names $false chacha.init[375]
1 1
.names $true chacha.init[376]
1 1
.names $false chacha.init[377]
1 1
.names $true chacha.init[378]
1 1
.names $false chacha.init[379]
1 1
.names $false chacha.init[380]
1 1
.names $true chacha.init[381]
1 1
.names $true chacha.init[382]
1 1
.names $false chacha.init[383]
1 1
.names $true chacha.init[384]
1 1
.names $true chacha.init[385]
1 1
.names $false chacha.init[386]
1 1
.names $true chacha.init[387]
1 1
.names $false chacha.init[388]
1 1
.names $true chacha.init[389]
1 1
.names $true chacha.init[390]
1 1
.names $false chacha.init[391]
1 1
.names $false chacha.init[392]
1 1
.names $false chacha.init[393]
1 1
.names $false chacha.init[394]
1 1
.names $false chacha.init[395]
1 1
.names $false chacha.init[396]
1 1
.names $true chacha.init[397]
1 1
.names $false chacha.init[398]
1 1
.names $false chacha.init[399]
1 1
.names $true chacha.init[400]
1 1
.names $false chacha.init[401]
1 1
.names $true chacha.init[402]
1 1
.names $false chacha.init[403]
1 1
.names $false chacha.init[404]
1 1
.names $true chacha.init[405]
1 1
.names $true chacha.init[406]
1 1
.names $false chacha.init[407]
1 1
.names $false chacha.init[408]
1 1
.names $false chacha.init[409]
1 1
.names $true chacha.init[410]
1 1
.names $false chacha.init[411]
1 1
.names $true chacha.init[412]
1 1
.names $true chacha.init[413]
1 1
.names $true chacha.init[414]
1 1
.names $false chacha.init[415]
1 1
.names $true chacha.init[416]
1 1
.names $false chacha.init[417]
1 1
.names $false chacha.init[418]
1 1
.names $true chacha.init[419]
1 1
.names $true chacha.init[420]
1 1
.names $true chacha.init[421]
1 1
.names $true chacha.init[422]
1 1
.names $false chacha.init[423]
1 1
.names $false chacha.init[424]
1 1
.names $true chacha.init[425]
1 1
.names $false chacha.init[426]
1 1
.names $false chacha.init[427]
1 1
.names $false chacha.init[428]
1 1
.names $true chacha.init[429]
1 1
.names $true chacha.init[430]
1 1
.names $false chacha.init[431]
1 1
.names $true chacha.init[432]
1 1
.names $false chacha.init[433]
1 1
.names $true chacha.init[434]
1 1
.names $true chacha.init[435]
1 1
.names $false chacha.init[436]
1 1
.names $true chacha.init[437]
1 1
.names $false chacha.init[438]
1 1
.names $false chacha.init[439]
1 1
.names $false chacha.init[440]
1 1
.names $true chacha.init[441]
1 1
.names $false chacha.init[442]
1 1
.names $false chacha.init[443]
1 1
.names $true chacha.init[444]
1 1
.names $true chacha.init[445]
1 1
.names $false chacha.init[446]
1 1
.names $false chacha.init[447]
1 1
.names $true chacha.init[448]
1 1
.names $true chacha.init[449]
1 1
.names $false chacha.init[450]
1 1
.names $false chacha.init[451]
1 1
.names $true chacha.init[452]
1 1
.names $true chacha.init[453]
1 1
.names $false chacha.init[454]
1 1
.names $false chacha.init[455]
1 1
.names $false chacha.init[456]
1 1
.names $false chacha.init[457]
1 1
.names $false chacha.init[458]
1 1
.names $false chacha.init[459]
1 1
.names $false chacha.init[460]
1 1
.names $true chacha.init[461]
1 1
.names $false chacha.init[462]
1 1
.names $false chacha.init[463]
1 1
.names $false chacha.init[464]
1 1
.names $false chacha.init[465]
1 1
.names $true chacha.init[466]
1 1
.names $false chacha.init[467]
1 1
.names $false chacha.init[468]
1 1
.names $true chacha.init[469]
1 1
.names $true chacha.init[470]
1 1
.names $false chacha.init[471]
1 1
.names $false chacha.init[472]
1 1
.names $true chacha.init[473]
1 1
.names $true chacha.init[474]
1 1
.names $true chacha.init[475]
1 1
.names $false chacha.init[476]
1 1
.names $true chacha.init[477]
1 1
.names $true chacha.init[478]
1 1
.names $false chacha.init[479]
1 1
.names $true chacha.init[480]
1 1
.names $false chacha.init[481]
1 1
.names $false chacha.init[482]
1 1
.names $false chacha.init[483]
1 1
.names $false chacha.init[484]
1 1
.names $true chacha.init[485]
1 1
.names $true chacha.init[486]
1 1
.names $false chacha.init[487]
1 1
.names $false chacha.init[488]
1 1
.names $false chacha.init[489]
1 1
.names $false chacha.init[490]
1 1
.names $false chacha.init[491]
1 1
.names $true chacha.init[492]
1 1
.names $true chacha.init[493]
1 1
.names $true chacha.init[494]
1 1
.names $false chacha.init[495]
1 1
.names $false chacha.init[496]
1 1
.names $false chacha.init[497]
1 1
.names $false chacha.init[498]
1 1
.names $true chacha.init[499]
1 1
.names $true chacha.init[500]
1 1
.names $true chacha.init[501]
1 1
.names $true chacha.init[502]
1 1
.names $false chacha.init[503]
1 1
.names $true chacha.init[504]
1 1
.names $false chacha.init[505]
1 1
.names $true chacha.init[506]
1 1
.names $false chacha.init[507]
1 1
.names $false chacha.init[508]
1 1
.names $true chacha.init[509]
1 1
.names $true chacha.init[510]
1 1
.names $false chacha.init[511]
1 1
.names $true chacha.key[0]
1 1
.names $true chacha.key[1]
1 1
.names $false chacha.key[2]
1 1
.names $true chacha.key[3]
1 1
.names $false chacha.key[4]
1 1
.names $true chacha.key[5]
1 1
.names $true chacha.key[6]
1 1
.names $false chacha.key[7]
1 1
.names $false chacha.key[8]
1 1
.names $false chacha.key[9]
1 1
.names $false chacha.key[10]
1 1
.names $false chacha.key[11]
1 1
.names $false chacha.key[12]
1 1
.names $true chacha.key[13]
1 1
.names $false chacha.key[14]
1 1
.names $false chacha.key[15]
1 1
.names $true chacha.key[16]
1 1
.names $false chacha.key[17]
1 1
.names $true chacha.key[18]
1 1
.names $false chacha.key[19]
1 1
.names $false chacha.key[20]
1 1
.names $true chacha.key[21]
1 1
.names $true chacha.key[22]
1 1
.names $false chacha.key[23]
1 1
.names $false chacha.key[24]
1 1
.names $false chacha.key[25]
1 1
.names $true chacha.key[26]
1 1
.names $false chacha.key[27]
1 1
.names $true chacha.key[28]
1 1
.names $true chacha.key[29]
1 1
.names $true chacha.key[30]
1 1
.names $false chacha.key[31]
1 1
.names $true chacha.key[32]
1 1
.names $false chacha.key[33]
1 1
.names $false chacha.key[34]
1 1
.names $true chacha.key[35]
1 1
.names $true chacha.key[36]
1 1
.names $true chacha.key[37]
1 1
.names $true chacha.key[38]
1 1
.names $false chacha.key[39]
1 1
.names $false chacha.key[40]
1 1
.names $true chacha.key[41]
1 1
.names $false chacha.key[42]
1 1
.names $false chacha.key[43]
1 1
.names $false chacha.key[44]
1 1
.names $true chacha.key[45]
1 1
.names $true chacha.key[46]
1 1
.names $false chacha.key[47]
1 1
.names $true chacha.key[48]
1 1
.names $false chacha.key[49]
1 1
.names $true chacha.key[50]
1 1
.names $true chacha.key[51]
1 1
.names $false chacha.key[52]
1 1
.names $true chacha.key[53]
1 1
.names $false chacha.key[54]
1 1
.names $false chacha.key[55]
1 1
.names $false chacha.key[56]
1 1
.names $true chacha.key[57]
1 1
.names $false chacha.key[58]
1 1
.names $false chacha.key[59]
1 1
.names $true chacha.key[60]
1 1
.names $true chacha.key[61]
1 1
.names $false chacha.key[62]
1 1
.names $false chacha.key[63]
1 1
.names $true chacha.key[64]
1 1
.names $true chacha.key[65]
1 1
.names $false chacha.key[66]
1 1
.names $false chacha.key[67]
1 1
.names $true chacha.key[68]
1 1
.names $true chacha.key[69]
1 1
.names $false chacha.key[70]
1 1
.names $false chacha.key[71]
1 1
.names $false chacha.key[72]
1 1
.names $false chacha.key[73]
1 1
.names $false chacha.key[74]
1 1
.names $false chacha.key[75]
1 1
.names $false chacha.key[76]
1 1
.names $true chacha.key[77]
1 1
.names $false chacha.key[78]
1 1
.names $false chacha.key[79]
1 1
.names $false chacha.key[80]
1 1
.names $false chacha.key[81]
1 1
.names $true chacha.key[82]
1 1
.names $false chacha.key[83]
1 1
.names $false chacha.key[84]
1 1
.names $true chacha.key[85]
1 1
.names $true chacha.key[86]
1 1
.names $false chacha.key[87]
1 1
.names $false chacha.key[88]
1 1
.names $true chacha.key[89]
1 1
.names $true chacha.key[90]
1 1
.names $true chacha.key[91]
1 1
.names $false chacha.key[92]
1 1
.names $true chacha.key[93]
1 1
.names $true chacha.key[94]
1 1
.names $false chacha.key[95]
1 1
.names $true chacha.key[96]
1 1
.names $false chacha.key[97]
1 1
.names $false chacha.key[98]
1 1
.names $false chacha.key[99]
1 1
.names $false chacha.key[100]
1 1
.names $true chacha.key[101]
1 1
.names $true chacha.key[102]
1 1
.names $false chacha.key[103]
1 1
.names $false chacha.key[104]
1 1
.names $false chacha.key[105]
1 1
.names $false chacha.key[106]
1 1
.names $false chacha.key[107]
1 1
.names $true chacha.key[108]
1 1
.names $true chacha.key[109]
1 1
.names $true chacha.key[110]
1 1
.names $false chacha.key[111]
1 1
.names $false chacha.key[112]
1 1
.names $false chacha.key[113]
1 1
.names $false chacha.key[114]
1 1
.names $true chacha.key[115]
1 1
.names $true chacha.key[116]
1 1
.names $true chacha.key[117]
1 1
.names $true chacha.key[118]
1 1
.names $false chacha.key[119]
1 1
.names $true chacha.key[120]
1 1
.names $false chacha.key[121]
1 1
.names $true chacha.key[122]
1 1
.names $false chacha.key[123]
1 1
.names $false chacha.key[124]
1 1
.names $true chacha.key[125]
1 1
.names $true chacha.key[126]
1 1
.names $false chacha.key[127]
1 1
.names $true chacha.key[128]
1 1
.names $true chacha.key[129]
1 1
.names $false chacha.key[130]
1 1
.names $true chacha.key[131]
1 1
.names $false chacha.key[132]
1 1
.names $true chacha.key[133]
1 1
.names $true chacha.key[134]
1 1
.names $false chacha.key[135]
1 1
.names $false chacha.key[136]
1 1
.names $false chacha.key[137]
1 1
.names $false chacha.key[138]
1 1
.names $false chacha.key[139]
1 1
.names $false chacha.key[140]
1 1
.names $true chacha.key[141]
1 1
.names $false chacha.key[142]
1 1
.names $false chacha.key[143]
1 1
.names $true chacha.key[144]
1 1
.names $false chacha.key[145]
1 1
.names $true chacha.key[146]
1 1
.names $false chacha.key[147]
1 1
.names $false chacha.key[148]
1 1
.names $true chacha.key[149]
1 1
.names $true chacha.key[150]
1 1
.names $false chacha.key[151]
1 1
.names $false chacha.key[152]
1 1
.names $false chacha.key[153]
1 1
.names $true chacha.key[154]
1 1
.names $false chacha.key[155]
1 1
.names $true chacha.key[156]
1 1
.names $true chacha.key[157]
1 1
.names $true chacha.key[158]
1 1
.names $false chacha.key[159]
1 1
.names $true chacha.key[160]
1 1
.names $false chacha.key[161]
1 1
.names $false chacha.key[162]
1 1
.names $true chacha.key[163]
1 1
.names $true chacha.key[164]
1 1
.names $true chacha.key[165]
1 1
.names $true chacha.key[166]
1 1
.names $false chacha.key[167]
1 1
.names $false chacha.key[168]
1 1
.names $true chacha.key[169]
1 1
.names $false chacha.key[170]
1 1
.names $false chacha.key[171]
1 1
.names $false chacha.key[172]
1 1
.names $true chacha.key[173]
1 1
.names $true chacha.key[174]
1 1
.names $false chacha.key[175]
1 1
.names $true chacha.key[176]
1 1
.names $false chacha.key[177]
1 1
.names $true chacha.key[178]
1 1
.names $true chacha.key[179]
1 1
.names $false chacha.key[180]
1 1
.names $true chacha.key[181]
1 1
.names $false chacha.key[182]
1 1
.names $false chacha.key[183]
1 1
.names $false chacha.key[184]
1 1
.names $true chacha.key[185]
1 1
.names $false chacha.key[186]
1 1
.names $false chacha.key[187]
1 1
.names $true chacha.key[188]
1 1
.names $true chacha.key[189]
1 1
.names $false chacha.key[190]
1 1
.names $false chacha.key[191]
1 1
.names $true chacha.key[192]
1 1
.names $true chacha.key[193]
1 1
.names $false chacha.key[194]
1 1
.names $false chacha.key[195]
1 1
.names $true chacha.key[196]
1 1
.names $true chacha.key[197]
1 1
.names $false chacha.key[198]
1 1
.names $false chacha.key[199]
1 1
.names $false chacha.key[200]
1 1
.names $false chacha.key[201]
1 1
.names $false chacha.key[202]
1 1
.names $false chacha.key[203]
1 1
.names $false chacha.key[204]
1 1
.names $true chacha.key[205]
1 1
.names $false chacha.key[206]
1 1
.names $false chacha.key[207]
1 1
.names $false chacha.key[208]
1 1
.names $false chacha.key[209]
1 1
.names $true chacha.key[210]
1 1
.names $false chacha.key[211]
1 1
.names $false chacha.key[212]
1 1
.names $true chacha.key[213]
1 1
.names $true chacha.key[214]
1 1
.names $false chacha.key[215]
1 1
.names $false chacha.key[216]
1 1
.names $true chacha.key[217]
1 1
.names $true chacha.key[218]
1 1
.names $true chacha.key[219]
1 1
.names $false chacha.key[220]
1 1
.names $true chacha.key[221]
1 1
.names $true chacha.key[222]
1 1
.names $false chacha.key[223]
1 1
.names $true chacha.key[224]
1 1
.names $false chacha.key[225]
1 1
.names $false chacha.key[226]
1 1
.names $false chacha.key[227]
1 1
.names $false chacha.key[228]
1 1
.names $true chacha.key[229]
1 1
.names $true chacha.key[230]
1 1
.names $false chacha.key[231]
1 1
.names $false chacha.key[232]
1 1
.names $false chacha.key[233]
1 1
.names $false chacha.key[234]
1 1
.names $false chacha.key[235]
1 1
.names $true chacha.key[236]
1 1
.names $true chacha.key[237]
1 1
.names $true chacha.key[238]
1 1
.names $false chacha.key[239]
1 1
.names $false chacha.key[240]
1 1
.names $false chacha.key[241]
1 1
.names $false chacha.key[242]
1 1
.names $true chacha.key[243]
1 1
.names $true chacha.key[244]
1 1
.names $true chacha.key[245]
1 1
.names $true chacha.key[246]
1 1
.names $false chacha.key[247]
1 1
.names $true chacha.key[248]
1 1
.names $false chacha.key[249]
1 1
.names $true chacha.key[250]
1 1
.names $false chacha.key[251]
1 1
.names $false chacha.key[252]
1 1
.names $true chacha.key[253]
1 1
.names $true chacha.key[254]
1 1
.names $false chacha.key[255]
1 1
.names $true chacha.nonce[0]
1 1
.names $true chacha.nonce[1]
1 1
.names $true chacha.nonce[2]
1 1
.names $false chacha.nonce[3]
1 1
.names $false chacha.nonce[4]
1 1
.names $false chacha.nonce[5]
1 1
.names $false chacha.nonce[6]
1 1
.names $true chacha.nonce[7]
1 1
.names $false chacha.nonce[8]
1 1
.names $false chacha.nonce[9]
1 1
.names $false chacha.nonce[10]
1 1
.names $true chacha.nonce[11]
1 1
.names $false chacha.nonce[12]
1 1
.names $true chacha.nonce[13]
1 1
.names $false chacha.nonce[14]
1 1
.names $false chacha.nonce[15]
1 1
.names $true chacha.nonce[16]
1 1
.names $false chacha.nonce[17]
1 1
.names $false chacha.nonce[18]
1 1
.names $false chacha.nonce[19]
1 1
.names $true chacha.nonce[20]
1 1
.names $true chacha.nonce[21]
1 1
.names $false chacha.nonce[22]
1 1
.names $false chacha.nonce[23]
1 1
.names $false chacha.nonce[24]
1 1
.names $false chacha.nonce[25]
1 1
.names $true chacha.nonce[26]
1 1
.names $false chacha.nonce[27]
1 1
.names $false chacha.nonce[28]
1 1
.names $true chacha.nonce[29]
1 1
.names $true chacha.nonce[30]
1 1
.names $false chacha.nonce[31]
1 1
.names $true chacha.nonce[32]
1 1
.names $false chacha.nonce[33]
1 1
.names $false chacha.nonce[34]
1 1
.names $false chacha.nonce[35]
1 1
.names $false chacha.nonce[36]
1 1
.names $true chacha.nonce[37]
1 1
.names $true chacha.nonce[38]
1 1
.names $false chacha.nonce[39]
1 1
.names $false chacha.nonce[40]
1 1
.names $false chacha.nonce[41]
1 1
.names $false chacha.nonce[42]
1 1
.names $false chacha.nonce[43]
1 1
.names $true chacha.nonce[44]
1 1
.names $true chacha.nonce[45]
1 1
.names $true chacha.nonce[46]
1 1
.names $false chacha.nonce[47]
1 1
.names $false chacha.nonce[48]
1 1
.names $false chacha.nonce[49]
1 1
.names $false chacha.nonce[50]
1 1
.names $true chacha.nonce[51]
1 1
.names $true chacha.nonce[52]
1 1
.names $true chacha.nonce[53]
1 1
.names $true chacha.nonce[54]
1 1
.names $false chacha.nonce[55]
1 1
.names $true chacha.nonce[56]
1 1
.names $false chacha.nonce[57]
1 1
.names $true chacha.nonce[58]
1 1
.names $false chacha.nonce[59]
1 1
.names $false chacha.nonce[60]
1 1
.names $true chacha.nonce[61]
1 1
.names $true chacha.nonce[62]
1 1
.names $false chacha.nonce[63]
1 1
.names chacha.x[15][0] chacha.out[0]
1 1
.names chacha.x[15][1] chacha.out[1]
1 1
.names chacha.x[15][2] chacha.out[2]
1 1
.names chacha.x[15][3] chacha.out[3]
1 1
.names chacha.x[15][4] chacha.out[4]
1 1
.names chacha.x[15][5] chacha.out[5]
1 1
.names chacha.x[15][6] chacha.out[6]
1 1
.names chacha.x[15][7] chacha.out[7]
1 1
.names chacha.x[15][8] chacha.out[8]
1 1
.names chacha.x[15][9] chacha.out[9]
1 1
.names chacha.x[15][10] chacha.out[10]
1 1
.names chacha.x[15][11] chacha.out[11]
1 1
.names chacha.x[15][12] chacha.out[12]
1 1
.names chacha.x[15][13] chacha.out[13]
1 1
.names chacha.x[15][14] chacha.out[14]
1 1
.names chacha.x[15][15] chacha.out[15]
1 1
.names chacha.x[15][16] chacha.out[16]
1 1
.names chacha.x[15][17] chacha.out[17]
1 1
.names chacha.x[15][18] chacha.out[18]
1 1
.names chacha.x[15][19] chacha.out[19]
1 1
.names chacha.x[15][20] chacha.out[20]
1 1
.names chacha.x[15][21] chacha.out[21]
1 1
.names chacha.x[15][22] chacha.out[22]
1 1
.names chacha.x[15][23] chacha.out[23]
1 1
.names chacha.x[15][24] chacha.out[24]
1 1
.names chacha.x[15][25] chacha.out[25]
1 1
.names chacha.x[15][26] chacha.out[26]
1 1
.names chacha.x[15][27] chacha.out[27]
1 1
.names chacha.x[15][28] chacha.out[28]
1 1
.names chacha.x[15][29] chacha.out[29]
1 1
.names chacha.x[15][30] chacha.out[30]
1 1
.names chacha.x[15][31] chacha.out[31]
1 1
.names chacha.x[14][0] chacha.out[32]
1 1
.names chacha.x[14][1] chacha.out[33]
1 1
.names chacha.x[14][2] chacha.out[34]
1 1
.names chacha.x[14][3] chacha.out[35]
1 1
.names chacha.x[14][4] chacha.out[36]
1 1
.names chacha.x[14][5] chacha.out[37]
1 1
.names chacha.x[14][6] chacha.out[38]
1 1
.names chacha.x[14][7] chacha.out[39]
1 1
.names chacha.x[14][8] chacha.out[40]
1 1
.names chacha.x[14][9] chacha.out[41]
1 1
.names chacha.x[14][10] chacha.out[42]
1 1
.names chacha.x[14][11] chacha.out[43]
1 1
.names chacha.x[14][12] chacha.out[44]
1 1
.names chacha.x[14][13] chacha.out[45]
1 1
.names chacha.x[14][14] chacha.out[46]
1 1
.names chacha.x[14][15] chacha.out[47]
1 1
.names chacha.x[14][16] chacha.out[48]
1 1
.names chacha.x[14][17] chacha.out[49]
1 1
.names chacha.x[14][18] chacha.out[50]
1 1
.names chacha.x[14][19] chacha.out[51]
1 1
.names chacha.x[14][20] chacha.out[52]
1 1
.names chacha.x[14][21] chacha.out[53]
1 1
.names chacha.x[14][22] chacha.out[54]
1 1
.names chacha.x[14][23] chacha.out[55]
1 1
.names chacha.x[14][24] chacha.out[56]
1 1
.names chacha.x[14][25] chacha.out[57]
1 1
.names chacha.x[14][26] chacha.out[58]
1 1
.names chacha.x[14][27] chacha.out[59]
1 1
.names chacha.x[14][28] chacha.out[60]
1 1
.names chacha.x[14][29] chacha.out[61]
1 1
.names chacha.x[14][30] chacha.out[62]
1 1
.names chacha.x[14][31] chacha.out[63]
1 1
.names chacha.x[13][0] chacha.out[64]
1 1
.names chacha.x[13][1] chacha.out[65]
1 1
.names chacha.x[13][2] chacha.out[66]
1 1
.names chacha.x[13][3] chacha.out[67]
1 1
.names chacha.x[13][4] chacha.out[68]
1 1
.names chacha.x[13][5] chacha.out[69]
1 1
.names chacha.x[13][6] chacha.out[70]
1 1
.names chacha.x[13][7] chacha.out[71]
1 1
.names chacha.x[13][8] chacha.out[72]
1 1
.names chacha.x[13][9] chacha.out[73]
1 1
.names chacha.x[13][10] chacha.out[74]
1 1
.names chacha.x[13][11] chacha.out[75]
1 1
.names chacha.x[13][12] chacha.out[76]
1 1
.names chacha.x[13][13] chacha.out[77]
1 1
.names chacha.x[13][14] chacha.out[78]
1 1
.names chacha.x[13][15] chacha.out[79]
1 1
.names chacha.x[13][16] chacha.out[80]
1 1
.names chacha.x[13][17] chacha.out[81]
1 1
.names chacha.x[13][18] chacha.out[82]
1 1
.names chacha.x[13][19] chacha.out[83]
1 1
.names chacha.x[13][20] chacha.out[84]
1 1
.names chacha.x[13][21] chacha.out[85]
1 1
.names chacha.x[13][22] chacha.out[86]
1 1
.names chacha.x[13][23] chacha.out[87]
1 1
.names chacha.x[13][24] chacha.out[88]
1 1
.names chacha.x[13][25] chacha.out[89]
1 1
.names chacha.x[13][26] chacha.out[90]
1 1
.names chacha.x[13][27] chacha.out[91]
1 1
.names chacha.x[13][28] chacha.out[92]
1 1
.names chacha.x[13][29] chacha.out[93]
1 1
.names chacha.x[13][30] chacha.out[94]
1 1
.names chacha.x[13][31] chacha.out[95]
1 1
.names chacha.x[12][0] chacha.out[96]
1 1
.names chacha.x[12][1] chacha.out[97]
1 1
.names chacha.x[12][2] chacha.out[98]
1 1
.names chacha.x[12][3] chacha.out[99]
1 1
.names chacha.x[12][4] chacha.out[100]
1 1
.names chacha.x[12][5] chacha.out[101]
1 1
.names chacha.x[12][6] chacha.out[102]
1 1
.names chacha.x[12][7] chacha.out[103]
1 1
.names chacha.x[12][8] chacha.out[104]
1 1
.names chacha.x[12][9] chacha.out[105]
1 1
.names chacha.x[12][10] chacha.out[106]
1 1
.names chacha.x[12][11] chacha.out[107]
1 1
.names chacha.x[12][12] chacha.out[108]
1 1
.names chacha.x[12][13] chacha.out[109]
1 1
.names chacha.x[12][14] chacha.out[110]
1 1
.names chacha.x[12][15] chacha.out[111]
1 1
.names chacha.x[12][16] chacha.out[112]
1 1
.names chacha.x[12][17] chacha.out[113]
1 1
.names chacha.x[12][18] chacha.out[114]
1 1
.names chacha.x[12][19] chacha.out[115]
1 1
.names chacha.x[12][20] chacha.out[116]
1 1
.names chacha.x[12][21] chacha.out[117]
1 1
.names chacha.x[12][22] chacha.out[118]
1 1
.names chacha.x[12][23] chacha.out[119]
1 1
.names chacha.x[12][24] chacha.out[120]
1 1
.names chacha.x[12][25] chacha.out[121]
1 1
.names chacha.x[12][26] chacha.out[122]
1 1
.names chacha.x[12][27] chacha.out[123]
1 1
.names chacha.x[12][28] chacha.out[124]
1 1
.names chacha.x[12][29] chacha.out[125]
1 1
.names chacha.x[12][30] chacha.out[126]
1 1
.names chacha.x[12][31] chacha.out[127]
1 1
.names chacha.x[11][0] chacha.out[128]
1 1
.names chacha.x[11][1] chacha.out[129]
1 1
.names chacha.x[11][2] chacha.out[130]
1 1
.names chacha.x[11][3] chacha.out[131]
1 1
.names chacha.x[11][4] chacha.out[132]
1 1
.names chacha.x[11][5] chacha.out[133]
1 1
.names chacha.x[11][6] chacha.out[134]
1 1
.names chacha.x[11][7] chacha.out[135]
1 1
.names chacha.x[11][8] chacha.out[136]
1 1
.names chacha.x[11][9] chacha.out[137]
1 1
.names chacha.x[11][10] chacha.out[138]
1 1
.names chacha.x[11][11] chacha.out[139]
1 1
.names chacha.x[11][12] chacha.out[140]
1 1
.names chacha.x[11][13] chacha.out[141]
1 1
.names chacha.x[11][14] chacha.out[142]
1 1
.names chacha.x[11][15] chacha.out[143]
1 1
.names chacha.x[11][16] chacha.out[144]
1 1
.names chacha.x[11][17] chacha.out[145]
1 1
.names chacha.x[11][18] chacha.out[146]
1 1
.names chacha.x[11][19] chacha.out[147]
1 1
.names chacha.x[11][20] chacha.out[148]
1 1
.names chacha.x[11][21] chacha.out[149]
1 1
.names chacha.x[11][22] chacha.out[150]
1 1
.names chacha.x[11][23] chacha.out[151]
1 1
.names chacha.x[11][24] chacha.out[152]
1 1
.names chacha.x[11][25] chacha.out[153]
1 1
.names chacha.x[11][26] chacha.out[154]
1 1
.names chacha.x[11][27] chacha.out[155]
1 1
.names chacha.x[11][28] chacha.out[156]
1 1
.names chacha.x[11][29] chacha.out[157]
1 1
.names chacha.x[11][30] chacha.out[158]
1 1
.names chacha.x[11][31] chacha.out[159]
1 1
.names chacha.x[10][0] chacha.out[160]
1 1
.names chacha.x[10][1] chacha.out[161]
1 1
.names chacha.x[10][2] chacha.out[162]
1 1
.names chacha.x[10][3] chacha.out[163]
1 1
.names chacha.x[10][4] chacha.out[164]
1 1
.names chacha.x[10][5] chacha.out[165]
1 1
.names chacha.x[10][6] chacha.out[166]
1 1
.names chacha.x[10][7] chacha.out[167]
1 1
.names chacha.x[10][8] chacha.out[168]
1 1
.names chacha.x[10][9] chacha.out[169]
1 1
.names chacha.x[10][10] chacha.out[170]
1 1
.names chacha.x[10][11] chacha.out[171]
1 1
.names chacha.x[10][12] chacha.out[172]
1 1
.names chacha.x[10][13] chacha.out[173]
1 1
.names chacha.x[10][14] chacha.out[174]
1 1
.names chacha.x[10][15] chacha.out[175]
1 1
.names chacha.x[10][16] chacha.out[176]
1 1
.names chacha.x[10][17] chacha.out[177]
1 1
.names chacha.x[10][18] chacha.out[178]
1 1
.names chacha.x[10][19] chacha.out[179]
1 1
.names chacha.x[10][20] chacha.out[180]
1 1
.names chacha.x[10][21] chacha.out[181]
1 1
.names chacha.x[10][22] chacha.out[182]
1 1
.names chacha.x[10][23] chacha.out[183]
1 1
.names chacha.x[10][24] chacha.out[184]
1 1
.names chacha.x[10][25] chacha.out[185]
1 1
.names chacha.x[10][26] chacha.out[186]
1 1
.names chacha.x[10][27] chacha.out[187]
1 1
.names chacha.x[10][28] chacha.out[188]
1 1
.names chacha.x[10][29] chacha.out[189]
1 1
.names chacha.x[10][30] chacha.out[190]
1 1
.names chacha.x[10][31] chacha.out[191]
1 1
.names chacha.x[9][0] chacha.out[192]
1 1
.names chacha.x[9][1] chacha.out[193]
1 1
.names chacha.x[9][2] chacha.out[194]
1 1
.names chacha.x[9][3] chacha.out[195]
1 1
.names chacha.x[9][4] chacha.out[196]
1 1
.names chacha.x[9][5] chacha.out[197]
1 1
.names chacha.x[9][6] chacha.out[198]
1 1
.names chacha.x[9][7] chacha.out[199]
1 1
.names chacha.x[9][8] chacha.out[200]
1 1
.names chacha.x[9][9] chacha.out[201]
1 1
.names chacha.x[9][10] chacha.out[202]
1 1
.names chacha.x[9][11] chacha.out[203]
1 1
.names chacha.x[9][12] chacha.out[204]
1 1
.names chacha.x[9][13] chacha.out[205]
1 1
.names chacha.x[9][14] chacha.out[206]
1 1
.names chacha.x[9][15] chacha.out[207]
1 1
.names chacha.x[9][16] chacha.out[208]
1 1
.names chacha.x[9][17] chacha.out[209]
1 1
.names chacha.x[9][18] chacha.out[210]
1 1
.names chacha.x[9][19] chacha.out[211]
1 1
.names chacha.x[9][20] chacha.out[212]
1 1
.names chacha.x[9][21] chacha.out[213]
1 1
.names chacha.x[9][22] chacha.out[214]
1 1
.names chacha.x[9][23] chacha.out[215]
1 1
.names chacha.x[9][24] chacha.out[216]
1 1
.names chacha.x[9][25] chacha.out[217]
1 1
.names chacha.x[9][26] chacha.out[218]
1 1
.names chacha.x[9][27] chacha.out[219]
1 1
.names chacha.x[9][28] chacha.out[220]
1 1
.names chacha.x[9][29] chacha.out[221]
1 1
.names chacha.x[9][30] chacha.out[222]
1 1
.names chacha.x[9][31] chacha.out[223]
1 1
.names chacha.x[8][0] chacha.out[224]
1 1
.names chacha.x[8][1] chacha.out[225]
1 1
.names chacha.x[8][2] chacha.out[226]
1 1
.names chacha.x[8][3] chacha.out[227]
1 1
.names chacha.x[8][4] chacha.out[228]
1 1
.names chacha.x[8][5] chacha.out[229]
1 1
.names chacha.x[8][6] chacha.out[230]
1 1
.names chacha.x[8][7] chacha.out[231]
1 1
.names chacha.x[8][8] chacha.out[232]
1 1
.names chacha.x[8][9] chacha.out[233]
1 1
.names chacha.x[8][10] chacha.out[234]
1 1
.names chacha.x[8][11] chacha.out[235]
1 1
.names chacha.x[8][12] chacha.out[236]
1 1
.names chacha.x[8][13] chacha.out[237]
1 1
.names chacha.x[8][14] chacha.out[238]
1 1
.names chacha.x[8][15] chacha.out[239]
1 1
.names chacha.x[8][16] chacha.out[240]
1 1
.names chacha.x[8][17] chacha.out[241]
1 1
.names chacha.x[8][18] chacha.out[242]
1 1
.names chacha.x[8][19] chacha.out[243]
1 1
.names chacha.x[8][20] chacha.out[244]
1 1
.names chacha.x[8][21] chacha.out[245]
1 1
.names chacha.x[8][22] chacha.out[246]
1 1
.names chacha.x[8][23] chacha.out[247]
1 1
.names chacha.x[8][24] chacha.out[248]
1 1
.names chacha.x[8][25] chacha.out[249]
1 1
.names chacha.x[8][26] chacha.out[250]
1 1
.names chacha.x[8][27] chacha.out[251]
1 1
.names chacha.x[8][28] chacha.out[252]
1 1
.names chacha.x[8][29] chacha.out[253]
1 1
.names chacha.x[8][30] chacha.out[254]
1 1
.names chacha.x[8][31] chacha.out[255]
1 1
.names chacha.x[7][0] chacha.out[256]
1 1
.names chacha.x[7][1] chacha.out[257]
1 1
.names chacha.x[7][2] chacha.out[258]
1 1
.names chacha.x[7][3] chacha.out[259]
1 1
.names chacha.x[7][4] chacha.out[260]
1 1
.names chacha.x[7][5] chacha.out[261]
1 1
.names chacha.x[7][6] chacha.out[262]
1 1
.names chacha.x[7][7] chacha.out[263]
1 1
.names chacha.x[7][8] chacha.out[264]
1 1
.names chacha.x[7][9] chacha.out[265]
1 1
.names chacha.x[7][10] chacha.out[266]
1 1
.names chacha.x[7][11] chacha.out[267]
1 1
.names chacha.x[7][12] chacha.out[268]
1 1
.names chacha.x[7][13] chacha.out[269]
1 1
.names chacha.x[7][14] chacha.out[270]
1 1
.names chacha.x[7][15] chacha.out[271]
1 1
.names chacha.x[7][16] chacha.out[272]
1 1
.names chacha.x[7][17] chacha.out[273]
1 1
.names chacha.x[7][18] chacha.out[274]
1 1
.names chacha.x[7][19] chacha.out[275]
1 1
.names chacha.x[7][20] chacha.out[276]
1 1
.names chacha.x[7][21] chacha.out[277]
1 1
.names chacha.x[7][22] chacha.out[278]
1 1
.names chacha.x[7][23] chacha.out[279]
1 1
.names chacha.x[7][24] chacha.out[280]
1 1
.names chacha.x[7][25] chacha.out[281]
1 1
.names chacha.x[7][26] chacha.out[282]
1 1
.names chacha.x[7][27] chacha.out[283]
1 1
.names chacha.x[7][28] chacha.out[284]
1 1
.names chacha.x[7][29] chacha.out[285]
1 1
.names chacha.x[7][30] chacha.out[286]
1 1
.names chacha.x[7][31] chacha.out[287]
1 1
.names chacha.x[6][0] chacha.out[288]
1 1
.names chacha.x[6][1] chacha.out[289]
1 1
.names chacha.x[6][2] chacha.out[290]
1 1
.names chacha.x[6][3] chacha.out[291]
1 1
.names chacha.x[6][4] chacha.out[292]
1 1
.names chacha.x[6][5] chacha.out[293]
1 1
.names chacha.x[6][6] chacha.out[294]
1 1
.names chacha.x[6][7] chacha.out[295]
1 1
.names chacha.x[6][8] chacha.out[296]
1 1
.names chacha.x[6][9] chacha.out[297]
1 1
.names chacha.x[6][10] chacha.out[298]
1 1
.names chacha.x[6][11] chacha.out[299]
1 1
.names chacha.x[6][12] chacha.out[300]
1 1
.names chacha.x[6][13] chacha.out[301]
1 1
.names chacha.x[6][14] chacha.out[302]
1 1
.names chacha.x[6][15] chacha.out[303]
1 1
.names chacha.x[6][16] chacha.out[304]
1 1
.names chacha.x[6][17] chacha.out[305]
1 1
.names chacha.x[6][18] chacha.out[306]
1 1
.names chacha.x[6][19] chacha.out[307]
1 1
.names chacha.x[6][20] chacha.out[308]
1 1
.names chacha.x[6][21] chacha.out[309]
1 1
.names chacha.x[6][22] chacha.out[310]
1 1
.names chacha.x[6][23] chacha.out[311]
1 1
.names chacha.x[6][24] chacha.out[312]
1 1
.names chacha.x[6][25] chacha.out[313]
1 1
.names chacha.x[6][26] chacha.out[314]
1 1
.names chacha.x[6][27] chacha.out[315]
1 1
.names chacha.x[6][28] chacha.out[316]
1 1
.names chacha.x[6][29] chacha.out[317]
1 1
.names chacha.x[6][30] chacha.out[318]
1 1
.names chacha.x[6][31] chacha.out[319]
1 1
.names chacha.x[5][0] chacha.out[320]
1 1
.names chacha.x[5][1] chacha.out[321]
1 1
.names chacha.x[5][2] chacha.out[322]
1 1
.names chacha.x[5][3] chacha.out[323]
1 1
.names chacha.x[5][4] chacha.out[324]
1 1
.names chacha.x[5][5] chacha.out[325]
1 1
.names chacha.x[5][6] chacha.out[326]
1 1
.names chacha.x[5][7] chacha.out[327]
1 1
.names chacha.x[5][8] chacha.out[328]
1 1
.names chacha.x[5][9] chacha.out[329]
1 1
.names chacha.x[5][10] chacha.out[330]
1 1
.names chacha.x[5][11] chacha.out[331]
1 1
.names chacha.x[5][12] chacha.out[332]
1 1
.names chacha.x[5][13] chacha.out[333]
1 1
.names chacha.x[5][14] chacha.out[334]
1 1
.names chacha.x[5][15] chacha.out[335]
1 1
.names chacha.x[5][16] chacha.out[336]
1 1
.names chacha.x[5][17] chacha.out[337]
1 1
.names chacha.x[5][18] chacha.out[338]
1 1
.names chacha.x[5][19] chacha.out[339]
1 1
.names chacha.x[5][20] chacha.out[340]
1 1
.names chacha.x[5][21] chacha.out[341]
1 1
.names chacha.x[5][22] chacha.out[342]
1 1
.names chacha.x[5][23] chacha.out[343]
1 1
.names chacha.x[5][24] chacha.out[344]
1 1
.names chacha.x[5][25] chacha.out[345]
1 1
.names chacha.x[5][26] chacha.out[346]
1 1
.names chacha.x[5][27] chacha.out[347]
1 1
.names chacha.x[5][28] chacha.out[348]
1 1
.names chacha.x[5][29] chacha.out[349]
1 1
.names chacha.x[5][30] chacha.out[350]
1 1
.names chacha.x[5][31] chacha.out[351]
1 1
.names chacha.x[4][0] chacha.out[352]
1 1
.names chacha.x[4][1] chacha.out[353]
1 1
.names chacha.x[4][2] chacha.out[354]
1 1
.names chacha.x[4][3] chacha.out[355]
1 1
.names chacha.x[4][4] chacha.out[356]
1 1
.names chacha.x[4][5] chacha.out[357]
1 1
.names chacha.x[4][6] chacha.out[358]
1 1
.names chacha.x[4][7] chacha.out[359]
1 1
.names chacha.x[4][8] chacha.out[360]
1 1
.names chacha.x[4][9] chacha.out[361]
1 1
.names chacha.x[4][10] chacha.out[362]
1 1
.names chacha.x[4][11] chacha.out[363]
1 1
.names chacha.x[4][12] chacha.out[364]
1 1
.names chacha.x[4][13] chacha.out[365]
1 1
.names chacha.x[4][14] chacha.out[366]
1 1
.names chacha.x[4][15] chacha.out[367]
1 1
.names chacha.x[4][16] chacha.out[368]
1 1
.names chacha.x[4][17] chacha.out[369]
1 1
.names chacha.x[4][18] chacha.out[370]
1 1
.names chacha.x[4][19] chacha.out[371]
1 1
.names chacha.x[4][20] chacha.out[372]
1 1
.names chacha.x[4][21] chacha.out[373]
1 1
.names chacha.x[4][22] chacha.out[374]
1 1
.names chacha.x[4][23] chacha.out[375]
1 1
.names chacha.x[4][24] chacha.out[376]
1 1
.names chacha.x[4][25] chacha.out[377]
1 1
.names chacha.x[4][26] chacha.out[378]
1 1
.names chacha.x[4][27] chacha.out[379]
1 1
.names chacha.x[4][28] chacha.out[380]
1 1
.names chacha.x[4][29] chacha.out[381]
1 1
.names chacha.x[4][30] chacha.out[382]
1 1
.names chacha.x[4][31] chacha.out[383]
1 1
.names chacha.x[3][0] chacha.out[384]
1 1
.names chacha.x[3][1] chacha.out[385]
1 1
.names chacha.x[3][2] chacha.out[386]
1 1
.names chacha.x[3][3] chacha.out[387]
1 1
.names chacha.x[3][4] chacha.out[388]
1 1
.names chacha.x[3][5] chacha.out[389]
1 1
.names chacha.x[3][6] chacha.out[390]
1 1
.names chacha.x[3][7] chacha.out[391]
1 1
.names chacha.x[3][8] chacha.out[392]
1 1
.names chacha.x[3][9] chacha.out[393]
1 1
.names chacha.x[3][10] chacha.out[394]
1 1
.names chacha.x[3][11] chacha.out[395]
1 1
.names chacha.x[3][12] chacha.out[396]
1 1
.names chacha.x[3][13] chacha.out[397]
1 1
.names chacha.x[3][14] chacha.out[398]
1 1
.names chacha.x[3][15] chacha.out[399]
1 1
.names chacha.x[3][16] chacha.out[400]
1 1
.names chacha.x[3][17] chacha.out[401]
1 1
.names chacha.x[3][18] chacha.out[402]
1 1
.names chacha.x[3][19] chacha.out[403]
1 1
.names chacha.x[3][20] chacha.out[404]
1 1
.names chacha.x[3][21] chacha.out[405]
1 1
.names chacha.x[3][22] chacha.out[406]
1 1
.names chacha.x[3][23] chacha.out[407]
1 1
.names chacha.x[3][24] chacha.out[408]
1 1
.names chacha.x[3][25] chacha.out[409]
1 1
.names chacha.x[3][26] chacha.out[410]
1 1
.names chacha.x[3][27] chacha.out[411]
1 1
.names chacha.x[3][28] chacha.out[412]
1 1
.names chacha.x[3][29] chacha.out[413]
1 1
.names chacha.x[3][30] chacha.out[414]
1 1
.names chacha.x[3][31] chacha.out[415]
1 1
.names chacha.x[2][0] chacha.out[416]
1 1
.names chacha.x[2][1] chacha.out[417]
1 1
.names chacha.x[2][2] chacha.out[418]
1 1
.names chacha.x[2][3] chacha.out[419]
1 1
.names chacha.x[2][4] chacha.out[420]
1 1
.names chacha.x[2][5] chacha.out[421]
1 1
.names chacha.x[2][6] chacha.out[422]
1 1
.names chacha.x[2][7] chacha.out[423]
1 1
.names chacha.x[2][8] chacha.out[424]
1 1
.names chacha.x[2][9] chacha.out[425]
1 1
.names chacha.x[2][10] chacha.out[426]
1 1
.names chacha.x[2][11] chacha.out[427]
1 1
.names chacha.x[2][12] chacha.out[428]
1 1
.names chacha.x[2][13] chacha.out[429]
1 1
.names chacha.x[2][14] chacha.out[430]
1 1
.names chacha.x[2][15] chacha.out[431]
1 1
.names chacha.x[2][16] chacha.out[432]
1 1
.names chacha.x[2][17] chacha.out[433]
1 1
.names chacha.x[2][18] chacha.out[434]
1 1
.names chacha.x[2][19] chacha.out[435]
1 1
.names chacha.x[2][20] chacha.out[436]
1 1
.names chacha.x[2][21] chacha.out[437]
1 1
.names chacha.x[2][22] chacha.out[438]
1 1
.names chacha.x[2][23] chacha.out[439]
1 1
.names chacha.x[2][24] chacha.out[440]
1 1
.names chacha.x[2][25] chacha.out[441]
1 1
.names chacha.x[2][26] chacha.out[442]
1 1
.names chacha.x[2][27] chacha.out[443]
1 1
.names chacha.x[2][28] chacha.out[444]
1 1
.names chacha.x[2][29] chacha.out[445]
1 1
.names chacha.x[2][30] chacha.out[446]
1 1
.names chacha.x[2][31] chacha.out[447]
1 1
.names chacha.x[1][0] chacha.out[448]
1 1
.names chacha.x[1][1] chacha.out[449]
1 1
.names chacha.x[1][2] chacha.out[450]
1 1
.names chacha.x[1][3] chacha.out[451]
1 1
.names chacha.x[1][4] chacha.out[452]
1 1
.names chacha.x[1][5] chacha.out[453]
1 1
.names chacha.x[1][6] chacha.out[454]
1 1
.names chacha.x[1][7] chacha.out[455]
1 1
.names chacha.x[1][8] chacha.out[456]
1 1
.names chacha.x[1][9] chacha.out[457]
1 1
.names chacha.x[1][10] chacha.out[458]
1 1
.names chacha.x[1][11] chacha.out[459]
1 1
.names chacha.x[1][12] chacha.out[460]
1 1
.names chacha.x[1][13] chacha.out[461]
1 1
.names chacha.x[1][14] chacha.out[462]
1 1
.names chacha.x[1][15] chacha.out[463]
1 1
.names chacha.x[1][16] chacha.out[464]
1 1
.names chacha.x[1][17] chacha.out[465]
1 1
.names chacha.x[1][18] chacha.out[466]
1 1
.names chacha.x[1][19] chacha.out[467]
1 1
.names chacha.x[1][20] chacha.out[468]
1 1
.names chacha.x[1][21] chacha.out[469]
1 1
.names chacha.x[1][22] chacha.out[470]
1 1
.names chacha.x[1][23] chacha.out[471]
1 1
.names chacha.x[1][24] chacha.out[472]
1 1
.names chacha.x[1][25] chacha.out[473]
1 1
.names chacha.x[1][26] chacha.out[474]
1 1
.names chacha.x[1][27] chacha.out[475]
1 1
.names chacha.x[1][28] chacha.out[476]
1 1
.names chacha.x[1][29] chacha.out[477]
1 1
.names chacha.x[1][30] chacha.out[478]
1 1
.names chacha.x[1][31] chacha.out[479]
1 1
.names chacha.x[0][0] chacha.out[480]
1 1
.names chacha.x[0][1] chacha.out[481]
1 1
.names chacha.x[0][2] chacha.out[482]
1 1
.names chacha.x[0][3] chacha.out[483]
1 1
.names chacha.x[0][4] chacha.out[484]
1 1
.names chacha.x[0][5] chacha.out[485]
1 1
.names chacha.x[0][6] chacha.out[486]
1 1
.names chacha.x[0][7] chacha.out[487]
1 1
.names chacha.x[0][8] chacha.out[488]
1 1
.names chacha.x[0][9] chacha.out[489]
1 1
.names chacha.x[0][10] chacha.out[490]
1 1
.names chacha.x[0][11] chacha.out[491]
1 1
.names chacha.x[0][12] chacha.out[492]
1 1
.names chacha.x[0][13] chacha.out[493]
1 1
.names chacha.x[0][14] chacha.out[494]
1 1
.names chacha.x[0][15] chacha.out[495]
1 1
.names chacha.x[0][16] chacha.out[496]
1 1
.names chacha.x[0][17] chacha.out[497]
1 1
.names chacha.x[0][18] chacha.out[498]
1 1
.names chacha.x[0][19] chacha.out[499]
1 1
.names chacha.x[0][20] chacha.out[500]
1 1
.names chacha.x[0][21] chacha.out[501]
1 1
.names chacha.x[0][22] chacha.out[502]
1 1
.names chacha.x[0][23] chacha.out[503]
1 1
.names chacha.x[0][24] chacha.out[504]
1 1
.names chacha.x[0][25] chacha.out[505]
1 1
.names chacha.x[0][26] chacha.out[506]
1 1
.names chacha.x[0][27] chacha.out[507]
1 1
.names chacha.x[0][28] chacha.out[508]
1 1
.names chacha.x[0][29] chacha.out[509]
1 1
.names chacha.x[0][30] chacha.out[510]
1 1
.names chacha.x[0][31] chacha.out[511]
1 1
.names chacha.x[0][0] chacha.q1.ai[0]
1 1
.names chacha.x[0][1] chacha.q1.ai[1]
1 1
.names chacha.x[0][2] chacha.q1.ai[2]
1 1
.names chacha.x[0][3] chacha.q1.ai[3]
1 1
.names chacha.x[0][4] chacha.q1.ai[4]
1 1
.names chacha.x[0][5] chacha.q1.ai[5]
1 1
.names chacha.x[0][6] chacha.q1.ai[6]
1 1
.names chacha.x[0][7] chacha.q1.ai[7]
1 1
.names chacha.x[0][8] chacha.q1.ai[8]
1 1
.names chacha.x[0][9] chacha.q1.ai[9]
1 1
.names chacha.x[0][10] chacha.q1.ai[10]
1 1
.names chacha.x[0][11] chacha.q1.ai[11]
1 1
.names chacha.x[0][12] chacha.q1.ai[12]
1 1
.names chacha.x[0][13] chacha.q1.ai[13]
1 1
.names chacha.x[0][14] chacha.q1.ai[14]
1 1
.names chacha.x[0][15] chacha.q1.ai[15]
1 1
.names chacha.x[0][16] chacha.q1.ai[16]
1 1
.names chacha.x[0][17] chacha.q1.ai[17]
1 1
.names chacha.x[0][18] chacha.q1.ai[18]
1 1
.names chacha.x[0][19] chacha.q1.ai[19]
1 1
.names chacha.x[0][20] chacha.q1.ai[20]
1 1
.names chacha.x[0][21] chacha.q1.ai[21]
1 1
.names chacha.x[0][22] chacha.q1.ai[22]
1 1
.names chacha.x[0][23] chacha.q1.ai[23]
1 1
.names chacha.x[0][24] chacha.q1.ai[24]
1 1
.names chacha.x[0][25] chacha.q1.ai[25]
1 1
.names chacha.x[0][26] chacha.q1.ai[26]
1 1
.names chacha.x[0][27] chacha.q1.ai[27]
1 1
.names chacha.x[0][28] chacha.q1.ai[28]
1 1
.names chacha.x[0][29] chacha.q1.ai[29]
1 1
.names chacha.x[0][30] chacha.q1.ai[30]
1 1
.names chacha.x[0][31] chacha.q1.ai[31]
1 1
.names chacha.x[1][0] chacha.q2.ai[0]
1 1
.names chacha.x[1][1] chacha.q2.ai[1]
1 1
.names chacha.x[1][2] chacha.q2.ai[2]
1 1
.names chacha.x[1][3] chacha.q2.ai[3]
1 1
.names chacha.x[1][4] chacha.q2.ai[4]
1 1
.names chacha.x[1][5] chacha.q2.ai[5]
1 1
.names chacha.x[1][6] chacha.q2.ai[6]
1 1
.names chacha.x[1][7] chacha.q2.ai[7]
1 1
.names chacha.x[1][8] chacha.q2.ai[8]
1 1
.names chacha.x[1][9] chacha.q2.ai[9]
1 1
.names chacha.x[1][10] chacha.q2.ai[10]
1 1
.names chacha.x[1][11] chacha.q2.ai[11]
1 1
.names chacha.x[1][12] chacha.q2.ai[12]
1 1
.names chacha.x[1][13] chacha.q2.ai[13]
1 1
.names chacha.x[1][14] chacha.q2.ai[14]
1 1
.names chacha.x[1][15] chacha.q2.ai[15]
1 1
.names chacha.x[1][16] chacha.q2.ai[16]
1 1
.names chacha.x[1][17] chacha.q2.ai[17]
1 1
.names chacha.x[1][18] chacha.q2.ai[18]
1 1
.names chacha.x[1][19] chacha.q2.ai[19]
1 1
.names chacha.x[1][20] chacha.q2.ai[20]
1 1
.names chacha.x[1][21] chacha.q2.ai[21]
1 1
.names chacha.x[1][22] chacha.q2.ai[22]
1 1
.names chacha.x[1][23] chacha.q2.ai[23]
1 1
.names chacha.x[1][24] chacha.q2.ai[24]
1 1
.names chacha.x[1][25] chacha.q2.ai[25]
1 1
.names chacha.x[1][26] chacha.q2.ai[26]
1 1
.names chacha.x[1][27] chacha.q2.ai[27]
1 1
.names chacha.x[1][28] chacha.q2.ai[28]
1 1
.names chacha.x[1][29] chacha.q2.ai[29]
1 1
.names chacha.x[1][30] chacha.q2.ai[30]
1 1
.names chacha.x[1][31] chacha.q2.ai[31]
1 1
.names chacha.x[2][0] chacha.q3.ai[0]
1 1
.names chacha.x[2][1] chacha.q3.ai[1]
1 1
.names chacha.x[2][2] chacha.q3.ai[2]
1 1
.names chacha.x[2][3] chacha.q3.ai[3]
1 1
.names chacha.x[2][4] chacha.q3.ai[4]
1 1
.names chacha.x[2][5] chacha.q3.ai[5]
1 1
.names chacha.x[2][6] chacha.q3.ai[6]
1 1
.names chacha.x[2][7] chacha.q3.ai[7]
1 1
.names chacha.x[2][8] chacha.q3.ai[8]
1 1
.names chacha.x[2][9] chacha.q3.ai[9]
1 1
.names chacha.x[2][10] chacha.q3.ai[10]
1 1
.names chacha.x[2][11] chacha.q3.ai[11]
1 1
.names chacha.x[2][12] chacha.q3.ai[12]
1 1
.names chacha.x[2][13] chacha.q3.ai[13]
1 1
.names chacha.x[2][14] chacha.q3.ai[14]
1 1
.names chacha.x[2][15] chacha.q3.ai[15]
1 1
.names chacha.x[2][16] chacha.q3.ai[16]
1 1
.names chacha.x[2][17] chacha.q3.ai[17]
1 1
.names chacha.x[2][18] chacha.q3.ai[18]
1 1
.names chacha.x[2][19] chacha.q3.ai[19]
1 1
.names chacha.x[2][20] chacha.q3.ai[20]
1 1
.names chacha.x[2][21] chacha.q3.ai[21]
1 1
.names chacha.x[2][22] chacha.q3.ai[22]
1 1
.names chacha.x[2][23] chacha.q3.ai[23]
1 1
.names chacha.x[2][24] chacha.q3.ai[24]
1 1
.names chacha.x[2][25] chacha.q3.ai[25]
1 1
.names chacha.x[2][26] chacha.q3.ai[26]
1 1
.names chacha.x[2][27] chacha.q3.ai[27]
1 1
.names chacha.x[2][28] chacha.q3.ai[28]
1 1
.names chacha.x[2][29] chacha.q3.ai[29]
1 1
.names chacha.x[2][30] chacha.q3.ai[30]
1 1
.names chacha.x[2][31] chacha.q3.ai[31]
1 1
.names chacha.x[3][0] chacha.q4.ai[0]
1 1
.names chacha.x[3][1] chacha.q4.ai[1]
1 1
.names chacha.x[3][2] chacha.q4.ai[2]
1 1
.names chacha.x[3][3] chacha.q4.ai[3]
1 1
.names chacha.x[3][4] chacha.q4.ai[4]
1 1
.names chacha.x[3][5] chacha.q4.ai[5]
1 1
.names chacha.x[3][6] chacha.q4.ai[6]
1 1
.names chacha.x[3][7] chacha.q4.ai[7]
1 1
.names chacha.x[3][8] chacha.q4.ai[8]
1 1
.names chacha.x[3][9] chacha.q4.ai[9]
1 1
.names chacha.x[3][10] chacha.q4.ai[10]
1 1
.names chacha.x[3][11] chacha.q4.ai[11]
1 1
.names chacha.x[3][12] chacha.q4.ai[12]
1 1
.names chacha.x[3][13] chacha.q4.ai[13]
1 1
.names chacha.x[3][14] chacha.q4.ai[14]
1 1
.names chacha.x[3][15] chacha.q4.ai[15]
1 1
.names chacha.x[3][16] chacha.q4.ai[16]
1 1
.names chacha.x[3][17] chacha.q4.ai[17]
1 1
.names chacha.x[3][18] chacha.q4.ai[18]
1 1
.names chacha.x[3][19] chacha.q4.ai[19]
1 1
.names chacha.x[3][20] chacha.q4.ai[20]
1 1
.names chacha.x[3][21] chacha.q4.ai[21]
1 1
.names chacha.x[3][22] chacha.q4.ai[22]
1 1
.names chacha.x[3][23] chacha.q4.ai[23]
1 1
.names chacha.x[3][24] chacha.q4.ai[24]
1 1
.names chacha.x[3][25] chacha.q4.ai[25]
1 1
.names chacha.x[3][26] chacha.q4.ai[26]
1 1
.names chacha.x[3][27] chacha.q4.ai[27]
1 1
.names chacha.x[3][28] chacha.q4.ai[28]
1 1
.names chacha.x[3][29] chacha.q4.ai[29]
1 1
.names chacha.x[3][30] chacha.q4.ai[30]
1 1
.names chacha.x[3][31] chacha.q4.ai[31]
1 1
.names $true chacha.start
1 1
.names chacha.x[10][0] chacha.x_final[10][24]
1 1
.names chacha.x[11][0] chacha.x_final[11][24]
1 1
.names chacha.x[11][1] chacha.x_final[11][25]
1 1
.names chacha.x[12][24] chacha.x_final[12][0]
1 1
.names chacha.x[12][25] chacha.x_final[12][1]
1 1
.names chacha.x[12][26] chacha.x_final[12][2]
1 1
.names chacha.x[12][27] chacha.x_final[12][3]
1 1
.names chacha.x[12][28] chacha.x_final[12][4]
1 1
.names chacha.x[12][29] chacha.x_final[12][5]
1 1
.names chacha.x[12][30] chacha.x_final[12][6]
1 1
.names chacha.x[12][31] chacha.x_final[12][7]
1 1
.names chacha.x[12][16] chacha.x_final[12][8]
1 1
.names chacha.x[12][17] chacha.x_final[12][9]
1 1
.names chacha.x[12][18] chacha.x_final[12][10]
1 1
.names chacha.x[12][19] chacha.x_final[12][11]
1 1
.names chacha.x[12][20] chacha.x_final[12][12]
1 1
.names chacha.x[12][21] chacha.x_final[12][13]
1 1
.names chacha.x[12][22] chacha.x_final[12][14]
1 1
.names chacha.x[12][23] chacha.x_final[12][15]
1 1
.names chacha.x[12][8] chacha.x_final[12][16]
1 1
.names chacha.x[12][9] chacha.x_final[12][17]
1 1
.names chacha.x[12][10] chacha.x_final[12][18]
1 1
.names chacha.x[12][11] chacha.x_final[12][19]
1 1
.names chacha.x[12][12] chacha.x_final[12][20]
1 1
.names chacha.x[12][13] chacha.x_final[12][21]
1 1
.names chacha.x[12][14] chacha.x_final[12][22]
1 1
.names chacha.x[12][15] chacha.x_final[12][23]
1 1
.names chacha.x[12][0] chacha.x_final[12][24]
1 1
.names chacha.x[12][1] chacha.x_final[12][25]
1 1
.names chacha.x[12][2] chacha.x_final[12][26]
1 1
.names chacha.x[12][3] chacha.x_final[12][27]
1 1
.names chacha.x[12][4] chacha.x_final[12][28]
1 1
.names chacha.x[12][5] chacha.x_final[12][29]
1 1
.names chacha.x[12][6] chacha.x_final[12][30]
1 1
.names chacha.x[12][7] chacha.x_final[12][31]
1 1
.names chacha.x[13][24] chacha.x_final[13][0]
1 1
.names chacha.x[13][25] chacha.x_final[13][1]
1 1
.names chacha.x[13][26] chacha.x_final[13][2]
1 1
.names chacha.x[13][27] chacha.x_final[13][3]
1 1
.names chacha.x[13][28] chacha.x_final[13][4]
1 1
.names chacha.x[13][29] chacha.x_final[13][5]
1 1
.names chacha.x[13][30] chacha.x_final[13][6]
1 1
.names chacha.x[13][31] chacha.x_final[13][7]
1 1
.names chacha.x[13][16] chacha.x_final[13][8]
1 1
.names chacha.x[13][17] chacha.x_final[13][9]
1 1
.names chacha.x[13][18] chacha.x_final[13][10]
1 1
.names chacha.x[13][19] chacha.x_final[13][11]
1 1
.names chacha.x[13][20] chacha.x_final[13][12]
1 1
.names chacha.x[13][21] chacha.x_final[13][13]
1 1
.names chacha.x[13][22] chacha.x_final[13][14]
1 1
.names chacha.x[13][23] chacha.x_final[13][15]
1 1
.names chacha.x[13][8] chacha.x_final[13][16]
1 1
.names chacha.x[13][9] chacha.x_final[13][17]
1 1
.names chacha.x[13][10] chacha.x_final[13][18]
1 1
.names chacha.x[13][11] chacha.x_final[13][19]
1 1
.names chacha.x[13][12] chacha.x_final[13][20]
1 1
.names chacha.x[13][13] chacha.x_final[13][21]
1 1
.names chacha.x[13][14] chacha.x_final[13][22]
1 1
.names chacha.x[13][15] chacha.x_final[13][23]
1 1
.names chacha.x[13][0] chacha.x_final[13][24]
1 1
.names chacha.x[13][1] chacha.x_final[13][25]
1 1
.names chacha.x[13][2] chacha.x_final[13][26]
1 1
.names chacha.x[13][3] chacha.x_final[13][27]
1 1
.names chacha.x[13][4] chacha.x_final[13][28]
1 1
.names chacha.x[13][5] chacha.x_final[13][29]
1 1
.names chacha.x[13][6] chacha.x_final[13][30]
1 1
.names chacha.x[13][7] chacha.x_final[13][31]
1 1
.names chacha.x[15][0] chacha.x_final[15][24]
1 1
.names chacha.x[15][1] chacha.x_final[15][25]
1 1
.names chacha.x[1][0] chacha.x_final[1][24]
1 1
.names chacha.x[2][0] chacha.x_final[2][24]
1 1
.names chacha.x[3][0] chacha.x_final[3][24]
1 1
.names chacha.x[3][1] chacha.x_final[3][25]
1 1
.names chacha.x[5][0] chacha.x_final[5][24]
1 1
.names chacha.x[6][0] chacha.x_final[6][24]
1 1
.names chacha.x[7][0] chacha.x_final[7][24]
1 1
.names chacha.x[7][1] chacha.x_final[7][25]
1 1
.names chacha.x[9][0] chacha.x_final[9][24]
1 1
.names $true chacha.x_init[0][0]
1 1
.names $false chacha.x_init[0][1]
1 1
.names $true chacha.x_init[0][2]
1 1
.names $false chacha.x_init[0][3]
1 1
.names $false chacha.x_init[0][4]
1 1
.names $true chacha.x_init[0][5]
1 1
.names $true chacha.x_init[0][6]
1 1
.names $false chacha.x_init[0][7]
1 1
.names $false chacha.x_init[0][8]
1 1
.names $false chacha.x_init[0][9]
1 1
.names $false chacha.x_init[0][10]
1 1
.names $true chacha.x_init[0][11]
1 1
.names $true chacha.x_init[0][12]
1 1
.names $true chacha.x_init[0][13]
1 1
.names $true chacha.x_init[0][14]
1 1
.names $false chacha.x_init[0][15]
1 1
.names $false chacha.x_init[0][16]
1 1
.names $false chacha.x_init[0][17]
1 1
.names $false chacha.x_init[0][18]
1 1
.names $false chacha.x_init[0][19]
1 1
.names $true chacha.x_init[0][20]
1 1
.names $true chacha.x_init[0][21]
1 1
.names $true chacha.x_init[0][22]
1 1
.names $false chacha.x_init[0][23]
1 1
.names $true chacha.x_init[0][24]
1 1
.names $false chacha.x_init[0][25]
1 1
.names $false chacha.x_init[0][26]
1 1
.names $false chacha.x_init[0][27]
1 1
.names $false chacha.x_init[0][28]
1 1
.names $true chacha.x_init[0][29]
1 1
.names $true chacha.x_init[0][30]
1 1
.names $false chacha.x_init[0][31]
1 1
.names $false chacha.x_init[10][0]
1 1
.names $true chacha.x_init[10][1]
1 1
.names $false chacha.x_init[10][2]
1 1
.names $false chacha.x_init[10][3]
1 1
.names $true chacha.x_init[10][4]
1 1
.names $true chacha.x_init[10][5]
1 1
.names $false chacha.x_init[10][6]
1 1
.names $false chacha.x_init[10][7]
1 1
.names $true chacha.x_init[10][8]
1 1
.names $false chacha.x_init[10][9]
1 1
.names $true chacha.x_init[10][10]
1 1
.names $true chacha.x_init[10][11]
1 1
.names $false chacha.x_init[10][12]
1 1
.names $true chacha.x_init[10][13]
1 1
.names $false chacha.x_init[10][14]
1 1
.names $false chacha.x_init[10][15]
1 1
.names $false chacha.x_init[10][16]
1 1
.names $true chacha.x_init[10][17]
1 1
.names $false chacha.x_init[10][18]
1 1
.names $false chacha.x_init[10][19]
1 1
.names $false chacha.x_init[10][20]
1 1
.names $true chacha.x_init[10][21]
1 1
.names $true chacha.x_init[10][22]
1 1
.names $false chacha.x_init[10][23]
1 1
.names $true chacha.x_init[10][24]
1 1
.names $false chacha.x_init[10][25]
1 1
.names $false chacha.x_init[10][26]
1 1
.names $true chacha.x_init[10][27]
1 1
.names $true chacha.x_init[10][28]
1 1
.names $true chacha.x_init[10][29]
1 1
.names $true chacha.x_init[10][30]
1 1
.names $false chacha.x_init[10][31]
1 1
.names $false chacha.x_init[11][0]
1 1
.names $false chacha.x_init[11][1]
1 1
.names $true chacha.x_init[11][2]
1 1
.names $false chacha.x_init[11][3]
1 1
.names $true chacha.x_init[11][4]
1 1
.names $true chacha.x_init[11][5]
1 1
.names $true chacha.x_init[11][6]
1 1
.names $false chacha.x_init[11][7]
1 1
.names $true chacha.x_init[11][8]
1 1
.names $false chacha.x_init[11][9]
1 1
.names $true chacha.x_init[11][10]
1 1
.names $false chacha.x_init[11][11]
1 1
.names $false chacha.x_init[11][12]
1 1
.names $true chacha.x_init[11][13]
1 1
.names $true chacha.x_init[11][14]
1 1
.names $false chacha.x_init[11][15]
1 1
.names $false chacha.x_init[11][16]
1 1
.names $false chacha.x_init[11][17]
1 1
.names $false chacha.x_init[11][18]
1 1
.names $false chacha.x_init[11][19]
1 1
.names $false chacha.x_init[11][20]
1 1
.names $true chacha.x_init[11][21]
1 1
.names $false chacha.x_init[11][22]
1 1
.names $false chacha.x_init[11][23]
1 1
.names $true chacha.x_init[11][24]
1 1
.names $true chacha.x_init[11][25]
1 1
.names $false chacha.x_init[11][26]
1 1
.names $true chacha.x_init[11][27]
1 1
.names $false chacha.x_init[11][28]
1 1
.names $true chacha.x_init[11][29]
1 1
.names $true chacha.x_init[11][30]
1 1
.names $false chacha.x_init[11][31]
1 1
.names $false chacha.x_init[12][0]
1 1
.names $false chacha.x_init[12][1]
1 1
.names $false chacha.x_init[12][2]
1 1
.names $false chacha.x_init[12][3]
1 1
.names $false chacha.x_init[12][4]
1 1
.names $false chacha.x_init[12][5]
1 1
.names $false chacha.x_init[12][6]
1 1
.names $false chacha.x_init[12][7]
1 1
.names $false chacha.x_init[12][8]
1 1
.names $false chacha.x_init[12][9]
1 1
.names $false chacha.x_init[12][10]
1 1
.names $false chacha.x_init[12][11]
1 1
.names $false chacha.x_init[12][12]
1 1
.names $false chacha.x_init[12][13]
1 1
.names $false chacha.x_init[12][14]
1 1
.names $false chacha.x_init[12][15]
1 1
.names $false chacha.x_init[12][16]
1 1
.names $false chacha.x_init[12][17]
1 1
.names $false chacha.x_init[12][18]
1 1
.names $false chacha.x_init[12][19]
1 1
.names $false chacha.x_init[12][20]
1 1
.names $false chacha.x_init[12][21]
1 1
.names $false chacha.x_init[12][22]
1 1
.names $false chacha.x_init[12][23]
1 1
.names $false chacha.x_init[12][24]
1 1
.names $false chacha.x_init[12][25]
1 1
.names $false chacha.x_init[12][26]
1 1
.names $false chacha.x_init[12][27]
1 1
.names $false chacha.x_init[12][28]
1 1
.names $false chacha.x_init[12][29]
1 1
.names $false chacha.x_init[12][30]
1 1
.names $false chacha.x_init[12][31]
1 1
.names $false chacha.x_init[13][0]
1 1
.names $false chacha.x_init[13][1]
1 1
.names $false chacha.x_init[13][2]
1 1
.names $false chacha.x_init[13][3]
1 1
.names $false chacha.x_init[13][4]
1 1
.names $false chacha.x_init[13][5]
1 1
.names $false chacha.x_init[13][6]
1 1
.names $false chacha.x_init[13][7]
1 1
.names $false chacha.x_init[13][8]
1 1
.names $false chacha.x_init[13][9]
1 1
.names $false chacha.x_init[13][10]
1 1
.names $false chacha.x_init[13][11]
1 1
.names $false chacha.x_init[13][12]
1 1
.names $false chacha.x_init[13][13]
1 1
.names $false chacha.x_init[13][14]
1 1
.names $false chacha.x_init[13][15]
1 1
.names $false chacha.x_init[13][16]
1 1
.names $false chacha.x_init[13][17]
1 1
.names $false chacha.x_init[13][18]
1 1
.names $false chacha.x_init[13][19]
1 1
.names $false chacha.x_init[13][20]
1 1
.names $false chacha.x_init[13][21]
1 1
.names $false chacha.x_init[13][22]
1 1
.names $false chacha.x_init[13][23]
1 1
.names $false chacha.x_init[13][24]
1 1
.names $false chacha.x_init[13][25]
1 1
.names $false chacha.x_init[13][26]
1 1
.names $false chacha.x_init[13][27]
1 1
.names $false chacha.x_init[13][28]
1 1
.names $false chacha.x_init[13][29]
1 1
.names $false chacha.x_init[13][30]
1 1
.names $false chacha.x_init[13][31]
1 1
.names $true chacha.x_init[14][0]
1 1
.names $false chacha.x_init[14][1]
1 1
.names $true chacha.x_init[14][2]
1 1
.names $false chacha.x_init[14][3]
1 1
.names $false chacha.x_init[14][4]
1 1
.names $true chacha.x_init[14][5]
1 1
.names $true chacha.x_init[14][6]
1 1
.names $false chacha.x_init[14][7]
1 1
.names $false chacha.x_init[14][8]
1 1
.names $false chacha.x_init[14][9]
1 1
.names $false chacha.x_init[14][10]
1 1
.names $true chacha.x_init[14][11]
1 1
.names $true chacha.x_init[14][12]
1 1
.names $true chacha.x_init[14][13]
1 1
.names $true chacha.x_init[14][14]
1 1
.names $false chacha.x_init[14][15]
1 1
.names $false chacha.x_init[14][16]
1 1
.names $false chacha.x_init[14][17]
1 1
.names $false chacha.x_init[14][18]
1 1
.names $false chacha.x_init[14][19]
1 1
.names $true chacha.x_init[14][20]
1 1
.names $true chacha.x_init[14][21]
1 1
.names $true chacha.x_init[14][22]
1 1
.names $false chacha.x_init[14][23]
1 1
.names $true chacha.x_init[14][24]
1 1
.names $false chacha.x_init[14][25]
1 1
.names $false chacha.x_init[14][26]
1 1
.names $false chacha.x_init[14][27]
1 1
.names $false chacha.x_init[14][28]
1 1
.names $true chacha.x_init[14][29]
1 1
.names $true chacha.x_init[14][30]
1 1
.names $false chacha.x_init[14][31]
1 1
.names $false chacha.x_init[15][0]
1 1
.names $false chacha.x_init[15][1]
1 1
.names $true chacha.x_init[15][2]
1 1
.names $false chacha.x_init[15][3]
1 1
.names $false chacha.x_init[15][4]
1 1
.names $true chacha.x_init[15][5]
1 1
.names $true chacha.x_init[15][6]
1 1
.names $false chacha.x_init[15][7]
1 1
.names $true chacha.x_init[15][8]
1 1
.names $false chacha.x_init[15][9]
1 1
.names $false chacha.x_init[15][10]
1 1
.names $false chacha.x_init[15][11]
1 1
.names $true chacha.x_init[15][12]
1 1
.names $true chacha.x_init[15][13]
1 1
.names $false chacha.x_init[15][14]
1 1
.names $false chacha.x_init[15][15]
1 1
.names $false chacha.x_init[15][16]
1 1
.names $false chacha.x_init[15][17]
1 1
.names $false chacha.x_init[15][18]
1 1
.names $true chacha.x_init[15][19]
1 1
.names $false chacha.x_init[15][20]
1 1
.names $true chacha.x_init[15][21]
1 1
.names $false chacha.x_init[15][22]
1 1
.names $false chacha.x_init[15][23]
1 1
.names $true chacha.x_init[15][24]
1 1
.names $true chacha.x_init[15][25]
1 1
.names $true chacha.x_init[15][26]
1 1
.names $false chacha.x_init[15][27]
1 1
.names $false chacha.x_init[15][28]
1 1
.names $false chacha.x_init[15][29]
1 1
.names $false chacha.x_init[15][30]
1 1
.names $true chacha.x_init[15][31]
1 1
.names $false chacha.x_init[1][0]
1 1
.names $true chacha.x_init[1][1]
1 1
.names $true chacha.x_init[1][2]
1 1
.names $true chacha.x_init[1][3]
1 1
.names $false chacha.x_init[1][4]
1 1
.names $true chacha.x_init[1][5]
1 1
.names $true chacha.x_init[1][6]
1 1
.names $false chacha.x_init[1][7]
1 1
.names $false chacha.x_init[1][8]
1 1
.names $false chacha.x_init[1][9]
1 1
.names $true chacha.x_init[1][10]
1 1
.names $false chacha.x_init[1][11]
1 1
.names $false chacha.x_init[1][12]
1 1
.names $true chacha.x_init[1][13]
1 1
.names $true chacha.x_init[1][14]
1 1
.names $false chacha.x_init[1][15]
1 1
.names $false chacha.x_init[1][16]
1 1
.names $false chacha.x_init[1][17]
1 1
.names $false chacha.x_init[1][18]
1 1
.names $false chacha.x_init[1][19]
1 1
.names $false chacha.x_init[1][20]
1 1
.names $true chacha.x_init[1][21]
1 1
.names $false chacha.x_init[1][22]
1 1
.names $false chacha.x_init[1][23]
1 1
.names $true chacha.x_init[1][24]
1 1
.names $true chacha.x_init[1][25]
1 1
.names $false chacha.x_init[1][26]
1 1
.names $false chacha.x_init[1][27]
1 1
.names $true chacha.x_init[1][28]
1 1
.names $true chacha.x_init[1][29]
1 1
.names $false chacha.x_init[1][30]
1 1
.names $false chacha.x_init[1][31]
1 1
.names $false chacha.x_init[2][0]
1 1
.names $true chacha.x_init[2][1]
1 1
.names $false chacha.x_init[2][2]
1 1
.names $false chacha.x_init[2][3]
1 1
.names $true chacha.x_init[2][4]
1 1
.names $true chacha.x_init[2][5]
1 1
.names $false chacha.x_init[2][6]
1 1
.names $false chacha.x_init[2][7]
1 1
.names $true chacha.x_init[2][8]
1 1
.names $false chacha.x_init[2][9]
1 1
.names $true chacha.x_init[2][10]
1 1
.names $true chacha.x_init[2][11]
1 1
.names $false chacha.x_init[2][12]
1 1
.names $true chacha.x_init[2][13]
1 1
.names $false chacha.x_init[2][14]
1 1
.names $false chacha.x_init[2][15]
1 1
.names $false chacha.x_init[2][16]
1 1
.names $true chacha.x_init[2][17]
1 1
.names $false chacha.x_init[2][18]
1 1
.names $false chacha.x_init[2][19]
1 1
.names $false chacha.x_init[2][20]
1 1
.names $true chacha.x_init[2][21]
1 1
.names $true chacha.x_init[2][22]
1 1
.names $false chacha.x_init[2][23]
1 1
.names $true chacha.x_init[2][24]
1 1
.names $false chacha.x_init[2][25]
1 1
.names $false chacha.x_init[2][26]
1 1
.names $true chacha.x_init[2][27]
1 1
.names $true chacha.x_init[2][28]
1 1
.names $true chacha.x_init[2][29]
1 1
.names $true chacha.x_init[2][30]
1 1
.names $false chacha.x_init[2][31]
1 1
.names $false chacha.x_init[3][0]
1 1
.names $false chacha.x_init[3][1]
1 1
.names $true chacha.x_init[3][2]
1 1
.names $false chacha.x_init[3][3]
1 1
.names $true chacha.x_init[3][4]
1 1
.names $true chacha.x_init[3][5]
1 1
.names $true chacha.x_init[3][6]
1 1
.names $false chacha.x_init[3][7]
1 1
.names $true chacha.x_init[3][8]
1 1
.names $false chacha.x_init[3][9]
1 1
.names $true chacha.x_init[3][10]
1 1
.names $false chacha.x_init[3][11]
1 1
.names $false chacha.x_init[3][12]
1 1
.names $true chacha.x_init[3][13]
1 1
.names $true chacha.x_init[3][14]
1 1
.names $false chacha.x_init[3][15]
1 1
.names $false chacha.x_init[3][16]
1 1
.names $false chacha.x_init[3][17]
1 1
.names $false chacha.x_init[3][18]
1 1
.names $false chacha.x_init[3][19]
1 1
.names $false chacha.x_init[3][20]
1 1
.names $true chacha.x_init[3][21]
1 1
.names $false chacha.x_init[3][22]
1 1
.names $false chacha.x_init[3][23]
1 1
.names $true chacha.x_init[3][24]
1 1
.names $true chacha.x_init[3][25]
1 1
.names $false chacha.x_init[3][26]
1 1
.names $true chacha.x_init[3][27]
1 1
.names $false chacha.x_init[3][28]
1 1
.names $true chacha.x_init[3][29]
1 1
.names $true chacha.x_init[3][30]
1 1
.names $false chacha.x_init[3][31]
1 1
.names $true chacha.x_init[4][0]
1 1
.names $false chacha.x_init[4][1]
1 1
.names $true chacha.x_init[4][2]
1 1
.names $false chacha.x_init[4][3]
1 1
.names $false chacha.x_init[4][4]
1 1
.names $true chacha.x_init[4][5]
1 1
.names $true chacha.x_init[4][6]
1 1
.names $false chacha.x_init[4][7]
1 1
.names $false chacha.x_init[4][8]
1 1
.names $false chacha.x_init[4][9]
1 1
.names $false chacha.x_init[4][10]
1 1
.names $true chacha.x_init[4][11]
1 1
.names $true chacha.x_init[4][12]
1 1
.names $true chacha.x_init[4][13]
1 1
.names $true chacha.x_init[4][14]
1 1
.names $false chacha.x_init[4][15]
1 1
.names $false chacha.x_init[4][16]
1 1
.names $false chacha.x_init[4][17]
1 1
.names $false chacha.x_init[4][18]
1 1
.names $false chacha.x_init[4][19]
1 1
.names $true chacha.x_init[4][20]
1 1
.names $true chacha.x_init[4][21]
1 1
.names $true chacha.x_init[4][22]
1 1
.names $false chacha.x_init[4][23]
1 1
.names $true chacha.x_init[4][24]
1 1
.names $false chacha.x_init[4][25]
1 1
.names $false chacha.x_init[4][26]
1 1
.names $false chacha.x_init[4][27]
1 1
.names $false chacha.x_init[4][28]
1 1
.names $true chacha.x_init[4][29]
1 1
.names $true chacha.x_init[4][30]
1 1
.names $false chacha.x_init[4][31]
1 1
.names $false chacha.x_init[5][0]
1 1
.names $true chacha.x_init[5][1]
1 1
.names $true chacha.x_init[5][2]
1 1
.names $true chacha.x_init[5][3]
1 1
.names $false chacha.x_init[5][4]
1 1
.names $true chacha.x_init[5][5]
1 1
.names $true chacha.x_init[5][6]
1 1
.names $false chacha.x_init[5][7]
1 1
.names $false chacha.x_init[5][8]
1 1
.names $false chacha.x_init[5][9]
1 1
.names $true chacha.x_init[5][10]
1 1
.names $false chacha.x_init[5][11]
1 1
.names $false chacha.x_init[5][12]
1 1
.names $true chacha.x_init[5][13]
1 1
.names $true chacha.x_init[5][14]
1 1
.names $false chacha.x_init[5][15]
1 1
.names $false chacha.x_init[5][16]
1 1
.names $false chacha.x_init[5][17]
1 1
.names $false chacha.x_init[5][18]
1 1
.names $false chacha.x_init[5][19]
1 1
.names $false chacha.x_init[5][20]
1 1
.names $true chacha.x_init[5][21]
1 1
.names $false chacha.x_init[5][22]
1 1
.names $false chacha.x_init[5][23]
1 1
.names $true chacha.x_init[5][24]
1 1
.names $true chacha.x_init[5][25]
1 1
.names $false chacha.x_init[5][26]
1 1
.names $false chacha.x_init[5][27]
1 1
.names $true chacha.x_init[5][28]
1 1
.names $true chacha.x_init[5][29]
1 1
.names $false chacha.x_init[5][30]
1 1
.names $false chacha.x_init[5][31]
1 1
.names $false chacha.x_init[6][0]
1 1
.names $true chacha.x_init[6][1]
1 1
.names $false chacha.x_init[6][2]
1 1
.names $false chacha.x_init[6][3]
1 1
.names $true chacha.x_init[6][4]
1 1
.names $true chacha.x_init[6][5]
1 1
.names $false chacha.x_init[6][6]
1 1
.names $false chacha.x_init[6][7]
1 1
.names $true chacha.x_init[6][8]
1 1
.names $false chacha.x_init[6][9]
1 1
.names $true chacha.x_init[6][10]
1 1
.names $true chacha.x_init[6][11]
1 1
.names $false chacha.x_init[6][12]
1 1
.names $true chacha.x_init[6][13]
1 1
.names $false chacha.x_init[6][14]
1 1
.names $false chacha.x_init[6][15]
1 1
.names $false chacha.x_init[6][16]
1 1
.names $true chacha.x_init[6][17]
1 1
.names $false chacha.x_init[6][18]
1 1
.names $false chacha.x_init[6][19]
1 1
.names $false chacha.x_init[6][20]
1 1
.names $true chacha.x_init[6][21]
1 1
.names $true chacha.x_init[6][22]
1 1
.names $false chacha.x_init[6][23]
1 1
.names $true chacha.x_init[6][24]
1 1
.names $false chacha.x_init[6][25]
1 1
.names $false chacha.x_init[6][26]
1 1
.names $true chacha.x_init[6][27]
1 1
.names $true chacha.x_init[6][28]
1 1
.names $true chacha.x_init[6][29]
1 1
.names $true chacha.x_init[6][30]
1 1
.names $false chacha.x_init[6][31]
1 1
.names $false chacha.x_init[7][0]
1 1
.names $false chacha.x_init[7][1]
1 1
.names $true chacha.x_init[7][2]
1 1
.names $false chacha.x_init[7][3]
1 1
.names $true chacha.x_init[7][4]
1 1
.names $true chacha.x_init[7][5]
1 1
.names $true chacha.x_init[7][6]
1 1
.names $false chacha.x_init[7][7]
1 1
.names $true chacha.x_init[7][8]
1 1
.names $false chacha.x_init[7][9]
1 1
.names $true chacha.x_init[7][10]
1 1
.names $false chacha.x_init[7][11]
1 1
.names $false chacha.x_init[7][12]
1 1
.names $true chacha.x_init[7][13]
1 1
.names $true chacha.x_init[7][14]
1 1
.names $false chacha.x_init[7][15]
1 1
.names $false chacha.x_init[7][16]
1 1
.names $false chacha.x_init[7][17]
1 1
.names $false chacha.x_init[7][18]
1 1
.names $false chacha.x_init[7][19]
1 1
.names $false chacha.x_init[7][20]
1 1
.names $true chacha.x_init[7][21]
1 1
.names $false chacha.x_init[7][22]
1 1
.names $false chacha.x_init[7][23]
1 1
.names $true chacha.x_init[7][24]
1 1
.names $true chacha.x_init[7][25]
1 1
.names $false chacha.x_init[7][26]
1 1
.names $true chacha.x_init[7][27]
1 1
.names $false chacha.x_init[7][28]
1 1
.names $true chacha.x_init[7][29]
1 1
.names $true chacha.x_init[7][30]
1 1
.names $false chacha.x_init[7][31]
1 1
.names $true chacha.x_init[8][0]
1 1
.names $false chacha.x_init[8][1]
1 1
.names $true chacha.x_init[8][2]
1 1
.names $false chacha.x_init[8][3]
1 1
.names $false chacha.x_init[8][4]
1 1
.names $true chacha.x_init[8][5]
1 1
.names $true chacha.x_init[8][6]
1 1
.names $false chacha.x_init[8][7]
1 1
.names $false chacha.x_init[8][8]
1 1
.names $false chacha.x_init[8][9]
1 1
.names $false chacha.x_init[8][10]
1 1
.names $true chacha.x_init[8][11]
1 1
.names $true chacha.x_init[8][12]
1 1
.names $true chacha.x_init[8][13]
1 1
.names $true chacha.x_init[8][14]
1 1
.names $false chacha.x_init[8][15]
1 1
.names $false chacha.x_init[8][16]
1 1
.names $false chacha.x_init[8][17]
1 1
.names $false chacha.x_init[8][18]
1 1
.names $false chacha.x_init[8][19]
1 1
.names $true chacha.x_init[8][20]
1 1
.names $true chacha.x_init[8][21]
1 1
.names $true chacha.x_init[8][22]
1 1
.names $false chacha.x_init[8][23]
1 1
.names $true chacha.x_init[8][24]
1 1
.names $false chacha.x_init[8][25]
1 1
.names $false chacha.x_init[8][26]
1 1
.names $false chacha.x_init[8][27]
1 1
.names $false chacha.x_init[8][28]
1 1
.names $true chacha.x_init[8][29]
1 1
.names $true chacha.x_init[8][30]
1 1
.names $false chacha.x_init[8][31]
1 1
.names $false chacha.x_init[9][0]
1 1
.names $true chacha.x_init[9][1]
1 1
.names $true chacha.x_init[9][2]
1 1
.names $true chacha.x_init[9][3]
1 1
.names $false chacha.x_init[9][4]
1 1
.names $true chacha.x_init[9][5]
1 1
.names $true chacha.x_init[9][6]
1 1
.names $false chacha.x_init[9][7]
1 1
.names $false chacha.x_init[9][8]
1 1
.names $false chacha.x_init[9][9]
1 1
.names $true chacha.x_init[9][10]
1 1
.names $false chacha.x_init[9][11]
1 1
.names $false chacha.x_init[9][12]
1 1
.names $true chacha.x_init[9][13]
1 1
.names $true chacha.x_init[9][14]
1 1
.names $false chacha.x_init[9][15]
1 1
.names $false chacha.x_init[9][16]
1 1
.names $false chacha.x_init[9][17]
1 1
.names $false chacha.x_init[9][18]
1 1
.names $false chacha.x_init[9][19]
1 1
.names $false chacha.x_init[9][20]
1 1
.names $true chacha.x_init[9][21]
1 1
.names $false chacha.x_init[9][22]
1 1
.names $false chacha.x_init[9][23]
1 1
.names $true chacha.x_init[9][24]
1 1
.names $true chacha.x_init[9][25]
1 1
.names $false chacha.x_init[9][26]
1 1
.names $false chacha.x_init[9][27]
1 1
.names $true chacha.x_init[9][28]
1 1
.names $true chacha.x_init[9][29]
1 1
.names $false chacha.x_init[9][30]
1 1
.names $false chacha.x_init[9][31]
1 1
.names chacha.done chachaDone
1 1
.names $false chachaIndex[0]
1 1
.names $false chachaIndex[1]
1 1
.names $false chachaIndex[2]
1 1
.names $false chachaIndex[3]
1 1
.names $false chachaIndex[4]
1 1
.names $false chachaIndex[5]
1 1
.names $false chachaIndex[6]
1 1
.names $false chachaIndex[7]
1 1
.names $false chachaIndex[8]
1 1
.names $false chachaIndex[9]
1 1
.names $false chachaIndex[10]
1 1
.names $false chachaIndex[11]
1 1
.names $false chachaIndex[12]
1 1
.names $false chachaIndex[13]
1 1
.names $false chachaIndex[14]
1 1
.names $false chachaIndex[15]
1 1
.names $false chachaIndex[16]
1 1
.names $false chachaIndex[17]
1 1
.names $false chachaIndex[18]
1 1
.names $false chachaIndex[19]
1 1
.names $false chachaIndex[20]
1 1
.names $false chachaIndex[21]
1 1
.names $false chachaIndex[22]
1 1
.names $false chachaIndex[23]
1 1
.names $false chachaIndex[24]
1 1
.names $false chachaIndex[25]
1 1
.names $false chachaIndex[26]
1 1
.names $false chachaIndex[27]
1 1
.names $false chachaIndex[28]
1 1
.names $false chachaIndex[29]
1 1
.names $false chachaIndex[30]
1 1
.names $false chachaIndex[31]
1 1
.names $false chachaIndex[32]
1 1
.names $false chachaIndex[33]
1 1
.names $false chachaIndex[34]
1 1
.names $false chachaIndex[35]
1 1
.names $false chachaIndex[36]
1 1
.names $false chachaIndex[37]
1 1
.names $false chachaIndex[38]
1 1
.names $false chachaIndex[39]
1 1
.names $false chachaIndex[40]
1 1
.names $false chachaIndex[41]
1 1
.names $false chachaIndex[42]
1 1
.names $false chachaIndex[43]
1 1
.names $false chachaIndex[44]
1 1
.names $false chachaIndex[45]
1 1
.names $false chachaIndex[46]
1 1
.names $false chachaIndex[47]
1 1
.names $false chachaIndex[48]
1 1
.names $false chachaIndex[49]
1 1
.names $false chachaIndex[50]
1 1
.names $false chachaIndex[51]
1 1
.names $false chachaIndex[52]
1 1
.names $false chachaIndex[53]
1 1
.names $false chachaIndex[54]
1 1
.names $false chachaIndex[55]
1 1
.names $false chachaIndex[56]
1 1
.names $false chachaIndex[57]
1 1
.names $false chachaIndex[58]
1 1
.names $false chachaIndex[59]
1 1
.names $false chachaIndex[60]
1 1
.names $false chachaIndex[61]
1 1
.names $false chachaIndex[62]
1 1
.names $false chachaIndex[63]
1 1
.names $true chachaKey[0]
1 1
.names $true chachaKey[1]
1 1
.names $false chachaKey[2]
1 1
.names $true chachaKey[3]
1 1
.names $false chachaKey[4]
1 1
.names $true chachaKey[5]
1 1
.names $true chachaKey[6]
1 1
.names $false chachaKey[7]
1 1
.names $false chachaKey[8]
1 1
.names $false chachaKey[9]
1 1
.names $false chachaKey[10]
1 1
.names $false chachaKey[11]
1 1
.names $false chachaKey[12]
1 1
.names $true chachaKey[13]
1 1
.names $false chachaKey[14]
1 1
.names $false chachaKey[15]
1 1
.names $true chachaKey[16]
1 1
.names $false chachaKey[17]
1 1
.names $true chachaKey[18]
1 1
.names $false chachaKey[19]
1 1
.names $false chachaKey[20]
1 1
.names $true chachaKey[21]
1 1
.names $true chachaKey[22]
1 1
.names $false chachaKey[23]
1 1
.names $false chachaKey[24]
1 1
.names $false chachaKey[25]
1 1
.names $true chachaKey[26]
1 1
.names $false chachaKey[27]
1 1
.names $true chachaKey[28]
1 1
.names $true chachaKey[29]
1 1
.names $true chachaKey[30]
1 1
.names $false chachaKey[31]
1 1
.names $true chachaKey[32]
1 1
.names $false chachaKey[33]
1 1
.names $false chachaKey[34]
1 1
.names $true chachaKey[35]
1 1
.names $true chachaKey[36]
1 1
.names $true chachaKey[37]
1 1
.names $true chachaKey[38]
1 1
.names $false chachaKey[39]
1 1
.names $false chachaKey[40]
1 1
.names $true chachaKey[41]
1 1
.names $false chachaKey[42]
1 1
.names $false chachaKey[43]
1 1
.names $false chachaKey[44]
1 1
.names $true chachaKey[45]
1 1
.names $true chachaKey[46]
1 1
.names $false chachaKey[47]
1 1
.names $true chachaKey[48]
1 1
.names $false chachaKey[49]
1 1
.names $true chachaKey[50]
1 1
.names $true chachaKey[51]
1 1
.names $false chachaKey[52]
1 1
.names $true chachaKey[53]
1 1
.names $false chachaKey[54]
1 1
.names $false chachaKey[55]
1 1
.names $false chachaKey[56]
1 1
.names $true chachaKey[57]
1 1
.names $false chachaKey[58]
1 1
.names $false chachaKey[59]
1 1
.names $true chachaKey[60]
1 1
.names $true chachaKey[61]
1 1
.names $false chachaKey[62]
1 1
.names $false chachaKey[63]
1 1
.names $true chachaKey[64]
1 1
.names $true chachaKey[65]
1 1
.names $false chachaKey[66]
1 1
.names $false chachaKey[67]
1 1
.names $true chachaKey[68]
1 1
.names $true chachaKey[69]
1 1
.names $false chachaKey[70]
1 1
.names $false chachaKey[71]
1 1
.names $false chachaKey[72]
1 1
.names $false chachaKey[73]
1 1
.names $false chachaKey[74]
1 1
.names $false chachaKey[75]
1 1
.names $false chachaKey[76]
1 1
.names $true chachaKey[77]
1 1
.names $false chachaKey[78]
1 1
.names $false chachaKey[79]
1 1
.names $false chachaKey[80]
1 1
.names $false chachaKey[81]
1 1
.names $true chachaKey[82]
1 1
.names $false chachaKey[83]
1 1
.names $false chachaKey[84]
1 1
.names $true chachaKey[85]
1 1
.names $true chachaKey[86]
1 1
.names $false chachaKey[87]
1 1
.names $false chachaKey[88]
1 1
.names $true chachaKey[89]
1 1
.names $true chachaKey[90]
1 1
.names $true chachaKey[91]
1 1
.names $false chachaKey[92]
1 1
.names $true chachaKey[93]
1 1
.names $true chachaKey[94]
1 1
.names $false chachaKey[95]
1 1
.names $true chachaKey[96]
1 1
.names $false chachaKey[97]
1 1
.names $false chachaKey[98]
1 1
.names $false chachaKey[99]
1 1
.names $false chachaKey[100]
1 1
.names $true chachaKey[101]
1 1
.names $true chachaKey[102]
1 1
.names $false chachaKey[103]
1 1
.names $false chachaKey[104]
1 1
.names $false chachaKey[105]
1 1
.names $false chachaKey[106]
1 1
.names $false chachaKey[107]
1 1
.names $true chachaKey[108]
1 1
.names $true chachaKey[109]
1 1
.names $true chachaKey[110]
1 1
.names $false chachaKey[111]
1 1
.names $false chachaKey[112]
1 1
.names $false chachaKey[113]
1 1
.names $false chachaKey[114]
1 1
.names $true chachaKey[115]
1 1
.names $true chachaKey[116]
1 1
.names $true chachaKey[117]
1 1
.names $true chachaKey[118]
1 1
.names $false chachaKey[119]
1 1
.names $true chachaKey[120]
1 1
.names $false chachaKey[121]
1 1
.names $true chachaKey[122]
1 1
.names $false chachaKey[123]
1 1
.names $false chachaKey[124]
1 1
.names $true chachaKey[125]
1 1
.names $true chachaKey[126]
1 1
.names $false chachaKey[127]
1 1
.names $true chachaKey[128]
1 1
.names $true chachaKey[129]
1 1
.names $false chachaKey[130]
1 1
.names $true chachaKey[131]
1 1
.names $false chachaKey[132]
1 1
.names $true chachaKey[133]
1 1
.names $true chachaKey[134]
1 1
.names $false chachaKey[135]
1 1
.names $false chachaKey[136]
1 1
.names $false chachaKey[137]
1 1
.names $false chachaKey[138]
1 1
.names $false chachaKey[139]
1 1
.names $false chachaKey[140]
1 1
.names $true chachaKey[141]
1 1
.names $false chachaKey[142]
1 1
.names $false chachaKey[143]
1 1
.names $true chachaKey[144]
1 1
.names $false chachaKey[145]
1 1
.names $true chachaKey[146]
1 1
.names $false chachaKey[147]
1 1
.names $false chachaKey[148]
1 1
.names $true chachaKey[149]
1 1
.names $true chachaKey[150]
1 1
.names $false chachaKey[151]
1 1
.names $false chachaKey[152]
1 1
.names $false chachaKey[153]
1 1
.names $true chachaKey[154]
1 1
.names $false chachaKey[155]
1 1
.names $true chachaKey[156]
1 1
.names $true chachaKey[157]
1 1
.names $true chachaKey[158]
1 1
.names $false chachaKey[159]
1 1
.names $true chachaKey[160]
1 1
.names $false chachaKey[161]
1 1
.names $false chachaKey[162]
1 1
.names $true chachaKey[163]
1 1
.names $true chachaKey[164]
1 1
.names $true chachaKey[165]
1 1
.names $true chachaKey[166]
1 1
.names $false chachaKey[167]
1 1
.names $false chachaKey[168]
1 1
.names $true chachaKey[169]
1 1
.names $false chachaKey[170]
1 1
.names $false chachaKey[171]
1 1
.names $false chachaKey[172]
1 1
.names $true chachaKey[173]
1 1
.names $true chachaKey[174]
1 1
.names $false chachaKey[175]
1 1
.names $true chachaKey[176]
1 1
.names $false chachaKey[177]
1 1
.names $true chachaKey[178]
1 1
.names $true chachaKey[179]
1 1
.names $false chachaKey[180]
1 1
.names $true chachaKey[181]
1 1
.names $false chachaKey[182]
1 1
.names $false chachaKey[183]
1 1
.names $false chachaKey[184]
1 1
.names $true chachaKey[185]
1 1
.names $false chachaKey[186]
1 1
.names $false chachaKey[187]
1 1
.names $true chachaKey[188]
1 1
.names $true chachaKey[189]
1 1
.names $false chachaKey[190]
1 1
.names $false chachaKey[191]
1 1
.names $true chachaKey[192]
1 1
.names $true chachaKey[193]
1 1
.names $false chachaKey[194]
1 1
.names $false chachaKey[195]
1 1
.names $true chachaKey[196]
1 1
.names $true chachaKey[197]
1 1
.names $false chachaKey[198]
1 1
.names $false chachaKey[199]
1 1
.names $false chachaKey[200]
1 1
.names $false chachaKey[201]
1 1
.names $false chachaKey[202]
1 1
.names $false chachaKey[203]
1 1
.names $false chachaKey[204]
1 1
.names $true chachaKey[205]
1 1
.names $false chachaKey[206]
1 1
.names $false chachaKey[207]
1 1
.names $false chachaKey[208]
1 1
.names $false chachaKey[209]
1 1
.names $true chachaKey[210]
1 1
.names $false chachaKey[211]
1 1
.names $false chachaKey[212]
1 1
.names $true chachaKey[213]
1 1
.names $true chachaKey[214]
1 1
.names $false chachaKey[215]
1 1
.names $false chachaKey[216]
1 1
.names $true chachaKey[217]
1 1
.names $true chachaKey[218]
1 1
.names $true chachaKey[219]
1 1
.names $false chachaKey[220]
1 1
.names $true chachaKey[221]
1 1
.names $true chachaKey[222]
1 1
.names $false chachaKey[223]
1 1
.names $true chachaKey[224]
1 1
.names $false chachaKey[225]
1 1
.names $false chachaKey[226]
1 1
.names $false chachaKey[227]
1 1
.names $false chachaKey[228]
1 1
.names $true chachaKey[229]
1 1
.names $true chachaKey[230]
1 1
.names $false chachaKey[231]
1 1
.names $false chachaKey[232]
1 1
.names $false chachaKey[233]
1 1
.names $false chachaKey[234]
1 1
.names $false chachaKey[235]
1 1
.names $true chachaKey[236]
1 1
.names $true chachaKey[237]
1 1
.names $true chachaKey[238]
1 1
.names $false chachaKey[239]
1 1
.names $false chachaKey[240]
1 1
.names $false chachaKey[241]
1 1
.names $false chachaKey[242]
1 1
.names $true chachaKey[243]
1 1
.names $true chachaKey[244]
1 1
.names $true chachaKey[245]
1 1
.names $true chachaKey[246]
1 1
.names $false chachaKey[247]
1 1
.names $true chachaKey[248]
1 1
.names $false chachaKey[249]
1 1
.names $true chachaKey[250]
1 1
.names $false chachaKey[251]
1 1
.names $false chachaKey[252]
1 1
.names $true chachaKey[253]
1 1
.names $true chachaKey[254]
1 1
.names $false chachaKey[255]
1 1
.names $true chachaNonce[0]
1 1
.names $true chachaNonce[1]
1 1
.names $true chachaNonce[2]
1 1
.names $false chachaNonce[3]
1 1
.names $false chachaNonce[4]
1 1
.names $false chachaNonce[5]
1 1
.names $false chachaNonce[6]
1 1
.names $true chachaNonce[7]
1 1
.names $false chachaNonce[8]
1 1
.names $false chachaNonce[9]
1 1
.names $false chachaNonce[10]
1 1
.names $true chachaNonce[11]
1 1
.names $false chachaNonce[12]
1 1
.names $true chachaNonce[13]
1 1
.names $false chachaNonce[14]
1 1
.names $false chachaNonce[15]
1 1
.names $true chachaNonce[16]
1 1
.names $false chachaNonce[17]
1 1
.names $false chachaNonce[18]
1 1
.names $false chachaNonce[19]
1 1
.names $true chachaNonce[20]
1 1
.names $true chachaNonce[21]
1 1
.names $false chachaNonce[22]
1 1
.names $false chachaNonce[23]
1 1
.names $false chachaNonce[24]
1 1
.names $false chachaNonce[25]
1 1
.names $true chachaNonce[26]
1 1
.names $false chachaNonce[27]
1 1
.names $false chachaNonce[28]
1 1
.names $true chachaNonce[29]
1 1
.names $true chachaNonce[30]
1 1
.names $false chachaNonce[31]
1 1
.names $true chachaNonce[32]
1 1
.names $false chachaNonce[33]
1 1
.names $false chachaNonce[34]
1 1
.names $false chachaNonce[35]
1 1
.names $false chachaNonce[36]
1 1
.names $true chachaNonce[37]
1 1
.names $true chachaNonce[38]
1 1
.names $false chachaNonce[39]
1 1
.names $false chachaNonce[40]
1 1
.names $false chachaNonce[41]
1 1
.names $false chachaNonce[42]
1 1
.names $false chachaNonce[43]
1 1
.names $true chachaNonce[44]
1 1
.names $true chachaNonce[45]
1 1
.names $true chachaNonce[46]
1 1
.names $false chachaNonce[47]
1 1
.names $false chachaNonce[48]
1 1
.names $false chachaNonce[49]
1 1
.names $false chachaNonce[50]
1 1
.names $true chachaNonce[51]
1 1
.names $true chachaNonce[52]
1 1
.names $true chachaNonce[53]
1 1
.names $true chachaNonce[54]
1 1
.names $false chachaNonce[55]
1 1
.names $true chachaNonce[56]
1 1
.names $false chachaNonce[57]
1 1
.names $true chachaNonce[58]
1 1
.names $false chachaNonce[59]
1 1
.names $false chachaNonce[60]
1 1
.names $true chachaNonce[61]
1 1
.names $true chachaNonce[62]
1 1
.names $false chachaNonce[63]
1 1
.names chacha.x[15][0] chachaOut[0]
1 1
.names chacha.x[15][1] chachaOut[1]
1 1
.names chacha.x[15][2] chachaOut[2]
1 1
.names chacha.x[15][3] chachaOut[3]
1 1
.names chacha.x[15][4] chachaOut[4]
1 1
.names chacha.x[15][5] chachaOut[5]
1 1
.names chacha.x[15][6] chachaOut[6]
1 1
.names chacha.x[15][7] chachaOut[7]
1 1
.names chacha.x[15][8] chachaOut[8]
1 1
.names chacha.x[15][9] chachaOut[9]
1 1
.names chacha.x[15][10] chachaOut[10]
1 1
.names chacha.x[15][11] chachaOut[11]
1 1
.names chacha.x[15][12] chachaOut[12]
1 1
.names chacha.x[15][13] chachaOut[13]
1 1
.names chacha.x[15][14] chachaOut[14]
1 1
.names chacha.x[15][15] chachaOut[15]
1 1
.names chacha.x[15][16] chachaOut[16]
1 1
.names chacha.x[15][17] chachaOut[17]
1 1
.names chacha.x[15][18] chachaOut[18]
1 1
.names chacha.x[15][19] chachaOut[19]
1 1
.names chacha.x[15][20] chachaOut[20]
1 1
.names chacha.x[15][21] chachaOut[21]
1 1
.names chacha.x[15][22] chachaOut[22]
1 1
.names chacha.x[15][23] chachaOut[23]
1 1
.names chacha.x[15][24] chachaOut[24]
1 1
.names chacha.x[15][25] chachaOut[25]
1 1
.names chacha.x[15][26] chachaOut[26]
1 1
.names chacha.x[15][27] chachaOut[27]
1 1
.names chacha.x[15][28] chachaOut[28]
1 1
.names chacha.x[15][29] chachaOut[29]
1 1
.names chacha.x[15][30] chachaOut[30]
1 1
.names chacha.x[15][31] chachaOut[31]
1 1
.names chacha.x[14][0] chachaOut[32]
1 1
.names chacha.x[14][1] chachaOut[33]
1 1
.names chacha.x[14][2] chachaOut[34]
1 1
.names chacha.x[14][3] chachaOut[35]
1 1
.names chacha.x[14][4] chachaOut[36]
1 1
.names chacha.x[14][5] chachaOut[37]
1 1
.names chacha.x[14][6] chachaOut[38]
1 1
.names chacha.x[14][7] chachaOut[39]
1 1
.names chacha.x[14][8] chachaOut[40]
1 1
.names chacha.x[14][9] chachaOut[41]
1 1
.names chacha.x[14][10] chachaOut[42]
1 1
.names chacha.x[14][11] chachaOut[43]
1 1
.names chacha.x[14][12] chachaOut[44]
1 1
.names chacha.x[14][13] chachaOut[45]
1 1
.names chacha.x[14][14] chachaOut[46]
1 1
.names chacha.x[14][15] chachaOut[47]
1 1
.names chacha.x[14][16] chachaOut[48]
1 1
.names chacha.x[14][17] chachaOut[49]
1 1
.names chacha.x[14][18] chachaOut[50]
1 1
.names chacha.x[14][19] chachaOut[51]
1 1
.names chacha.x[14][20] chachaOut[52]
1 1
.names chacha.x[14][21] chachaOut[53]
1 1
.names chacha.x[14][22] chachaOut[54]
1 1
.names chacha.x[14][23] chachaOut[55]
1 1
.names chacha.x[14][24] chachaOut[56]
1 1
.names chacha.x[14][25] chachaOut[57]
1 1
.names chacha.x[14][26] chachaOut[58]
1 1
.names chacha.x[14][27] chachaOut[59]
1 1
.names chacha.x[14][28] chachaOut[60]
1 1
.names chacha.x[14][29] chachaOut[61]
1 1
.names chacha.x[14][30] chachaOut[62]
1 1
.names chacha.x[14][31] chachaOut[63]
1 1
.names chacha.x[13][0] chachaOut[64]
1 1
.names chacha.x[13][1] chachaOut[65]
1 1
.names chacha.x[13][2] chachaOut[66]
1 1
.names chacha.x[13][3] chachaOut[67]
1 1
.names chacha.x[13][4] chachaOut[68]
1 1
.names chacha.x[13][5] chachaOut[69]
1 1
.names chacha.x[13][6] chachaOut[70]
1 1
.names chacha.x[13][7] chachaOut[71]
1 1
.names chacha.x[13][8] chachaOut[72]
1 1
.names chacha.x[13][9] chachaOut[73]
1 1
.names chacha.x[13][10] chachaOut[74]
1 1
.names chacha.x[13][11] chachaOut[75]
1 1
.names chacha.x[13][12] chachaOut[76]
1 1
.names chacha.x[13][13] chachaOut[77]
1 1
.names chacha.x[13][14] chachaOut[78]
1 1
.names chacha.x[13][15] chachaOut[79]
1 1
.names chacha.x[13][16] chachaOut[80]
1 1
.names chacha.x[13][17] chachaOut[81]
1 1
.names chacha.x[13][18] chachaOut[82]
1 1
.names chacha.x[13][19] chachaOut[83]
1 1
.names chacha.x[13][20] chachaOut[84]
1 1
.names chacha.x[13][21] chachaOut[85]
1 1
.names chacha.x[13][22] chachaOut[86]
1 1
.names chacha.x[13][23] chachaOut[87]
1 1
.names chacha.x[13][24] chachaOut[88]
1 1
.names chacha.x[13][25] chachaOut[89]
1 1
.names chacha.x[13][26] chachaOut[90]
1 1
.names chacha.x[13][27] chachaOut[91]
1 1
.names chacha.x[13][28] chachaOut[92]
1 1
.names chacha.x[13][29] chachaOut[93]
1 1
.names chacha.x[13][30] chachaOut[94]
1 1
.names chacha.x[13][31] chachaOut[95]
1 1
.names chacha.x[12][0] chachaOut[96]
1 1
.names chacha.x[12][1] chachaOut[97]
1 1
.names chacha.x[12][2] chachaOut[98]
1 1
.names chacha.x[12][3] chachaOut[99]
1 1
.names chacha.x[12][4] chachaOut[100]
1 1
.names chacha.x[12][5] chachaOut[101]
1 1
.names chacha.x[12][6] chachaOut[102]
1 1
.names chacha.x[12][7] chachaOut[103]
1 1
.names chacha.x[12][8] chachaOut[104]
1 1
.names chacha.x[12][9] chachaOut[105]
1 1
.names chacha.x[12][10] chachaOut[106]
1 1
.names chacha.x[12][11] chachaOut[107]
1 1
.names chacha.x[12][12] chachaOut[108]
1 1
.names chacha.x[12][13] chachaOut[109]
1 1
.names chacha.x[12][14] chachaOut[110]
1 1
.names chacha.x[12][15] chachaOut[111]
1 1
.names chacha.x[12][16] chachaOut[112]
1 1
.names chacha.x[12][17] chachaOut[113]
1 1
.names chacha.x[12][18] chachaOut[114]
1 1
.names chacha.x[12][19] chachaOut[115]
1 1
.names chacha.x[12][20] chachaOut[116]
1 1
.names chacha.x[12][21] chachaOut[117]
1 1
.names chacha.x[12][22] chachaOut[118]
1 1
.names chacha.x[12][23] chachaOut[119]
1 1
.names chacha.x[12][24] chachaOut[120]
1 1
.names chacha.x[12][25] chachaOut[121]
1 1
.names chacha.x[12][26] chachaOut[122]
1 1
.names chacha.x[12][27] chachaOut[123]
1 1
.names chacha.x[12][28] chachaOut[124]
1 1
.names chacha.x[12][29] chachaOut[125]
1 1
.names chacha.x[12][30] chachaOut[126]
1 1
.names chacha.x[12][31] chachaOut[127]
1 1
.names chacha.x[11][0] chachaOut[128]
1 1
.names chacha.x[11][1] chachaOut[129]
1 1
.names chacha.x[11][2] chachaOut[130]
1 1
.names chacha.x[11][3] chachaOut[131]
1 1
.names chacha.x[11][4] chachaOut[132]
1 1
.names chacha.x[11][5] chachaOut[133]
1 1
.names chacha.x[11][6] chachaOut[134]
1 1
.names chacha.x[11][7] chachaOut[135]
1 1
.names chacha.x[11][8] chachaOut[136]
1 1
.names chacha.x[11][9] chachaOut[137]
1 1
.names chacha.x[11][10] chachaOut[138]
1 1
.names chacha.x[11][11] chachaOut[139]
1 1
.names chacha.x[11][12] chachaOut[140]
1 1
.names chacha.x[11][13] chachaOut[141]
1 1
.names chacha.x[11][14] chachaOut[142]
1 1
.names chacha.x[11][15] chachaOut[143]
1 1
.names chacha.x[11][16] chachaOut[144]
1 1
.names chacha.x[11][17] chachaOut[145]
1 1
.names chacha.x[11][18] chachaOut[146]
1 1
.names chacha.x[11][19] chachaOut[147]
1 1
.names chacha.x[11][20] chachaOut[148]
1 1
.names chacha.x[11][21] chachaOut[149]
1 1
.names chacha.x[11][22] chachaOut[150]
1 1
.names chacha.x[11][23] chachaOut[151]
1 1
.names chacha.x[11][24] chachaOut[152]
1 1
.names chacha.x[11][25] chachaOut[153]
1 1
.names chacha.x[11][26] chachaOut[154]
1 1
.names chacha.x[11][27] chachaOut[155]
1 1
.names chacha.x[11][28] chachaOut[156]
1 1
.names chacha.x[11][29] chachaOut[157]
1 1
.names chacha.x[11][30] chachaOut[158]
1 1
.names chacha.x[11][31] chachaOut[159]
1 1
.names chacha.x[10][0] chachaOut[160]
1 1
.names chacha.x[10][1] chachaOut[161]
1 1
.names chacha.x[10][2] chachaOut[162]
1 1
.names chacha.x[10][3] chachaOut[163]
1 1
.names chacha.x[10][4] chachaOut[164]
1 1
.names chacha.x[10][5] chachaOut[165]
1 1
.names chacha.x[10][6] chachaOut[166]
1 1
.names chacha.x[10][7] chachaOut[167]
1 1
.names chacha.x[10][8] chachaOut[168]
1 1
.names chacha.x[10][9] chachaOut[169]
1 1
.names chacha.x[10][10] chachaOut[170]
1 1
.names chacha.x[10][11] chachaOut[171]
1 1
.names chacha.x[10][12] chachaOut[172]
1 1
.names chacha.x[10][13] chachaOut[173]
1 1
.names chacha.x[10][14] chachaOut[174]
1 1
.names chacha.x[10][15] chachaOut[175]
1 1
.names chacha.x[10][16] chachaOut[176]
1 1
.names chacha.x[10][17] chachaOut[177]
1 1
.names chacha.x[10][18] chachaOut[178]
1 1
.names chacha.x[10][19] chachaOut[179]
1 1
.names chacha.x[10][20] chachaOut[180]
1 1
.names chacha.x[10][21] chachaOut[181]
1 1
.names chacha.x[10][22] chachaOut[182]
1 1
.names chacha.x[10][23] chachaOut[183]
1 1
.names chacha.x[10][24] chachaOut[184]
1 1
.names chacha.x[10][25] chachaOut[185]
1 1
.names chacha.x[10][26] chachaOut[186]
1 1
.names chacha.x[10][27] chachaOut[187]
1 1
.names chacha.x[10][28] chachaOut[188]
1 1
.names chacha.x[10][29] chachaOut[189]
1 1
.names chacha.x[10][30] chachaOut[190]
1 1
.names chacha.x[10][31] chachaOut[191]
1 1
.names chacha.x[9][0] chachaOut[192]
1 1
.names chacha.x[9][1] chachaOut[193]
1 1
.names chacha.x[9][2] chachaOut[194]
1 1
.names chacha.x[9][3] chachaOut[195]
1 1
.names chacha.x[9][4] chachaOut[196]
1 1
.names chacha.x[9][5] chachaOut[197]
1 1
.names chacha.x[9][6] chachaOut[198]
1 1
.names chacha.x[9][7] chachaOut[199]
1 1
.names chacha.x[9][8] chachaOut[200]
1 1
.names chacha.x[9][9] chachaOut[201]
1 1
.names chacha.x[9][10] chachaOut[202]
1 1
.names chacha.x[9][11] chachaOut[203]
1 1
.names chacha.x[9][12] chachaOut[204]
1 1
.names chacha.x[9][13] chachaOut[205]
1 1
.names chacha.x[9][14] chachaOut[206]
1 1
.names chacha.x[9][15] chachaOut[207]
1 1
.names chacha.x[9][16] chachaOut[208]
1 1
.names chacha.x[9][17] chachaOut[209]
1 1
.names chacha.x[9][18] chachaOut[210]
1 1
.names chacha.x[9][19] chachaOut[211]
1 1
.names chacha.x[9][20] chachaOut[212]
1 1
.names chacha.x[9][21] chachaOut[213]
1 1
.names chacha.x[9][22] chachaOut[214]
1 1
.names chacha.x[9][23] chachaOut[215]
1 1
.names chacha.x[9][24] chachaOut[216]
1 1
.names chacha.x[9][25] chachaOut[217]
1 1
.names chacha.x[9][26] chachaOut[218]
1 1
.names chacha.x[9][27] chachaOut[219]
1 1
.names chacha.x[9][28] chachaOut[220]
1 1
.names chacha.x[9][29] chachaOut[221]
1 1
.names chacha.x[9][30] chachaOut[222]
1 1
.names chacha.x[9][31] chachaOut[223]
1 1
.names chacha.x[8][0] chachaOut[224]
1 1
.names chacha.x[8][1] chachaOut[225]
1 1
.names chacha.x[8][2] chachaOut[226]
1 1
.names chacha.x[8][3] chachaOut[227]
1 1
.names chacha.x[8][4] chachaOut[228]
1 1
.names chacha.x[8][5] chachaOut[229]
1 1
.names chacha.x[8][6] chachaOut[230]
1 1
.names chacha.x[8][7] chachaOut[231]
1 1
.names chacha.x[8][8] chachaOut[232]
1 1
.names chacha.x[8][9] chachaOut[233]
1 1
.names chacha.x[8][10] chachaOut[234]
1 1
.names chacha.x[8][11] chachaOut[235]
1 1
.names chacha.x[8][12] chachaOut[236]
1 1
.names chacha.x[8][13] chachaOut[237]
1 1
.names chacha.x[8][14] chachaOut[238]
1 1
.names chacha.x[8][15] chachaOut[239]
1 1
.names chacha.x[8][16] chachaOut[240]
1 1
.names chacha.x[8][17] chachaOut[241]
1 1
.names chacha.x[8][18] chachaOut[242]
1 1
.names chacha.x[8][19] chachaOut[243]
1 1
.names chacha.x[8][20] chachaOut[244]
1 1
.names chacha.x[8][21] chachaOut[245]
1 1
.names chacha.x[8][22] chachaOut[246]
1 1
.names chacha.x[8][23] chachaOut[247]
1 1
.names chacha.x[8][24] chachaOut[248]
1 1
.names chacha.x[8][25] chachaOut[249]
1 1
.names chacha.x[8][26] chachaOut[250]
1 1
.names chacha.x[8][27] chachaOut[251]
1 1
.names chacha.x[8][28] chachaOut[252]
1 1
.names chacha.x[8][29] chachaOut[253]
1 1
.names chacha.x[8][30] chachaOut[254]
1 1
.names chacha.x[8][31] chachaOut[255]
1 1
.names chacha.x[7][0] chachaOut[256]
1 1
.names chacha.x[7][1] chachaOut[257]
1 1
.names chacha.x[7][2] chachaOut[258]
1 1
.names chacha.x[7][3] chachaOut[259]
1 1
.names chacha.x[7][4] chachaOut[260]
1 1
.names chacha.x[7][5] chachaOut[261]
1 1
.names chacha.x[7][6] chachaOut[262]
1 1
.names chacha.x[7][7] chachaOut[263]
1 1
.names chacha.x[7][8] chachaOut[264]
1 1
.names chacha.x[7][9] chachaOut[265]
1 1
.names chacha.x[7][10] chachaOut[266]
1 1
.names chacha.x[7][11] chachaOut[267]
1 1
.names chacha.x[7][12] chachaOut[268]
1 1
.names chacha.x[7][13] chachaOut[269]
1 1
.names chacha.x[7][14] chachaOut[270]
1 1
.names chacha.x[7][15] chachaOut[271]
1 1
.names chacha.x[7][16] chachaOut[272]
1 1
.names chacha.x[7][17] chachaOut[273]
1 1
.names chacha.x[7][18] chachaOut[274]
1 1
.names chacha.x[7][19] chachaOut[275]
1 1
.names chacha.x[7][20] chachaOut[276]
1 1
.names chacha.x[7][21] chachaOut[277]
1 1
.names chacha.x[7][22] chachaOut[278]
1 1
.names chacha.x[7][23] chachaOut[279]
1 1
.names chacha.x[7][24] chachaOut[280]
1 1
.names chacha.x[7][25] chachaOut[281]
1 1
.names chacha.x[7][26] chachaOut[282]
1 1
.names chacha.x[7][27] chachaOut[283]
1 1
.names chacha.x[7][28] chachaOut[284]
1 1
.names chacha.x[7][29] chachaOut[285]
1 1
.names chacha.x[7][30] chachaOut[286]
1 1
.names chacha.x[7][31] chachaOut[287]
1 1
.names chacha.x[6][0] chachaOut[288]
1 1
.names chacha.x[6][1] chachaOut[289]
1 1
.names chacha.x[6][2] chachaOut[290]
1 1
.names chacha.x[6][3] chachaOut[291]
1 1
.names chacha.x[6][4] chachaOut[292]
1 1
.names chacha.x[6][5] chachaOut[293]
1 1
.names chacha.x[6][6] chachaOut[294]
1 1
.names chacha.x[6][7] chachaOut[295]
1 1
.names chacha.x[6][8] chachaOut[296]
1 1
.names chacha.x[6][9] chachaOut[297]
1 1
.names chacha.x[6][10] chachaOut[298]
1 1
.names chacha.x[6][11] chachaOut[299]
1 1
.names chacha.x[6][12] chachaOut[300]
1 1
.names chacha.x[6][13] chachaOut[301]
1 1
.names chacha.x[6][14] chachaOut[302]
1 1
.names chacha.x[6][15] chachaOut[303]
1 1
.names chacha.x[6][16] chachaOut[304]
1 1
.names chacha.x[6][17] chachaOut[305]
1 1
.names chacha.x[6][18] chachaOut[306]
1 1
.names chacha.x[6][19] chachaOut[307]
1 1
.names chacha.x[6][20] chachaOut[308]
1 1
.names chacha.x[6][21] chachaOut[309]
1 1
.names chacha.x[6][22] chachaOut[310]
1 1
.names chacha.x[6][23] chachaOut[311]
1 1
.names chacha.x[6][24] chachaOut[312]
1 1
.names chacha.x[6][25] chachaOut[313]
1 1
.names chacha.x[6][26] chachaOut[314]
1 1
.names chacha.x[6][27] chachaOut[315]
1 1
.names chacha.x[6][28] chachaOut[316]
1 1
.names chacha.x[6][29] chachaOut[317]
1 1
.names chacha.x[6][30] chachaOut[318]
1 1
.names chacha.x[6][31] chachaOut[319]
1 1
.names chacha.x[5][0] chachaOut[320]
1 1
.names chacha.x[5][1] chachaOut[321]
1 1
.names chacha.x[5][2] chachaOut[322]
1 1
.names chacha.x[5][3] chachaOut[323]
1 1
.names chacha.x[5][4] chachaOut[324]
1 1
.names chacha.x[5][5] chachaOut[325]
1 1
.names chacha.x[5][6] chachaOut[326]
1 1
.names chacha.x[5][7] chachaOut[327]
1 1
.names chacha.x[5][8] chachaOut[328]
1 1
.names chacha.x[5][9] chachaOut[329]
1 1
.names chacha.x[5][10] chachaOut[330]
1 1
.names chacha.x[5][11] chachaOut[331]
1 1
.names chacha.x[5][12] chachaOut[332]
1 1
.names chacha.x[5][13] chachaOut[333]
1 1
.names chacha.x[5][14] chachaOut[334]
1 1
.names chacha.x[5][15] chachaOut[335]
1 1
.names chacha.x[5][16] chachaOut[336]
1 1
.names chacha.x[5][17] chachaOut[337]
1 1
.names chacha.x[5][18] chachaOut[338]
1 1
.names chacha.x[5][19] chachaOut[339]
1 1
.names chacha.x[5][20] chachaOut[340]
1 1
.names chacha.x[5][21] chachaOut[341]
1 1
.names chacha.x[5][22] chachaOut[342]
1 1
.names chacha.x[5][23] chachaOut[343]
1 1
.names chacha.x[5][24] chachaOut[344]
1 1
.names chacha.x[5][25] chachaOut[345]
1 1
.names chacha.x[5][26] chachaOut[346]
1 1
.names chacha.x[5][27] chachaOut[347]
1 1
.names chacha.x[5][28] chachaOut[348]
1 1
.names chacha.x[5][29] chachaOut[349]
1 1
.names chacha.x[5][30] chachaOut[350]
1 1
.names chacha.x[5][31] chachaOut[351]
1 1
.names chacha.x[4][0] chachaOut[352]
1 1
.names chacha.x[4][1] chachaOut[353]
1 1
.names chacha.x[4][2] chachaOut[354]
1 1
.names chacha.x[4][3] chachaOut[355]
1 1
.names chacha.x[4][4] chachaOut[356]
1 1
.names chacha.x[4][5] chachaOut[357]
1 1
.names chacha.x[4][6] chachaOut[358]
1 1
.names chacha.x[4][7] chachaOut[359]
1 1
.names chacha.x[4][8] chachaOut[360]
1 1
.names chacha.x[4][9] chachaOut[361]
1 1
.names chacha.x[4][10] chachaOut[362]
1 1
.names chacha.x[4][11] chachaOut[363]
1 1
.names chacha.x[4][12] chachaOut[364]
1 1
.names chacha.x[4][13] chachaOut[365]
1 1
.names chacha.x[4][14] chachaOut[366]
1 1
.names chacha.x[4][15] chachaOut[367]
1 1
.names chacha.x[4][16] chachaOut[368]
1 1
.names chacha.x[4][17] chachaOut[369]
1 1
.names chacha.x[4][18] chachaOut[370]
1 1
.names chacha.x[4][19] chachaOut[371]
1 1
.names chacha.x[4][20] chachaOut[372]
1 1
.names chacha.x[4][21] chachaOut[373]
1 1
.names chacha.x[4][22] chachaOut[374]
1 1
.names chacha.x[4][23] chachaOut[375]
1 1
.names chacha.x[4][24] chachaOut[376]
1 1
.names chacha.x[4][25] chachaOut[377]
1 1
.names chacha.x[4][26] chachaOut[378]
1 1
.names chacha.x[4][27] chachaOut[379]
1 1
.names chacha.x[4][28] chachaOut[380]
1 1
.names chacha.x[4][29] chachaOut[381]
1 1
.names chacha.x[4][30] chachaOut[382]
1 1
.names chacha.x[4][31] chachaOut[383]
1 1
.names chacha.x[3][0] chachaOut[384]
1 1
.names chacha.x[3][1] chachaOut[385]
1 1
.names chacha.x[3][2] chachaOut[386]
1 1
.names chacha.x[3][3] chachaOut[387]
1 1
.names chacha.x[3][4] chachaOut[388]
1 1
.names chacha.x[3][5] chachaOut[389]
1 1
.names chacha.x[3][6] chachaOut[390]
1 1
.names chacha.x[3][7] chachaOut[391]
1 1
.names chacha.x[3][8] chachaOut[392]
1 1
.names chacha.x[3][9] chachaOut[393]
1 1
.names chacha.x[3][10] chachaOut[394]
1 1
.names chacha.x[3][11] chachaOut[395]
1 1
.names chacha.x[3][12] chachaOut[396]
1 1
.names chacha.x[3][13] chachaOut[397]
1 1
.names chacha.x[3][14] chachaOut[398]
1 1
.names chacha.x[3][15] chachaOut[399]
1 1
.names chacha.x[3][16] chachaOut[400]
1 1
.names chacha.x[3][17] chachaOut[401]
1 1
.names chacha.x[3][18] chachaOut[402]
1 1
.names chacha.x[3][19] chachaOut[403]
1 1
.names chacha.x[3][20] chachaOut[404]
1 1
.names chacha.x[3][21] chachaOut[405]
1 1
.names chacha.x[3][22] chachaOut[406]
1 1
.names chacha.x[3][23] chachaOut[407]
1 1
.names chacha.x[3][24] chachaOut[408]
1 1
.names chacha.x[3][25] chachaOut[409]
1 1
.names chacha.x[3][26] chachaOut[410]
1 1
.names chacha.x[3][27] chachaOut[411]
1 1
.names chacha.x[3][28] chachaOut[412]
1 1
.names chacha.x[3][29] chachaOut[413]
1 1
.names chacha.x[3][30] chachaOut[414]
1 1
.names chacha.x[3][31] chachaOut[415]
1 1
.names chacha.x[2][0] chachaOut[416]
1 1
.names chacha.x[2][1] chachaOut[417]
1 1
.names chacha.x[2][2] chachaOut[418]
1 1
.names chacha.x[2][3] chachaOut[419]
1 1
.names chacha.x[2][4] chachaOut[420]
1 1
.names chacha.x[2][5] chachaOut[421]
1 1
.names chacha.x[2][6] chachaOut[422]
1 1
.names chacha.x[2][7] chachaOut[423]
1 1
.names chacha.x[2][8] chachaOut[424]
1 1
.names chacha.x[2][9] chachaOut[425]
1 1
.names chacha.x[2][10] chachaOut[426]
1 1
.names chacha.x[2][11] chachaOut[427]
1 1
.names chacha.x[2][12] chachaOut[428]
1 1
.names chacha.x[2][13] chachaOut[429]
1 1
.names chacha.x[2][14] chachaOut[430]
1 1
.names chacha.x[2][15] chachaOut[431]
1 1
.names chacha.x[2][16] chachaOut[432]
1 1
.names chacha.x[2][17] chachaOut[433]
1 1
.names chacha.x[2][18] chachaOut[434]
1 1
.names chacha.x[2][19] chachaOut[435]
1 1
.names chacha.x[2][20] chachaOut[436]
1 1
.names chacha.x[2][21] chachaOut[437]
1 1
.names chacha.x[2][22] chachaOut[438]
1 1
.names chacha.x[2][23] chachaOut[439]
1 1
.names chacha.x[2][24] chachaOut[440]
1 1
.names chacha.x[2][25] chachaOut[441]
1 1
.names chacha.x[2][26] chachaOut[442]
1 1
.names chacha.x[2][27] chachaOut[443]
1 1
.names chacha.x[2][28] chachaOut[444]
1 1
.names chacha.x[2][29] chachaOut[445]
1 1
.names chacha.x[2][30] chachaOut[446]
1 1
.names chacha.x[2][31] chachaOut[447]
1 1
.names chacha.x[1][0] chachaOut[448]
1 1
.names chacha.x[1][1] chachaOut[449]
1 1
.names chacha.x[1][2] chachaOut[450]
1 1
.names chacha.x[1][3] chachaOut[451]
1 1
.names chacha.x[1][4] chachaOut[452]
1 1
.names chacha.x[1][5] chachaOut[453]
1 1
.names chacha.x[1][6] chachaOut[454]
1 1
.names chacha.x[1][7] chachaOut[455]
1 1
.names chacha.x[1][8] chachaOut[456]
1 1
.names chacha.x[1][9] chachaOut[457]
1 1
.names chacha.x[1][10] chachaOut[458]
1 1
.names chacha.x[1][11] chachaOut[459]
1 1
.names chacha.x[1][12] chachaOut[460]
1 1
.names chacha.x[1][13] chachaOut[461]
1 1
.names chacha.x[1][14] chachaOut[462]
1 1
.names chacha.x[1][15] chachaOut[463]
1 1
.names chacha.x[1][16] chachaOut[464]
1 1
.names chacha.x[1][17] chachaOut[465]
1 1
.names chacha.x[1][18] chachaOut[466]
1 1
.names chacha.x[1][19] chachaOut[467]
1 1
.names chacha.x[1][20] chachaOut[468]
1 1
.names chacha.x[1][21] chachaOut[469]
1 1
.names chacha.x[1][22] chachaOut[470]
1 1
.names chacha.x[1][23] chachaOut[471]
1 1
.names chacha.x[1][24] chachaOut[472]
1 1
.names chacha.x[1][25] chachaOut[473]
1 1
.names chacha.x[1][26] chachaOut[474]
1 1
.names chacha.x[1][27] chachaOut[475]
1 1
.names chacha.x[1][28] chachaOut[476]
1 1
.names chacha.x[1][29] chachaOut[477]
1 1
.names chacha.x[1][30] chachaOut[478]
1 1
.names chacha.x[1][31] chachaOut[479]
1 1
.names chacha.x[0][0] chachaOut[480]
1 1
.names chacha.x[0][1] chachaOut[481]
1 1
.names chacha.x[0][2] chachaOut[482]
1 1
.names chacha.x[0][3] chachaOut[483]
1 1
.names chacha.x[0][4] chachaOut[484]
1 1
.names chacha.x[0][5] chachaOut[485]
1 1
.names chacha.x[0][6] chachaOut[486]
1 1
.names chacha.x[0][7] chachaOut[487]
1 1
.names chacha.x[0][8] chachaOut[488]
1 1
.names chacha.x[0][9] chachaOut[489]
1 1
.names chacha.x[0][10] chachaOut[490]
1 1
.names chacha.x[0][11] chachaOut[491]
1 1
.names chacha.x[0][12] chachaOut[492]
1 1
.names chacha.x[0][13] chachaOut[493]
1 1
.names chacha.x[0][14] chachaOut[494]
1 1
.names chacha.x[0][15] chachaOut[495]
1 1
.names chacha.x[0][16] chachaOut[496]
1 1
.names chacha.x[0][17] chachaOut[497]
1 1
.names chacha.x[0][18] chachaOut[498]
1 1
.names chacha.x[0][19] chachaOut[499]
1 1
.names chacha.x[0][20] chachaOut[500]
1 1
.names chacha.x[0][21] chachaOut[501]
1 1
.names chacha.x[0][22] chachaOut[502]
1 1
.names chacha.x[0][23] chachaOut[503]
1 1
.names chacha.x[0][24] chachaOut[504]
1 1
.names chacha.x[0][25] chachaOut[505]
1 1
.names chacha.x[0][26] chachaOut[506]
1 1
.names chacha.x[0][27] chachaOut[507]
1 1
.names chacha.x[0][28] chachaOut[508]
1 1
.names chacha.x[0][29] chachaOut[509]
1 1
.names chacha.x[0][30] chachaOut[510]
1 1
.names chacha.x[0][31] chachaOut[511]
1 1
.names $true chachaStart
1 1
.names $true isIdleSignal
1 1
.names $true led4
1 1
.names $false ledval
1 1
.names $false receivedByte
1 1
.names $false rxEnSignal
1 1
.names $false transmitter.buf_tx[6]
1 1
.names $false transmitter.buf_tx[7]
1 1
.names clk_9600 transmitter.clk
1 1
.names uart_send_en transmitter.en
1 1
.names uart_send_en transmitter.senddata
1 1
.names ftdi_tx transmitter.tx
1 1
.names ftdi_tx transmitter.txbit
1 1
.names uart_txbyte[0] transmitter.txbyte[0]
1 1
.names $false transmitter.txbyte[1]
1 1
.names $false transmitter.txbyte[2]
1 1
.names $false transmitter.txbyte[3]
1 1
.names uart_txbyte[4] transmitter.txbyte[4]
1 1
.names uart_txbyte[4] transmitter.txbyte[5]
1 1
.names $false transmitter.txbyte[6]
1 1
.names $false transmitter.txbyte[7]
1 1
.names uart_send_en uart_send
1 1
.names $false uart_txbyte[1]
1 1
.names $false uart_txbyte[2]
1 1
.names $false uart_txbyte[3]
1 1
.names uart_txbyte[4] uart_txbyte[5]
1 1
.names $false uart_txbyte[6]
1 1
.names $false uart_txbyte[7]
1 1
.names transmitter.txdone uart_txed
1 1
.end
