{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550832650891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550832650892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 22 13:50:50 2019 " "Processing started: Fri Feb 22 13:50:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550832650892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832650892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uygulama5 -c uygulama5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uygulama5 -c uygulama5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832650892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550832651044 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550832651044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mehmet/FPGA_UYGULAMA/uygulama4/uygulama4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mehmet/FPGA_UYGULAMA/uygulama4/uygulama4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uygulama4-behavior " "Found design unit 1: uygulama4-behavior" {  } { { "../uygulama4/uygulama4.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama4/uygulama4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832660906 ""} { "Info" "ISGN_ENTITY_NAME" "1 uygulama4 " "Found entity 1: uygulama4" {  } { { "../uygulama4/uygulama4.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama4/uygulama4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832660906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832660906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uygulama5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uygulama5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uygulama5-behavior " "Found design unit 1: uygulama5-behavior" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832660907 ""} { "Info" "ISGN_ENTITY_NAME" "1 uygulama5 " "Found entity 1: uygulama5" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550832660907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832660907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uygulama5 " "Elaborating entity \"uygulama5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550832660948 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550832661723 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter2\[0\] Low " "Register counter2\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter3\[0\] Low " "Register counter3\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter4\[0\] Low " "Register counter4\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter5\[0\] Low " "Register counter5\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter6\[0\] Low " "Register counter6\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter7\[0\] Low " "Register counter7\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter8\[0\] Low " "Register counter8\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter9\[0\] Low " "Register counter9\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter2\[31\] Low " "Register counter2\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[31\] Low " "Register counter\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter\[0\] Low " "Register counter\[0\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter3\[31\] Low " "Register counter3\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter4\[31\] Low " "Register counter4\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter5\[31\] Low " "Register counter5\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter6\[31\] Low " "Register counter6\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter7\[31\] Low " "Register counter7\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "counter8\[31\] Low " "Register counter8\[31\] will power up to Low" {  } { { "uygulama5.vhd" "" { Text "/home/mehmet/FPGA_UYGULAMA/uygulama5/uygulama5.vhd" 245 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1550832661849 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1550832661849 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1550832662184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550832662297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550832662297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "720 " "Implemented 720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550832662359 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550832662359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "662 " "Implemented 662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550832662359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550832662359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550832662366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 22 13:51:02 2019 " "Processing ended: Fri Feb 22 13:51:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550832662366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550832662366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550832662366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550832662366 ""}
