Analysis & Synthesis report for SLC3
Sun Feb 26 17:45:25 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Feb 26 17:45:24 2017          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; SLC3                                       ;
; Top-level Entity Name              ; lc3top                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lc3top             ; SLC3               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Feb 26 17:45:15 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c SLC3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile
Info (12021): Found 1 design units, including 1 entities, in source file nzp.sv
    Info (12023): Found entity 1: nzp
Error (10170): Verilog HDL syntax error at MainAdder.sv(8) near text "=";  expecting ".", or "(" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 8
Error (10170): Verilog HDL syntax error at MainAdder.sv(10) near text "==";  expecting ".", or an identifier File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 10
Error (10759): Verilog HDL error at MainAdder.sv(11): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 11
Error (10170): Verilog HDL syntax error at MainAdder.sv(11) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 11
Error (10759): Verilog HDL error at MainAdder.sv(13): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 13
Error (10170): Verilog HDL syntax error at MainAdder.sv(13) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 13
Error (10170): Verilog HDL syntax error at MainAdder.sv(17) near text "==";  expecting ".", or an identifier File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 17
Error (10759): Verilog HDL error at MainAdder.sv(18): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 18
Error (10170): Verilog HDL syntax error at MainAdder.sv(18) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 18
Error (10759): Verilog HDL error at MainAdder.sv(20): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 20
Error (10170): Verilog HDL syntax error at MainAdder.sv(20) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 20
Error (10170): Verilog HDL syntax error at MainAdder.sv(24) near text "==";  expecting ".", or an identifier File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 24
Error (10759): Verilog HDL error at MainAdder.sv(25): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 25
Error (10170): Verilog HDL syntax error at MainAdder.sv(25) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 25
Error (10759): Verilog HDL error at MainAdder.sv(27): object IR declared in a list of port declarations cannot be redeclared within the module body File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 27
Error (10170): Verilog HDL syntax error at MainAdder.sv(27) near text "}";  expecting ";" File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 27
Error (10112): Ignored design unit "MainAdder" at MainAdder.sv(1) due to previous errors File: //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/MainAdder.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file mainadder.sv
Info (12021): Found 1 design units, including 1 entities, in source file led.sv
    Info (12023): Found entity 1: LED12Vec
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file lc3top.sv
    Info (12023): Found entity 1: lc3top
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 2 design units, including 1 entities, in source file test_memory.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog)
    Info (12023): Found entity 1: test_memory
Info (12021): Found 0 design units, including 0 entities, in source file slc3_2.sv
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: IR
Info (12021): Found 1 design units, including 1 entities, in source file mar.sv
    Info (12023): Found entity 1: MAR
Info (12021): Found 1 design units, including 1 entities, in source file marmux.sv
    Info (12023): Found entity 1: MARMUX
Info (12021): Found 1 design units, including 1 entities, in source file mdr.sv
    Info (12023): Found entity 1: MDR
Info (12021): Found 1 design units, including 1 entities, in source file zext.sv
    Info (12023): Found entity 1: ZEXT
Info (12021): Found 1 design units, including 1 entities, in source file sext.sv
    Info (12023): Found entity 1: SEXT_516
Info (12021): Found 1 design units, including 1 entities, in source file gatemux.sv
    Info (12023): Found entity 1: GateMUX
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: Datapath
Info (144001): Generated suppressed messages file //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/SLC3.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning
    Error: Peak virtual memory: 639 megabytes
    Error: Processing ended: Sun Feb 26 17:45:25 2017
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //ad.uillinois.edu/engr/instructional/sppatil2/Desktop/Lab_6-20170226T231623Z-001/Lab_6/Lab6/SLC3.map.smsg.


