<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix'" level="0">
<item name = "Date">Thu Nov 28 22:31:48 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.380, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">51121, 51121, 51121, 51121, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">51120, 51120, 3195, -, -, 16, no</column>
<column name=" + Loop 1.1">3192, 3192, 114, -, -, 28, no</column>
<column name="  ++ Loop 1.1.1">112, 112, 4, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 180</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 13, 4</column>
<column name="Multiplexer">-, -, -, 80</column>
<column name="Register">-, -, 149, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mul_mul_16s_12s_28_1_1_U8">network_mul_mul_16s_12s_28_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_b_s_U">pointwise_conv2d_fix_SeparableConv2D_0_b_s, 0, 13, 4, 16, 13, 1, 208</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="next_mul_fu_131_p2">+, 0, 0, 19, 14, 10</column>
<column name="out_d_1_fu_143_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_1_fu_164_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_1_fu_206_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp1_fu_216_p2">+, 0, 0, 13, 11, 11</column>
<column name="tmp_3_fu_262_p2">+, 0, 0, 21, 15, 15</column>
<column name="tmp_9_fu_225_p2">+, 0, 0, 21, 15, 15</column>
<column name="tmp_5_fu_194_p2">-, 0, 0, 13, 11, 11</column>
<column name="exitcond2_fu_200_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond3_fu_158_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond4_fu_137_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="storemerge_fu_275_p3">select, 0, 0, 15, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="out_d_reg_83">9, 2, 5, 10</column>
<column name="out_h_reg_105">9, 2, 5, 10</column>
<column name="out_w_reg_116">9, 2, 5, 10</column>
<column name="phi_mul_reg_94">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="SeparableConv2D_0_b_3_reg_318">15, 0, 15, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="input_load_reg_354">16, 0, 16, 0</column>
<column name="next_mul_reg_300">14, 0, 14, 0</column>
<column name="out_d_1_reg_308">5, 0, 5, 0</column>
<column name="out_d_reg_83">5, 0, 5, 0</column>
<column name="out_h_1_reg_326">5, 0, 5, 0</column>
<column name="out_h_reg_105">5, 0, 5, 0</column>
<column name="out_w_1_reg_339">5, 0, 5, 0</column>
<column name="out_w_reg_116">5, 0, 5, 0</column>
<column name="phi_mul_cast_reg_295">14, 0, 15, 1</column>
<column name="phi_mul_reg_94">14, 0, 14, 0</column>
<column name="tmp_5_reg_331">9, 0, 11, 2</column>
<column name="tmp_8_reg_359">14, 0, 14, 0</column>
<column name="tmp_9_reg_344">15, 0, 15, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
