// Seed: 3872780426
module module_0 (
    output wire id_0,
    input  tri  id_1,
    output tri0 id_2,
    output tri0 id_3,
    inout  tri1 id_4,
    input  wire module_0,
    input  wand id_6,
    input  tri  id_7
);
  initial begin
    wait (id_6 == id_7);
  end
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    inout uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11,
    output wand id_12,
    output supply0 id_13,
    input wand id_14,
    output wor id_15,
    input wire id_16,
    input wire id_17,
    input uwire id_18,
    output wor id_19,
    input wor id_20,
    output uwire id_21
);
  assign id_19 = id_1;
  module_0(
      id_19, id_10, id_19, id_19, id_6, id_20, id_4, id_3
  );
endmodule
