<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>tulipreg.h source code [netbsd/sys/dev/ic/tulipreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="tulip_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/tulipreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='tulipreg.h.html'>tulipreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: tulipreg.h,v 1.39 2019/05/28 08:59:34 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999, 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_TULIPREG_H_">_DEV_IC_TULIPREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_TULIPREG_H_" data-ref="_M/_DEV_IC_TULIPREG_H_">_DEV_IC_TULIPREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * Register description for the Digital Semiconductor ``Tulip'' (21x4x)</i></td></tr>
<tr><th id="38">38</th><td><i> * Ethernet controller family, and a variety of clone chips, including:</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> *	- Macronix 98713, 98713A, 98715, 98715A, 98725 (PMAC):</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> *	  These chips are fairly straight-forward Tulip clones.</i></td></tr>
<tr><th id="43">43</th><td><i> *	  The 98713 is a very close 21140A clone.  It has GPR</i></td></tr>
<tr><th id="44">44</th><td><i> *	  and MII media, and a GPIO facility, and uses the ISV</i></td></tr>
<tr><th id="45">45</th><td><i> *	  SROM format (or, at least, should, because of the GPIO</i></td></tr>
<tr><th id="46">46</th><td><i> *	  facility).  The 98713A has MII, no GPIO facility, and</i></td></tr>
<tr><th id="47">47</th><td><i> *	  an internal NWay block.  The 98715, 98715A, and 98725</i></td></tr>
<tr><th id="48">48</th><td><i> *	  have only GPR media and the NWay block.  The 98715,</i></td></tr>
<tr><th id="49">49</th><td><i> *	  98715A, and 98725 support power management.</i></td></tr>
<tr><th id="50">50</th><td><i> *</i></td></tr>
<tr><th id="51">51</th><td><i> *        The 98715AEC adds 802.3x flow Frame based Flow Control to the</i></td></tr>
<tr><th id="52">52</th><td><i> *	  98715A.</i></td></tr>
<tr><th id="53">53</th><td><i> *</i></td></tr>
<tr><th id="54">54</th><td><i> *	- Lite-On 82C115 (PNIC II):</i></td></tr>
<tr><th id="55">55</th><td><i> *</i></td></tr>
<tr><th id="56">56</th><td><i> *	  A clone of the Macronix MX98725, with the following differences:</i></td></tr>
<tr><th id="57">57</th><td><i> *</i></td></tr>
<tr><th id="58">58</th><td><i> *		- Wake-On-LAN support</i></td></tr>
<tr><th id="59">59</th><td><i> *		- 128-bit multicast hash table rather than the</i></td></tr>
<tr><th id="60">60</th><td><i> *		  standard 512-bit hash table</i></td></tr>
<tr><th id="61">61</th><td><i> *		- 802.3x flow control</i></td></tr>
<tr><th id="62">62</th><td><i> *</i></td></tr>
<tr><th id="63">63</th><td><i> *	- Lite-On 82C168, 82C169 (PNIC):</i></td></tr>
<tr><th id="64">64</th><td><i> *</i></td></tr>
<tr><th id="65">65</th><td><i> *	  Pretty close, with only a few minor differences:</i></td></tr>
<tr><th id="66">66</th><td><i> *</i></td></tr>
<tr><th id="67">67</th><td><i> *		- EEPROM is accessed completely differently.</i></td></tr>
<tr><th id="68">68</th><td><i> *		- MII is accessed completely differently.</i></td></tr>
<tr><th id="69">69</th><td><i> *		- No SIO facility (due to the above two differences).</i></td></tr>
<tr><th id="70">70</th><td><i> *		- GPIO interface is different than the 21140's.</i></td></tr>
<tr><th id="71">71</th><td><i> *		- Boards that lack PHYs use the internal NWay block</i></td></tr>
<tr><th id="72">72</th><td><i> *		  and transceiver.</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> *	- Winbond 89C840F</i></td></tr>
<tr><th id="75">75</th><td><i> *</i></td></tr>
<tr><th id="76">76</th><td><i> *	  Less similar, but still roughly compatible (enough so</i></td></tr>
<tr><th id="77">77</th><td><i> *	  that the driver can be adapted, at least):</i></td></tr>
<tr><th id="78">78</th><td><i> *</i></td></tr>
<tr><th id="79">79</th><td><i> *		- Registers lack the pad word between them.</i></td></tr>
<tr><th id="80">80</th><td><i> *		- Instead of a setup frame, there are two station</i></td></tr>
<tr><th id="81">81</th><td><i> *		  address registers and two multicast hash table</i></td></tr>
<tr><th id="82">82</th><td><i> *		  registers (64-bit multicast hash table).</i></td></tr>
<tr><th id="83">83</th><td><i> *		- Only supported media interface is MII-over-SIO.</i></td></tr>
<tr><th id="84">84</th><td><i> *		- Different OPMODE register bits for various things</i></td></tr>
<tr><th id="85">85</th><td><i> *		  (mostly media related).</i></td></tr>
<tr><th id="86">86</th><td><i> *</i></td></tr>
<tr><th id="87">87</th><td><i> *	- ADMtek AL981</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> *	  Another pretty-close clone:</i></td></tr>
<tr><th id="90">90</th><td><i> *</i></td></tr>
<tr><th id="91">91</th><td><i> *		- Wake-On-LAN support</i></td></tr>
<tr><th id="92">92</th><td><i> *		- Instead of a setup frame, there are two station</i></td></tr>
<tr><th id="93">93</th><td><i> *		  address registers and two multicast hash table</i></td></tr>
<tr><th id="94">94</th><td><i> *		  registers (64-bit multicast hash table).</i></td></tr>
<tr><th id="95">95</th><td><i> *		- 802.3x flow control</i></td></tr>
<tr><th id="96">96</th><td><i> *		- Only supported media interface is built-in PHY</i></td></tr>
<tr><th id="97">97</th><td><i> *		  which is accessed through a set of special registers.</i></td></tr>
<tr><th id="98">98</th><td><i> *		- Not all registers have the pad word between them,</i></td></tr>
<tr><th id="99">99</th><td><i> *		  but luckily, there are all AL981-specific registers,</i></td></tr>
<tr><th id="100">100</th><td><i> *		  so this is easy to deal with.</i></td></tr>
<tr><th id="101">101</th><td><i> *</i></td></tr>
<tr><th id="102">102</th><td><i> *	- ADMtek AN983 and AN985</i></td></tr>
<tr><th id="103">103</th><td><i> *</i></td></tr>
<tr><th id="104">104</th><td><i> *	  Similar to the ADMtek AL981, but with a few differences.</i></td></tr>
<tr><th id="105">105</th><td><i> *</i></td></tr>
<tr><th id="106">106</th><td><i> *	- Xircom X3201-3</i></td></tr>
<tr><th id="107">107</th><td><i> *</i></td></tr>
<tr><th id="108">108</th><td><i> *	  CardBus 21143 clone, with a few differences:</i></td></tr>
<tr><th id="109">109</th><td><i> *</i></td></tr>
<tr><th id="110">110</th><td><i> *		- No MicroWire SROM; Ethernet address must come</i></td></tr>
<tr><th id="111">111</th><td><i> *		  from CIS.</i></td></tr>
<tr><th id="112">112</th><td><i> *		- Transmit buffers must also be 32-bit aligned.</i></td></tr>
<tr><th id="113">113</th><td><i> *		- The BUSMODE_SWR bit is not self-clearing.</i></td></tr>
<tr><th id="114">114</th><td><i> *		- Must include FS|LS in setup packet descriptor.</i></td></tr>
<tr><th id="115">115</th><td><i> *		- SIA is not 21143-like, and all media attachments</i></td></tr>
<tr><th id="116">116</th><td><i> *		  are MII-on-SIO.</i></td></tr>
<tr><th id="117">117</th><td><i> *</i></td></tr>
<tr><th id="118">118</th><td><i> *	- Davicom DM9102 and DM9102A</i></td></tr>
<tr><th id="119">119</th><td><i> *</i></td></tr>
<tr><th id="120">120</th><td><i> *	  Pretty similar to the 21140A, with a few differences:</i></td></tr>
<tr><th id="121">121</th><td><i> *</i></td></tr>
<tr><th id="122">122</th><td><i> *		- Wake-On-LAN support</i></td></tr>
<tr><th id="123">123</th><td><i> *		- DM9102 has built-in 10/100 PHY on MII interface.</i></td></tr>
<tr><th id="124">124</th><td><i> *		- DM9102A has built-in 10/100 PHY on MII interface,</i></td></tr>
<tr><th id="125">125</th><td><i> *		  as well as a HomePNA 1 PHY on an alternate MII</i></td></tr>
<tr><th id="126">126</th><td><i> *		  interface (selected by clearing OPMODE_PS).</i></td></tr>
<tr><th id="127">127</th><td><i> *		- The chip has a bug in the transmit DMA logic,</i></td></tr>
<tr><th id="128">128</th><td><i> *		  requiring that the packet be comprised of only</i></td></tr>
<tr><th id="129">129</th><td><i> *		  one DMA segment.</i></td></tr>
<tr><th id="130">130</th><td><i> *		- The bus interface is buggy, and the BUSMODE register</i></td></tr>
<tr><th id="131">131</th><td><i> *		  must be initialized to 0.</i></td></tr>
<tr><th id="132">132</th><td><i> *		- There seems to be an interrupt logic bug, requiring</i></td></tr>
<tr><th id="133">133</th><td><i> *		  that interrupts be disabled on the chip during the</i></td></tr>
<tr><th id="134">134</th><td><i> *		  interrupt handler.</i></td></tr>
<tr><th id="135">135</th><td><i> *	</i></td></tr>
<tr><th id="136">136</th><td><i> *	- ASIX AX88140</i></td></tr>
<tr><th id="137">137</th><td><i> *	</i></td></tr>
<tr><th id="138">138</th><td><i> *	  21143 clone with a few differences:</i></td></tr>
<tr><th id="139">139</th><td><i> *</i></td></tr>
<tr><th id="140">140</th><td><i> *	  	- Specific broadcast bit in the OPMODE register.</i></td></tr>
<tr><th id="141">141</th><td><i> *	  	- Transmit buffer must be 32-bit aligned.</i></td></tr>
<tr><th id="142">142</th><td><i> *	  	- The BUSMODE_SWR bit is not self-clearing.</i></td></tr>
<tr><th id="143">143</th><td><i> *	  	- External 10BaseT PHY or 10/100 MII.</i></td></tr>
<tr><th id="144">144</th><td><i> *</i></td></tr>
<tr><th id="145">145</th><td><i> * Some of the clone chips have different registers, and some have</i></td></tr>
<tr><th id="146">146</th><td><i> * different bits in the same registers.  These will be denoted by</i></td></tr>
<tr><th id="147">147</th><td><i> * PMAC, PNICII, PNIC, DM, WINB, ADM and AX in the register/bit names.</i></td></tr>
<tr><th id="148">148</th><td><i> */</i></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/*</i></td></tr>
<tr><th id="151">151</th><td><i> * Tulip buffer descriptor.  Must be 4-byte aligned.</i></td></tr>
<tr><th id="152">152</th><td><i> *</i></td></tr>
<tr><th id="153">153</th><td><i> * Note for receive descriptors, the byte count fields must</i></td></tr>
<tr><th id="154">154</th><td><i> * be a multiple of 4.</i></td></tr>
<tr><th id="155">155</th><td><i> */</i></td></tr>
<tr><th id="156">156</th><td><b>struct</b> <dfn class="type def" id="tulip_desc" title='tulip_desc' data-ref="tulip_desc" data-ref-filename="tulip_desc">tulip_desc</dfn> {</td></tr>
<tr><th id="157">157</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tulip_desc::td_status" title='tulip_desc::td_status' data-ref="tulip_desc::td_status" data-ref-filename="tulip_desc..td_status">td_status</dfn>;	  <i>/* Status */</i></td></tr>
<tr><th id="158">158</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tulip_desc::td_ctl" title='tulip_desc::td_ctl' data-ref="tulip_desc::td_ctl" data-ref-filename="tulip_desc..td_ctl">td_ctl</dfn>;	  <i>/* Control and Byte Counts */</i></td></tr>
<tr><th id="159">159</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tulip_desc::td_bufaddr1" title='tulip_desc::td_bufaddr1' data-ref="tulip_desc::td_bufaddr1" data-ref-filename="tulip_desc..td_bufaddr1">td_bufaddr1</dfn>; <i>/* Buffer Address 1 */</i></td></tr>
<tr><th id="160">160</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tulip_desc::td_bufaddr2" title='tulip_desc::td_bufaddr2' data-ref="tulip_desc::td_bufaddr2" data-ref-filename="tulip_desc..td_bufaddr2">td_bufaddr2</dfn>; <i>/* Buffer Address 2 */</i></td></tr>
<tr><th id="161">161</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/*</i></td></tr>
<tr><th id="164">164</th><td><i> * Descriptor Status bits common to transmit and receive.</i></td></tr>
<tr><th id="165">165</th><td><i> */</i></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_OWN" data-ref="_M/TDSTAT_OWN">TDSTAT_OWN</dfn>	0x80000000	/* Tulip owns descriptor */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_ES" data-ref="_M/TDSTAT_ES">TDSTAT_ES</dfn>	0x00008000	/* Error Summary */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/*</i></td></tr>
<tr><th id="170">170</th><td><i> * Descriptor Status bits for Receive Descriptor.</i></td></tr>
<tr><th id="171">171</th><td><i> */</i></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_FF" data-ref="_M/TDSTAT_Rx_FF">TDSTAT_Rx_FF</dfn>	0x40000000	/* Filtering Fail */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_WINB_Rx_RCMP" data-ref="_M/TDSTAT_WINB_Rx_RCMP">TDSTAT_WINB_Rx_RCMP</dfn> 0x40000000	/* Receive Complete */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_FL" data-ref="_M/TDSTAT_Rx_FL">TDSTAT_Rx_FL</dfn>	0x3fff0000	/* Frame Length including CRC */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DE" data-ref="_M/TDSTAT_Rx_DE">TDSTAT_Rx_DE</dfn>	0x00004000	/* Descriptor Error */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DT" data-ref="_M/TDSTAT_Rx_DT">TDSTAT_Rx_DT</dfn>	0x00003000	/* Data Type */</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_RF" data-ref="_M/TDSTAT_Rx_RF">TDSTAT_Rx_RF</dfn>	0x00000800	/* Runt Frame */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_MF" data-ref="_M/TDSTAT_Rx_MF">TDSTAT_Rx_MF</dfn>	0x00000400	/* Multicast Frame */</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_FS" data-ref="_M/TDSTAT_Rx_FS">TDSTAT_Rx_FS</dfn>	0x00000200	/* First Descriptor */</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_LS" data-ref="_M/TDSTAT_Rx_LS">TDSTAT_Rx_LS</dfn>	0x00000100	/* Last Descriptor */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_TL" data-ref="_M/TDSTAT_Rx_TL">TDSTAT_Rx_TL</dfn>	0x00000080	/* Frame Too Long */</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_CS" data-ref="_M/TDSTAT_Rx_CS">TDSTAT_Rx_CS</dfn>	0x00000040	/* Collision Seen */</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_RT" data-ref="_M/TDSTAT_Rx_RT">TDSTAT_Rx_RT</dfn>	0x00000020	/* Frame Type */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_RW" data-ref="_M/TDSTAT_Rx_RW">TDSTAT_Rx_RW</dfn>	0x00000010	/* Receive Watchdog */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_RE" data-ref="_M/TDSTAT_Rx_RE">TDSTAT_Rx_RE</dfn>	0x00000008	/* Report on MII Error */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DB" data-ref="_M/TDSTAT_Rx_DB">TDSTAT_Rx_DB</dfn>	0x00000004	/* Dribbling Bit */</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_CE" data-ref="_M/TDSTAT_Rx_CE">TDSTAT_Rx_CE</dfn>	0x00000002	/* CRC Error */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_ZER" data-ref="_M/TDSTAT_Rx_ZER">TDSTAT_Rx_ZER</dfn>	0x00000001	/* Zero (always 0) */</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_LENGTH" data-ref="_M/TDSTAT_Rx_LENGTH">TDSTAT_Rx_LENGTH</dfn>(x)	(((x) &amp; TDSTAT_Rx_FL) &gt;&gt; 16)</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DT_SR" data-ref="_M/TDSTAT_Rx_DT_SR">TDSTAT_Rx_DT_SR</dfn>	0x00000000	/* Serial Received Frame */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DT_IL" data-ref="_M/TDSTAT_Rx_DT_IL">TDSTAT_Rx_DT_IL</dfn>	0x00001000	/* Internal Loopback Frame */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DT_EL" data-ref="_M/TDSTAT_Rx_DT_EL">TDSTAT_Rx_DT_EL</dfn>	0x00002000	/* External Loopback Frame */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Rx_DT_r" data-ref="_M/TDSTAT_Rx_DT_r">TDSTAT_Rx_DT_r</dfn>	0x00003000	/* Reserved */</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/*</i></td></tr>
<tr><th id="198">198</th><td><i> * Descriptor Status bits for Transmit Descriptor.</i></td></tr>
<tr><th id="199">199</th><td><i> */</i></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_WINB_Tx_TE" data-ref="_M/TDSTAT_WINB_Tx_TE">TDSTAT_WINB_Tx_TE</dfn> 0x00008000	/* Transmit Error */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_TO" data-ref="_M/TDSTAT_Tx_TO">TDSTAT_Tx_TO</dfn>	0x00004000	/* Transmit Jabber Timeout */</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_LO" data-ref="_M/TDSTAT_Tx_LO">TDSTAT_Tx_LO</dfn>	0x00000800	/* Loss of Carrier */</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_NC" data-ref="_M/TDSTAT_Tx_NC">TDSTAT_Tx_NC</dfn>	0x00000400	/* No Carrier */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_LC" data-ref="_M/TDSTAT_Tx_LC">TDSTAT_Tx_LC</dfn>	0x00000200	/* Late Collision */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_EC" data-ref="_M/TDSTAT_Tx_EC">TDSTAT_Tx_EC</dfn>	0x00000100	/* Excessive Collisions */</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_HF" data-ref="_M/TDSTAT_Tx_HF">TDSTAT_Tx_HF</dfn>	0x00000080	/* Heartbeat Fail */</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_CC" data-ref="_M/TDSTAT_Tx_CC">TDSTAT_Tx_CC</dfn>	0x00000078	/* Collision Count */</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_LF" data-ref="_M/TDSTAT_Tx_LF">TDSTAT_Tx_LF</dfn>	0x00000004	/* Link Fail */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_UF" data-ref="_M/TDSTAT_Tx_UF">TDSTAT_Tx_UF</dfn>	0x00000002	/* Underflow Error */</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_DE" data-ref="_M/TDSTAT_Tx_DE">TDSTAT_Tx_DE</dfn>	0x00000001	/* Deferred */</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/TDSTAT_Tx_COLLISIONS" data-ref="_M/TDSTAT_Tx_COLLISIONS">TDSTAT_Tx_COLLISIONS</dfn>(x)	(((x) &amp; TDSTAT_Tx_CC) &gt;&gt; 3)</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/*</i></td></tr>
<tr><th id="215">215</th><td><i> * Descriptor Control bits common to transmit and receive.</i></td></tr>
<tr><th id="216">216</th><td><i> */</i></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_SIZE1" data-ref="_M/TDCTL_SIZE1">TDCTL_SIZE1</dfn>	0x000007ff	/* Size of buffer 1 */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_SIZE1_SHIFT" data-ref="_M/TDCTL_SIZE1_SHIFT">TDCTL_SIZE1_SHIFT</dfn> 0</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_SIZE2" data-ref="_M/TDCTL_SIZE2">TDCTL_SIZE2</dfn>	0x003ff800	/* Size of buffer 2 */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_SIZE2_SHIFT" data-ref="_M/TDCTL_SIZE2_SHIFT">TDCTL_SIZE2_SHIFT</dfn> 11</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_ER" data-ref="_M/TDCTL_ER">TDCTL_ER</dfn>	0x02000000	/* End of Ring */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_CH" data-ref="_M/TDCTL_CH">TDCTL_CH</dfn>	0x01000000	/* Second Address Chained */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * Descriptor Control bits for Transmit Descriptor.</i></td></tr>
<tr><th id="228">228</th><td><i> */</i></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_IC" data-ref="_M/TDCTL_Tx_IC">TDCTL_Tx_IC</dfn>	0x80000000	/* Interrupt on Completion */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_LS" data-ref="_M/TDCTL_Tx_LS">TDCTL_Tx_LS</dfn>	0x40000000	/* Last Segment */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FS" data-ref="_M/TDCTL_Tx_FS">TDCTL_Tx_FS</dfn>	0x20000000	/* First Segment */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT1" data-ref="_M/TDCTL_Tx_FT1">TDCTL_Tx_FT1</dfn>	0x10000000	/* Filtering Type 1 */</u></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_SET" data-ref="_M/TDCTL_Tx_SET">TDCTL_Tx_SET</dfn>	0x08000000	/* Setup Packet */</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_AC" data-ref="_M/TDCTL_Tx_AC">TDCTL_Tx_AC</dfn>	0x04000000	/* Add CRC Disable */</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_DPD" data-ref="_M/TDCTL_Tx_DPD">TDCTL_Tx_DPD</dfn>	0x00800000	/* Disabled Padding */</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT0" data-ref="_M/TDCTL_Tx_FT0">TDCTL_Tx_FT0</dfn>	0x00400000	/* Filtering Type 0 */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/*</i></td></tr>
<tr><th id="239">239</th><td><i> * The Tulip filter is programmed by "transmitting" a Setup Packet</i></td></tr>
<tr><th id="240">240</th><td><i> * (indicated by TDCTL_Tx_SET).  The filtering type is indicated</i></td></tr>
<tr><th id="241">241</th><td><i> * as follows:</i></td></tr>
<tr><th id="242">242</th><td><i> *</i></td></tr>
<tr><th id="243">243</th><td><i> *	FT1	FT0	Description</i></td></tr>
<tr><th id="244">244</th><td><i> *	---	---	-----------</i></td></tr>
<tr><th id="245">245</th><td><i> *	0	0	Perfect Filtering: The Tulip interprets the</i></td></tr>
<tr><th id="246">246</th><td><i> *			descriptor buffer as a table of 16 MAC addresses</i></td></tr>
<tr><th id="247">247</th><td><i> *			that the Tulip should receive.</i></td></tr>
<tr><th id="248">248</th><td><i> *</i></td></tr>
<tr><th id="249">249</th><td><i> *	0	1	Hash Filtering: The Tulip interprets the</i></td></tr>
<tr><th id="250">250</th><td><i> *			descriptor buffer as a 512-bit hash table</i></td></tr>
<tr><th id="251">251</th><td><i> *			plus one perfect address.  If the incoming</i></td></tr>
<tr><th id="252">252</th><td><i> *			address is Multicast, the hash table filters</i></td></tr>
<tr><th id="253">253</th><td><i> *			the address, else the address is filtered by</i></td></tr>
<tr><th id="254">254</th><td><i> *			the perfect address.</i></td></tr>
<tr><th id="255">255</th><td><i> *</i></td></tr>
<tr><th id="256">256</th><td><i> *	1	0	Inverse Filtering: Like Perfect Filtering, except</i></td></tr>
<tr><th id="257">257</th><td><i> *			the table is addresses that the Tulip does NOT</i></td></tr>
<tr><th id="258">258</th><td><i> *			receive.</i></td></tr>
<tr><th id="259">259</th><td><i> *</i></td></tr>
<tr><th id="260">260</th><td><i> *	1	1	Hash-only Filtering: Like Hash Filtering, but</i></td></tr>
<tr><th id="261">261</th><td><i> *			physical addresses are matched by the hash table</i></td></tr>
<tr><th id="262">262</th><td><i> *			as well, and not by matching a single perfect</i></td></tr>
<tr><th id="263">263</th><td><i> *			address.</i></td></tr>
<tr><th id="264">264</th><td><i> *</i></td></tr>
<tr><th id="265">265</th><td><i> * A Setup Packet must always be 192 bytes long.  The Tulip can store</i></td></tr>
<tr><th id="266">266</th><td><i> * 16 MAC addresses.  If not all 16 are specified in Perfect Filtering</i></td></tr>
<tr><th id="267">267</th><td><i> * or Inverse Filtering mode, then unused entries should duplicate</i></td></tr>
<tr><th id="268">268</th><td><i> * one of the valid entries.</i></td></tr>
<tr><th id="269">269</th><td><i> */</i></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT_PERFECT" data-ref="_M/TDCTL_Tx_FT_PERFECT">TDCTL_Tx_FT_PERFECT</dfn>	0</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT_HASH" data-ref="_M/TDCTL_Tx_FT_HASH">TDCTL_Tx_FT_HASH</dfn>	TDCTL_Tx_FT0</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT_INVERSE" data-ref="_M/TDCTL_Tx_FT_INVERSE">TDCTL_Tx_FT_INVERSE</dfn>	TDCTL_Tx_FT1</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/TDCTL_Tx_FT_HASHONLY" data-ref="_M/TDCTL_Tx_FT_HASHONLY">TDCTL_Tx_FT_HASHONLY</dfn>	(TDCTL_Tx_FT1|TDCTL_Tx_FT0)</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/TULIP_SETUP_PACKET_LEN" data-ref="_M/TULIP_SETUP_PACKET_LEN">TULIP_SETUP_PACKET_LEN</dfn>	192</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/TULIP_MAXADDRS" data-ref="_M/TULIP_MAXADDRS">TULIP_MAXADDRS</dfn>		16</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/TULIP_MCHASHSIZE" data-ref="_M/TULIP_MCHASHSIZE">TULIP_MCHASHSIZE</dfn>	512</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/TULIP_PNICII_HASHSIZE" data-ref="_M/TULIP_PNICII_HASHSIZE">TULIP_PNICII_HASHSIZE</dfn>	128</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/*</i></td></tr>
<tr><th id="281">281</th><td><i> * Maximum size of a Tulip Ethernet Address ROM or SROM.</i></td></tr>
<tr><th id="282">282</th><td><i> */</i></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_SIZE" data-ref="_M/TULIP_ROM_SIZE">TULIP_ROM_SIZE</dfn>(bits)	(2 &lt;&lt; (bits))</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/TULIP_MAX_ROM_SIZE" data-ref="_M/TULIP_MAX_ROM_SIZE">TULIP_MAX_ROM_SIZE</dfn>	512</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/*</i></td></tr>
<tr><th id="287">287</th><td><i> * Format of the standard Tulip SROM information:</i></td></tr>
<tr><th id="288">288</th><td><i> *</i></td></tr>
<tr><th id="289">289</th><td><i> *	Byte offset	Size	Usage</i></td></tr>
<tr><th id="290">290</th><td><i> *	0		18	reserved</i></td></tr>
<tr><th id="291">291</th><td><i> *	18		1	SROM Format Version</i></td></tr>
<tr><th id="292">292</th><td><i> *	19		1	Chip Count</i></td></tr>
<tr><th id="293">293</th><td><i> *	20		6	IEEE Network Address</i></td></tr>
<tr><th id="294">294</th><td><i> *	26		1	Chip 0 Device Number</i></td></tr>
<tr><th id="295">295</th><td><i> *	27		2	Chip 0 Info Leaf Offset</i></td></tr>
<tr><th id="296">296</th><td><i> *	29		1	Chip 1 Device Number</i></td></tr>
<tr><th id="297">297</th><td><i> *	30		2	Chip 1 Info Leaf Offset</i></td></tr>
<tr><th id="298">298</th><td><i> *	32		1	Chip 2 Device Number</i></td></tr>
<tr><th id="299">299</th><td><i> *	33		2	Chip 2 Info Leaf Offset</i></td></tr>
<tr><th id="300">300</th><td><i> *	...		1	Chip n Device Number</i></td></tr>
<tr><th id="301">301</th><td><i> *	...		2	Chip n Info Leaf Offset</i></td></tr>
<tr><th id="302">302</th><td><i> *	...		...	...</i></td></tr>
<tr><th id="303">303</th><td><i> *	Chip Info Leaf Information</i></td></tr>
<tr><th id="304">304</th><td><i> *	...</i></td></tr>
<tr><th id="305">305</th><td><i> *	...</i></td></tr>
<tr><th id="306">306</th><td><i> *	...</i></td></tr>
<tr><th id="307">307</th><td><i> *	126		2	CRC32 checksum</i></td></tr>
<tr><th id="308">308</th><td><i> */</i></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_SROM_FORMAT_VERION" data-ref="_M/TULIP_ROM_SROM_FORMAT_VERION">TULIP_ROM_SROM_FORMAT_VERION</dfn>		18		/* B */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_CHIP_COUNT" data-ref="_M/TULIP_ROM_CHIP_COUNT">TULIP_ROM_CHIP_COUNT</dfn>			19		/* B */</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_IEEE_NETWORK_ADDRESS" data-ref="_M/TULIP_ROM_IEEE_NETWORK_ADDRESS">TULIP_ROM_IEEE_NETWORK_ADDRESS</dfn>		20</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_CHIPn_DEVICE_NUMBER" data-ref="_M/TULIP_ROM_CHIPn_DEVICE_NUMBER">TULIP_ROM_CHIPn_DEVICE_NUMBER</dfn>(n)	(26 + ((n) * 3))/* B */</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_CHIPn_INFO_LEAF_OFFSET" data-ref="_M/TULIP_ROM_CHIPn_INFO_LEAF_OFFSET">TULIP_ROM_CHIPn_INFO_LEAF_OFFSET</dfn>(n)	(27 + ((n) * 3))/* W */</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_CRC32_CHECKSUM" data-ref="_M/TULIP_ROM_CRC32_CHECKSUM">TULIP_ROM_CRC32_CHECKSUM</dfn>		126		/* W */</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_CRC32_CHECKSUM1" data-ref="_M/TULIP_ROM_CRC32_CHECKSUM1">TULIP_ROM_CRC32_CHECKSUM1</dfn>		94		/* W */</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_IL_SELECT_CONN_TYPE" data-ref="_M/TULIP_ROM_IL_SELECT_CONN_TYPE">TULIP_ROM_IL_SELECT_CONN_TYPE</dfn>		0		/* W */</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_IL_MEDIA_COUNT" data-ref="_M/TULIP_ROM_IL_MEDIA_COUNT">TULIP_ROM_IL_MEDIA_COUNT</dfn>		2		/* B */</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_IL_MEDIAn_BLOCK_BASE" data-ref="_M/TULIP_ROM_IL_MEDIAn_BLOCK_BASE">TULIP_ROM_IL_MEDIAn_BLOCK_BASE</dfn>		3</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_TP" data-ref="_M/SELECT_CONN_TYPE_TP">SELECT_CONN_TYPE_TP</dfn>		0x0000</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_BNC" data-ref="_M/SELECT_CONN_TYPE_BNC">SELECT_CONN_TYPE_BNC</dfn>		0x0001</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_AUI" data-ref="_M/SELECT_CONN_TYPE_AUI">SELECT_CONN_TYPE_AUI</dfn>		0x0002</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_100TX" data-ref="_M/SELECT_CONN_TYPE_100TX">SELECT_CONN_TYPE_100TX</dfn>		0x0003</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_100T4" data-ref="_M/SELECT_CONN_TYPE_100T4">SELECT_CONN_TYPE_100T4</dfn>		0x0006</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_100FX" data-ref="_M/SELECT_CONN_TYPE_100FX">SELECT_CONN_TYPE_100FX</dfn>		0x0007</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE" data-ref="_M/SELECT_CONN_TYPE">SELECT_CONN_TYPE</dfn> MII_10T	0x0009</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_MII_100TX" data-ref="_M/SELECT_CONN_TYPE_MII_100TX">SELECT_CONN_TYPE_MII_100TX</dfn>	0x000d</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_MII_100T4" data-ref="_M/SELECT_CONN_TYPE_MII_100T4">SELECT_CONN_TYPE_MII_100T4</dfn>	0x000f</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_MII_100FX" data-ref="_M/SELECT_CONN_TYPE_MII_100FX">SELECT_CONN_TYPE_MII_100FX</dfn>	0x0010</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_TP_AUTONEG" data-ref="_M/SELECT_CONN_TYPE_TP_AUTONEG">SELECT_CONN_TYPE_TP_AUTONEG</dfn>	0x0100</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_TP_FDX" data-ref="_M/SELECT_CONN_TYPE_TP_FDX">SELECT_CONN_TYPE_TP_FDX</dfn>		0x0204</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_MII_10T_FDX" data-ref="_M/SELECT_CONN_TYPE_MII_10T_FDX">SELECT_CONN_TYPE_MII_10T_FDX</dfn>	0x020a</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_100TX_FDX" data-ref="_M/SELECT_CONN_TYPE_100TX_FDX">SELECT_CONN_TYPE_100TX_FDX</dfn>	0x020e</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_MII_100TX_FDX" data-ref="_M/SELECT_CONN_TYPE_MII_100TX_FDX">SELECT_CONN_TYPE_MII_100TX_FDX</dfn>	0x0211</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_TP_NOLINKPASS" data-ref="_M/SELECT_CONN_TYPE_TP_NOLINKPASS">SELECT_CONN_TYPE_TP_NOLINKPASS</dfn>	0x0400</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_ASENSE" data-ref="_M/SELECT_CONN_TYPE_ASENSE">SELECT_CONN_TYPE_ASENSE</dfn>		0x0800</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_ASENSE_POWERUP" data-ref="_M/SELECT_CONN_TYPE_ASENSE_POWERUP">SELECT_CONN_TYPE_ASENSE_POWERUP</dfn>	0x8800</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/SELECT_CONN_TYPE_ASENSE_AUTONEG" data-ref="_M/SELECT_CONN_TYPE_ASENSE_AUTONEG">SELECT_CONN_TYPE_ASENSE_AUTONEG</dfn>	0x0900</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_CODE" data-ref="_M/TULIP_ROM_MB_MEDIA_CODE">TULIP_ROM_MB_MEDIA_CODE</dfn>		0x3f</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_TP" data-ref="_M/TULIP_ROM_MB_MEDIA_TP">TULIP_ROM_MB_MEDIA_TP</dfn>		0x00</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_BNC" data-ref="_M/TULIP_ROM_MB_MEDIA_BNC">TULIP_ROM_MB_MEDIA_BNC</dfn>		0x01</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_AUI" data-ref="_M/TULIP_ROM_MB_MEDIA_AUI">TULIP_ROM_MB_MEDIA_AUI</dfn>		0x02</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_100TX" data-ref="_M/TULIP_ROM_MB_MEDIA_100TX">TULIP_ROM_MB_MEDIA_100TX</dfn>	0x03</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_TP_FDX" data-ref="_M/TULIP_ROM_MB_MEDIA_TP_FDX">TULIP_ROM_MB_MEDIA_TP_FDX</dfn>	0x04</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_100TX_FDX" data-ref="_M/TULIP_ROM_MB_MEDIA_100TX_FDX">TULIP_ROM_MB_MEDIA_100TX_FDX</dfn>	0x05</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_100T4" data-ref="_M/TULIP_ROM_MB_MEDIA_100T4">TULIP_ROM_MB_MEDIA_100T4</dfn>	0x06</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_100FX" data-ref="_M/TULIP_ROM_MB_MEDIA_100FX">TULIP_ROM_MB_MEDIA_100FX</dfn>	0x07</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_MEDIA_100FX_FDX" data-ref="_M/TULIP_ROM_MB_MEDIA_100FX_FDX">TULIP_ROM_MB_MEDIA_100FX_FDX</dfn>	0x08</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_EXT" data-ref="_M/TULIP_ROM_MB_EXT">TULIP_ROM_MB_EXT</dfn>		0x40</u></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_CSR13" data-ref="_M/TULIP_ROM_MB_CSR13">TULIP_ROM_MB_CSR13</dfn>		1			/* W */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_CSR14" data-ref="_M/TULIP_ROM_MB_CSR14">TULIP_ROM_MB_CSR14</dfn>		3			/* W */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_CSR15" data-ref="_M/TULIP_ROM_MB_CSR15">TULIP_ROM_MB_CSR15</dfn>		5			/* W */</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_SIZE" data-ref="_M/TULIP_ROM_MB_SIZE">TULIP_ROM_MB_SIZE</dfn>(mc)		(((mc) &amp; TULIP_ROM_MB_EXT) ? 7 : 1)</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_NOINDICATOR" data-ref="_M/TULIP_ROM_MB_NOINDICATOR">TULIP_ROM_MB_NOINDICATOR</dfn>	0x8000</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_DEFAULT" data-ref="_M/TULIP_ROM_MB_DEFAULT">TULIP_ROM_MB_DEFAULT</dfn>		0x4000</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_POLARITY" data-ref="_M/TULIP_ROM_MB_POLARITY">TULIP_ROM_MB_POLARITY</dfn>		0x0080</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_OPMODE" data-ref="_M/TULIP_ROM_MB_OPMODE">TULIP_ROM_MB_OPMODE</dfn>(x)		(((x) &amp; 0x71) &lt;&lt; 18)</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_BITPOS" data-ref="_M/TULIP_ROM_MB_BITPOS">TULIP_ROM_MB_BITPOS</dfn>(x)		(1 &lt;&lt; (((x) &amp; 0x0e) &gt;&gt; 1))</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21140_GPR" data-ref="_M/TULIP_ROM_MB_21140_GPR">TULIP_ROM_MB_21140_GPR</dfn>		0	/* 21140[A] GPR block */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21140_MII" data-ref="_M/TULIP_ROM_MB_21140_MII">TULIP_ROM_MB_21140_MII</dfn>		1	/* 21140[A] MII block */</u></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21142_SIA" data-ref="_M/TULIP_ROM_MB_21142_SIA">TULIP_ROM_MB_21142_SIA</dfn>		2	/* 2114[23] SIA block */</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21142_MII" data-ref="_M/TULIP_ROM_MB_21142_MII">TULIP_ROM_MB_21142_MII</dfn>		3	/* 2114[23] MII block */</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21143_SYM" data-ref="_M/TULIP_ROM_MB_21143_SYM">TULIP_ROM_MB_21143_SYM</dfn>		4	/* 21143 SYM block */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_MB_21143_RESET" data-ref="_M/TULIP_ROM_MB_21143_RESET">TULIP_ROM_MB_21143_RESET</dfn>	5	/* 21143 reset block */</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/TULIP_ROM_GETW" data-ref="_M/TULIP_ROM_GETW">TULIP_ROM_GETW</dfn>(data, off) ((uint32_t)(data)[(off)] |		\</u></td></tr>
<tr><th id="374">374</th><td><u>				   (uint32_t)((data)[(off) + 1]) &lt;&lt; 8)</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>/*</i></td></tr>
<tr><th id="377">377</th><td><i> * Tulip control registers.</i></td></tr>
<tr><th id="378">378</th><td><i> */</i></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR0" data-ref="_M/TULIP_CSR0">TULIP_CSR0</dfn>	0x00</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR1" data-ref="_M/TULIP_CSR1">TULIP_CSR1</dfn>	0x08</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR2" data-ref="_M/TULIP_CSR2">TULIP_CSR2</dfn>	0x10</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR3" data-ref="_M/TULIP_CSR3">TULIP_CSR3</dfn>	0x18</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR4" data-ref="_M/TULIP_CSR4">TULIP_CSR4</dfn>	0x20</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR5" data-ref="_M/TULIP_CSR5">TULIP_CSR5</dfn>	0x28</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR6" data-ref="_M/TULIP_CSR6">TULIP_CSR6</dfn>	0x30</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR7" data-ref="_M/TULIP_CSR7">TULIP_CSR7</dfn>	0x38</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR8" data-ref="_M/TULIP_CSR8">TULIP_CSR8</dfn>	0x40</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR9" data-ref="_M/TULIP_CSR9">TULIP_CSR9</dfn>	0x48</u></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR10" data-ref="_M/TULIP_CSR10">TULIP_CSR10</dfn>	0x50</u></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR11" data-ref="_M/TULIP_CSR11">TULIP_CSR11</dfn>	0x58</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR12" data-ref="_M/TULIP_CSR12">TULIP_CSR12</dfn>	0x60</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR13" data-ref="_M/TULIP_CSR13">TULIP_CSR13</dfn>	0x68</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR14" data-ref="_M/TULIP_CSR14">TULIP_CSR14</dfn>	0x70</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR15" data-ref="_M/TULIP_CSR15">TULIP_CSR15</dfn>	0x78</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR16" data-ref="_M/TULIP_CSR16">TULIP_CSR16</dfn>	0x80</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR17" data-ref="_M/TULIP_CSR17">TULIP_CSR17</dfn>	0x88</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR18" data-ref="_M/TULIP_CSR18">TULIP_CSR18</dfn>	0x90</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR19" data-ref="_M/TULIP_CSR19">TULIP_CSR19</dfn>	0x98</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR20" data-ref="_M/TULIP_CSR20">TULIP_CSR20</dfn>	0xa0</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR21" data-ref="_M/TULIP_CSR21">TULIP_CSR21</dfn>	0xa8</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR22" data-ref="_M/TULIP_CSR22">TULIP_CSR22</dfn>	0xb0</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR23" data-ref="_M/TULIP_CSR23">TULIP_CSR23</dfn>	0xb8</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR24" data-ref="_M/TULIP_CSR24">TULIP_CSR24</dfn>	0xc0</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR25" data-ref="_M/TULIP_CSR25">TULIP_CSR25</dfn>	0xc8</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR26" data-ref="_M/TULIP_CSR26">TULIP_CSR26</dfn>	0xd0</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR27" data-ref="_M/TULIP_CSR27">TULIP_CSR27</dfn>	0xd8</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR28" data-ref="_M/TULIP_CSR28">TULIP_CSR28</dfn>	0xe0</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR29" data-ref="_M/TULIP_CSR29">TULIP_CSR29</dfn>	0xe8</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR30" data-ref="_M/TULIP_CSR30">TULIP_CSR30</dfn>	0xf0</u></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR31" data-ref="_M/TULIP_CSR31">TULIP_CSR31</dfn>	0xf8</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/TULIP_CSR_INDEX" data-ref="_M/TULIP_CSR_INDEX">TULIP_CSR_INDEX</dfn>(csr)	((csr) &gt;&gt; 3)</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><i>/* CSR0 - Bus Mode */</i></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/CSR_BUSMODE" data-ref="_M/CSR_BUSMODE">CSR_BUSMODE</dfn>		TULIP_CSR0</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_SWR" data-ref="_M/BUSMODE_SWR">BUSMODE_SWR</dfn>		0x00000001	/* software reset */</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_BAR" data-ref="_M/BUSMODE_BAR">BUSMODE_BAR</dfn>		0x00000002	/* bus arbitration */</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_DSL" data-ref="_M/BUSMODE_DSL">BUSMODE_DSL</dfn>		0x0000007c	/* descriptor skip length */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_BLE" data-ref="_M/BUSMODE_BLE">BUSMODE_BLE</dfn>		0x00000080	/* big endian */</u></td></tr>
<tr><th id="421">421</th><td>						<i>/* programmable burst length */</i></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_DEFAULT" data-ref="_M/BUSMODE_PBL_DEFAULT">BUSMODE_PBL_DEFAULT</dfn>	0x00000000	/*     default value */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_1LW" data-ref="_M/BUSMODE_PBL_1LW">BUSMODE_PBL_1LW</dfn>		0x00000100	/*     1 longword */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_2LW" data-ref="_M/BUSMODE_PBL_2LW">BUSMODE_PBL_2LW</dfn>		0x00000200	/*     2 longwords */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_4LW" data-ref="_M/BUSMODE_PBL_4LW">BUSMODE_PBL_4LW</dfn>		0x00000400	/*     4 longwords */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_8LW" data-ref="_M/BUSMODE_PBL_8LW">BUSMODE_PBL_8LW</dfn>		0x00000800	/*     8 longwords */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_16LW" data-ref="_M/BUSMODE_PBL_16LW">BUSMODE_PBL_16LW</dfn>	0x00001000	/*    16 longwords */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PBL_32LW" data-ref="_M/BUSMODE_PBL_32LW">BUSMODE_PBL_32LW</dfn>	0x00002000	/*    32 longwords */</u></td></tr>
<tr><th id="429">429</th><td>						<i>/* cache alignment */</i></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_CAL_NONE" data-ref="_M/BUSMODE_CAL_NONE">BUSMODE_CAL_NONE</dfn>	0x00000000	/*     no alignment */</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_CAL_8LW" data-ref="_M/BUSMODE_CAL_8LW">BUSMODE_CAL_8LW</dfn>		0x00004000	/*     8 longwords */</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_CAL_16LW" data-ref="_M/BUSMODE_CAL_16LW">BUSMODE_CAL_16LW</dfn>	0x00008000	/*    16 longwords */</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_CAL_32LW" data-ref="_M/BUSMODE_CAL_32LW">BUSMODE_CAL_32LW</dfn>	0x0000c000	/*    32 longwords */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_DAS" data-ref="_M/BUSMODE_DAS">BUSMODE_DAS</dfn>		0x00010000	/* diagnostic address space */</u></td></tr>
<tr><th id="435">435</th><td>						<i>/*   must be zero on most */</i></td></tr>
<tr><th id="436">436</th><td>						<i>/* transmit auto-poll */</i></td></tr>
<tr><th id="437">437</th><td>		<i>/*</i></td></tr>
<tr><th id="438">438</th><td><i>		 * Transmit auto-polling not supported on:</i></td></tr>
<tr><th id="439">439</th><td><i>		 *	Winbond 89C040F</i></td></tr>
<tr><th id="440">440</th><td><i>		 *	Xircom X3201-3</i></td></tr>
<tr><th id="441">441</th><td><i>		 *	Davicom DM9102 (buggy BUSMODE register)</i></td></tr>
<tr><th id="442">442</th><td><i>		 *	ASIX AX88140</i></td></tr>
<tr><th id="443">443</th><td><i>		 */</i></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_NONE" data-ref="_M/BUSMODE_TAP_NONE">BUSMODE_TAP_NONE</dfn>	0x00000000	/*     no auto-polling */</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_200us" data-ref="_M/BUSMODE_TAP_200us">BUSMODE_TAP_200us</dfn>	0x00020000	/*   200 uS */</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_800us" data-ref="_M/BUSMODE_TAP_800us">BUSMODE_TAP_800us</dfn>	0x00040000	/*   400 uS */</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_1_6ms" data-ref="_M/BUSMODE_TAP_1_6ms">BUSMODE_TAP_1_6ms</dfn>	0x00060000	/*   1.6 mS */</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_12_8us" data-ref="_M/BUSMODE_TAP_12_8us">BUSMODE_TAP_12_8us</dfn>	0x00080000	/*  12.8 uS (21041+) */</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_25_6us" data-ref="_M/BUSMODE_TAP_25_6us">BUSMODE_TAP_25_6us</dfn>	0x000a0000	/*  25.6 uS (21041+) */</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_51_2us" data-ref="_M/BUSMODE_TAP_51_2us">BUSMODE_TAP_51_2us</dfn>	0x000c0000	/*  51.2 uS (21041+) */</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_TAP_102_4us" data-ref="_M/BUSMODE_TAP_102_4us">BUSMODE_TAP_102_4us</dfn>	0x000e0000	/* 102.4 uS (21041+) */</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_DBO" data-ref="_M/BUSMODE_DBO">BUSMODE_DBO</dfn>		0x00100000	/* desc-only b/e (21041+) */</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_RME" data-ref="_M/BUSMODE_RME">BUSMODE_RME</dfn>		0x00200000	/* rd/mult enab (21140+) */</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_WINB_WAIT" data-ref="_M/BUSMODE_WINB_WAIT">BUSMODE_WINB_WAIT</dfn>	0x00200000	/* wait state insertion */</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_RLE" data-ref="_M/BUSMODE_RLE">BUSMODE_RLE</dfn>		0x00800000	/* rd/line enab (21140+) */</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_WLE" data-ref="_M/BUSMODE_WLE">BUSMODE_WLE</dfn>		0x01000000	/* wt/line enab (21140+) */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/BUSMODE_PNIC_MBO" data-ref="_M/BUSMODE_PNIC_MBO">BUSMODE_PNIC_MBO</dfn>	0x04000000	/* magic `must be one' bit */</u></td></tr>
<tr><th id="458">458</th><td>						<i>/*    on Lite-On PNIC */</i></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><i>/* CSR1 - Transmit Poll Demand */</i></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/CSR_TXPOLL" data-ref="_M/CSR_TXPOLL">CSR_TXPOLL</dfn>		TULIP_CSR1</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/TXPOLL_TPD" data-ref="_M/TXPOLL_TPD">TXPOLL_TPD</dfn>		0x00000001	/* transmit poll demand */</u></td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>/* CSR2 - Receive Poll Demand */</i></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/CSR_RXPOLL" data-ref="_M/CSR_RXPOLL">CSR_RXPOLL</dfn>		TULIP_CSR2</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/RXPOLL_RPD" data-ref="_M/RXPOLL_RPD">RXPOLL_RPD</dfn>		0x00000001	/* receive poll demand */</u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/* CSR3 - Receive List Base Address */</i></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/CSR_RXLIST" data-ref="_M/CSR_RXLIST">CSR_RXLIST</dfn>		TULIP_CSR3</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* CSR4 - Transmit List Base Address */</i></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/CSR_TXLIST" data-ref="_M/CSR_TXLIST">CSR_TXLIST</dfn>		TULIP_CSR4</u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>/* CSR5 - Status */</i></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/CSR_STATUS" data-ref="_M/CSR_STATUS">CSR_STATUS</dfn>		TULIP_CSR5</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TI" data-ref="_M/STATUS_TI">STATUS_TI</dfn>		0x00000001	/* transmit interrupt */</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TPS" data-ref="_M/STATUS_TPS">STATUS_TPS</dfn>		0x00000002	/* transmit process stopped */</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TU" data-ref="_M/STATUS_TU">STATUS_TU</dfn>		0x00000004	/* transmit buffer unavail */</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TJT" data-ref="_M/STATUS_TJT">STATUS_TJT</dfn>		0x00000008	/* transmit jabber timeout */</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/STATUS_WINB_REI" data-ref="_M/STATUS_WINB_REI">STATUS_WINB_REI</dfn>		0x00000008	/* receive early interrupt */</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LNPANC" data-ref="_M/STATUS_LNPANC">STATUS_LNPANC</dfn>		0x00000010	/* link pass (21041) */</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/STATUS_WINB_RERR" data-ref="_M/STATUS_WINB_RERR">STATUS_WINB_RERR</dfn>	0x00000010	/* receive error */</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/STATUS_UNF" data-ref="_M/STATUS_UNF">STATUS_UNF</dfn>		0x00000020	/* transmit underflow */</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RI" data-ref="_M/STATUS_RI">STATUS_RI</dfn>		0x00000040	/* receive interrupt */</u></td></tr>
<tr><th id="488">488</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RU" data-ref="_M/STATUS_RU">STATUS_RU</dfn>		0x00000080	/* receive buffer unavail */</u></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RPS" data-ref="_M/STATUS_RPS">STATUS_RPS</dfn>		0x00000100	/* receive process stopped */</u></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RWT" data-ref="_M/STATUS_RWT">STATUS_RWT</dfn>		0x00000200	/* receive watchdog timeout */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/STATUS_AT" data-ref="_M/STATUS_AT">STATUS_AT</dfn>		0x00000400	/* SIA AUI/TP pin changed</u></td></tr>
<tr><th id="492">492</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/STATUS_ETI" data-ref="_M/STATUS_ETI">STATUS_ETI</dfn>		0x00000400	/* early transmit interrupt</u></td></tr>
<tr><th id="494">494</th><td><u>						   (21142/PMAC/Winbond) */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/STATUS_FD" data-ref="_M/STATUS_FD">STATUS_FD</dfn>		0x00000800	/* full duplex short frame</u></td></tr>
<tr><th id="496">496</th><td><u>						   received (21040) */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TM" data-ref="_M/STATUS_TM">STATUS_TM</dfn>		0x00000800	/* timer expired (21041) */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LNF" data-ref="_M/STATUS_LNF">STATUS_LNF</dfn>		0x00001000	/* link fail (21040) */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SE" data-ref="_M/STATUS_SE">STATUS_SE</dfn>		0x00002000	/* system error */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/STATUS_ER" data-ref="_M/STATUS_ER">STATUS_ER</dfn>		0x00004000	/* early receive (21041) */</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/STATUS_AIS" data-ref="_M/STATUS_AIS">STATUS_AIS</dfn>		0x00008000	/* abnormal interrupt summary */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/STATUS_NIS" data-ref="_M/STATUS_NIS">STATUS_NIS</dfn>		0x00010000	/* normal interrupt summary */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS" data-ref="_M/STATUS_RS">STATUS_RS</dfn>		0x000e0000	/* receive process state */</u></td></tr>
<tr><th id="504">504</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_STOPPED" data-ref="_M/STATUS_RS_STOPPED">STATUS_RS_STOPPED</dfn>	0x00000000	/* Stopped */</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_FETCH" data-ref="_M/STATUS_RS_FETCH">STATUS_RS_FETCH</dfn>		0x00020000	/* Running - fetch receive</u></td></tr>
<tr><th id="506">506</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_CHECK" data-ref="_M/STATUS_RS_CHECK">STATUS_RS_CHECK</dfn>		0x00040000	/* Running - check for end</u></td></tr>
<tr><th id="508">508</th><td><u>						   of receive */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_WAIT" data-ref="_M/STATUS_RS_WAIT">STATUS_RS_WAIT</dfn>		0x00060000	/* Running - wait for packet */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_SUSPENDED" data-ref="_M/STATUS_RS_SUSPENDED">STATUS_RS_SUSPENDED</dfn>	0x00080000	/* Suspended */</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_CLOSE" data-ref="_M/STATUS_RS_CLOSE">STATUS_RS_CLOSE</dfn>		0x000a0000	/* Running - close receive</u></td></tr>
<tr><th id="512">512</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_FLUSH" data-ref="_M/STATUS_RS_FLUSH">STATUS_RS_FLUSH</dfn>		0x000c0000	/* Running - flush current</u></td></tr>
<tr><th id="514">514</th><td><u>						   frame from FIFO */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RS_QUEUE" data-ref="_M/STATUS_RS_QUEUE">STATUS_RS_QUEUE</dfn>		0x000e0000	/* Running - queue current</u></td></tr>
<tr><th id="516">516</th><td><u>						   frame from FIFO into</u></td></tr>
<tr><th id="517">517</th><td><u>						   buffer */</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_STOPPED" data-ref="_M/STATUS_DM_RS_STOPPED">STATUS_DM_RS_STOPPED</dfn>	0x00000000	/* Stopped */</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_FETCH" data-ref="_M/STATUS_DM_RS_FETCH">STATUS_DM_RS_FETCH</dfn>	0x00020000	/* Running - fetch receive</u></td></tr>
<tr><th id="520">520</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_WAIT" data-ref="_M/STATUS_DM_RS_WAIT">STATUS_DM_RS_WAIT</dfn>	0x00040000	/* Running - wait for packet */</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_QUEUE" data-ref="_M/STATUS_DM_RS_QUEUE">STATUS_DM_RS_QUEUE</dfn>	0x00060000	/* Running - queue current</u></td></tr>
<tr><th id="523">523</th><td><u>						   frame from FIFO into</u></td></tr>
<tr><th id="524">524</th><td><u>						   buffer */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_CLOSE_OWN" data-ref="_M/STATUS_DM_RS_CLOSE_OWN">STATUS_DM_RS_CLOSE_OWN</dfn>	0x00080000	/* Running - close receive</u></td></tr>
<tr><th id="526">526</th><td><u>						   descriptor, clear own */</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_CLOSE_ST" data-ref="_M/STATUS_DM_RS_CLOSE_ST">STATUS_DM_RS_CLOSE_ST</dfn>	0x000a0000	/* Running - close receive</u></td></tr>
<tr><th id="528">528</th><td><u>						   descriptor, write status */</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_SUSPENDED" data-ref="_M/STATUS_DM_RS_SUSPENDED">STATUS_DM_RS_SUSPENDED</dfn>	0x000c0000	/* Suspended */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_RS_FLUSH" data-ref="_M/STATUS_DM_RS_FLUSH">STATUS_DM_RS_FLUSH</dfn>	0x000e0000	/* Running - flush current</u></td></tr>
<tr><th id="531">531</th><td><u>						   frame from FIFO */</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS" data-ref="_M/STATUS_TS">STATUS_TS</dfn>		0x00700000	/* transmit process state */</u></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_STOPPED" data-ref="_M/STATUS_TS_STOPPED">STATUS_TS_STOPPED</dfn>	0x00000000	/* Stopped */</u></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_FETCH" data-ref="_M/STATUS_TS_FETCH">STATUS_TS_FETCH</dfn>		0x00100000	/* Running - fetch transmit</u></td></tr>
<tr><th id="535">535</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_WAIT" data-ref="_M/STATUS_TS_WAIT">STATUS_TS_WAIT</dfn>		0x00200000	/* Running - wait for end</u></td></tr>
<tr><th id="537">537</th><td><u>						   of transmission */</u></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_READING" data-ref="_M/STATUS_TS_READING">STATUS_TS_READING</dfn>	0x00300000	/* Running - read buffer from</u></td></tr>
<tr><th id="539">539</th><td><u>						   memory and queue into</u></td></tr>
<tr><th id="540">540</th><td><u>						   FIFO */</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_RESERVED" data-ref="_M/STATUS_TS_RESERVED">STATUS_TS_RESERVED</dfn>	0x00400000	/* RESERVED */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_SETUP" data-ref="_M/STATUS_TS_SETUP">STATUS_TS_SETUP</dfn>		0x00500000	/* Running - Setup packet */</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_SUSPENDED" data-ref="_M/STATUS_TS_SUSPENDED">STATUS_TS_SUSPENDED</dfn>	0x00600000	/* Suspended */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TS_CLOSE" data-ref="_M/STATUS_TS_CLOSE">STATUS_TS_CLOSE</dfn>		0x00700000	/* Running - close transmit</u></td></tr>
<tr><th id="545">545</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_STOPPED" data-ref="_M/STATUS_DM_TS_STOPPED">STATUS_DM_TS_STOPPED</dfn>	0x00000000	/* Stopped */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_FETCH" data-ref="_M/STATUS_DM_TS_FETCH">STATUS_DM_TS_FETCH</dfn>	0x00100000	/* Running - fetch transmit</u></td></tr>
<tr><th id="548">548</th><td><u>						   descriptor */</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_SETUP" data-ref="_M/STATUS_DM_TS_SETUP">STATUS_DM_TS_SETUP</dfn>	0x00200000	/* Running - Setup packet */</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_READING" data-ref="_M/STATUS_DM_TS_READING">STATUS_DM_TS_READING</dfn>	0x00300000	/* Running - read buffer from</u></td></tr>
<tr><th id="551">551</th><td><u>						   memory and queue into</u></td></tr>
<tr><th id="552">552</th><td><u>						   FIFO */</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_CLOSE_OWN" data-ref="_M/STATUS_DM_TS_CLOSE_OWN">STATUS_DM_TS_CLOSE_OWN</dfn>	0x00400000	/* Running - close transmit</u></td></tr>
<tr><th id="554">554</th><td><u>						   descriptor, clear own */</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_WAIT" data-ref="_M/STATUS_DM_TS_WAIT">STATUS_DM_TS_WAIT</dfn>	0x00500000	/* Running - wait for end</u></td></tr>
<tr><th id="556">556</th><td><u>						   of transmission */</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_CLOSE_ST" data-ref="_M/STATUS_DM_TS_CLOSE_ST">STATUS_DM_TS_CLOSE_ST</dfn>	0x00600000	/* Running - close transmit</u></td></tr>
<tr><th id="558">558</th><td><u>						   descriptor, write status */</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DM_TS_SUSPENDED" data-ref="_M/STATUS_DM_TS_SUSPENDED">STATUS_DM_TS_SUSPENDED</dfn>	0x00700000	/* Suspended */</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/STATUS_EB" data-ref="_M/STATUS_EB">STATUS_EB</dfn>		0x03800000	/* error bits */</u></td></tr>
<tr><th id="561">561</th><td><u>#define	<dfn class="macro" id="_M/STATUS_EB_PARITY" data-ref="_M/STATUS_EB_PARITY">STATUS_EB_PARITY</dfn>	0x00000000	/* parity errror */</u></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/STATUS_EB_MABT" data-ref="_M/STATUS_EB_MABT">STATUS_EB_MABT</dfn>		0x00800000	/* master abort */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/STATUS_EB_TABT" data-ref="_M/STATUS_EB_TABT">STATUS_EB_TABT</dfn>		0x01000000	/* target abort */</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/STATUS_GPPI" data-ref="_M/STATUS_GPPI">STATUS_GPPI</dfn>		0x04000000	/* GPIO interrupt (21142) */</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PNIC_TXABORT" data-ref="_M/STATUS_PNIC_TXABORT">STATUS_PNIC_TXABORT</dfn>	0x04000000	/* transmit aborted */</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LC" data-ref="_M/STATUS_LC">STATUS_LC</dfn>		0x08000000	/* 100baseTX link change</u></td></tr>
<tr><th id="567">567</th><td><u>						   (21142/PMAC) */</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PMAC_WKUPI" data-ref="_M/STATUS_PMAC_WKUPI">STATUS_PMAC_WKUPI</dfn>	0x10000000	/* wake up event */</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/STATUS_X3201_PMEIS" data-ref="_M/STATUS_X3201_PMEIS">STATUS_X3201_PMEIS</dfn>	0x10000000	/* power management event</u></td></tr>
<tr><th id="570">570</th><td><u>						   interrupt summary */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/STATUS_X3201_SFIS" data-ref="_M/STATUS_X3201_SFIS">STATUS_X3201_SFIS</dfn>	0x80000000	/* second function (Modem)</u></td></tr>
<tr><th id="572">572</th><td><u>						   interrupt status */</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><i>/* CSR6 - Operation Mode */</i></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/CSR_OPMODE" data-ref="_M/CSR_OPMODE">CSR_OPMODE</dfn>		TULIP_CSR6</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_HP" data-ref="_M/OPMODE_HP">OPMODE_HP</dfn>		0x00000001	/* hash/perfect mode (ro) */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_SR" data-ref="_M/OPMODE_SR">OPMODE_SR</dfn>		0x00000002	/* start receive */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_HO" data-ref="_M/OPMODE_HO">OPMODE_HO</dfn>		0x00000004	/* hash only mode (ro) */</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PB" data-ref="_M/OPMODE_PB">OPMODE_PB</dfn>		0x00000008	/* pass bad frames */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_APP" data-ref="_M/OPMODE_WINB_APP">OPMODE_WINB_APP</dfn>		0x00000008	/* accept all physcal packet */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_IF" data-ref="_M/OPMODE_IF">OPMODE_IF</dfn>		0x00000010	/* inverse filter mode (ro) */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_AMP" data-ref="_M/OPMODE_WINB_AMP">OPMODE_WINB_AMP</dfn>		0x00000010	/* accept multicast packet */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_SB" data-ref="_M/OPMODE_SB">OPMODE_SB</dfn>		0x00000020	/* start backoff counter */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_ABP" data-ref="_M/OPMODE_WINB_ABP">OPMODE_WINB_ABP</dfn>		0x00000020	/* accept broadcast packet */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PR" data-ref="_M/OPMODE_PR">OPMODE_PR</dfn>		0x00000040	/* promiscuous mode */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_ARP" data-ref="_M/OPMODE_WINB_ARP">OPMODE_WINB_ARP</dfn>		0x00000040	/* accept runt packet */</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PM" data-ref="_M/OPMODE_PM">OPMODE_PM</dfn>		0x00000080	/* pass all multicast */</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_AEP" data-ref="_M/OPMODE_WINB_AEP">OPMODE_WINB_AEP</dfn>		0x00000080	/* accept error packet */</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_FKD" data-ref="_M/OPMODE_FKD">OPMODE_FKD</dfn>		0x00000100	/* flaky oscillator disable */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/OPMODE_AX_RB" data-ref="_M/OPMODE_AX_RB">OPMODE_AX_RB</dfn>		0x00000100	/* receive broadcast packets */</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_FD" data-ref="_M/OPMODE_FD">OPMODE_FD</dfn>		0x00000200	/* full-duplex mode */</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_OM" data-ref="_M/OPMODE_OM">OPMODE_OM</dfn>		0x00000c00	/* operating mode */</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_OM_NORMAL" data-ref="_M/OPMODE_OM_NORMAL">OPMODE_OM_NORMAL</dfn>	0x00000000	/*     normal mode */</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_OM_INTLOOP" data-ref="_M/OPMODE_OM_INTLOOP">OPMODE_OM_INTLOOP</dfn>	0x00000400	/*     internal loopback */</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_OM_EXTLOOP" data-ref="_M/OPMODE_OM_EXTLOOP">OPMODE_OM_EXTLOOP</dfn>	0x00000800	/*     external loopback */</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_FC" data-ref="_M/OPMODE_FC">OPMODE_FC</dfn>		0x00001000	/* force collision */</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_ST" data-ref="_M/OPMODE_ST">OPMODE_ST</dfn>		0x00002000	/* start transmitter */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TR" data-ref="_M/OPMODE_TR">OPMODE_TR</dfn>		0x0000c000	/* threshold control */</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TR_72" data-ref="_M/OPMODE_TR_72">OPMODE_TR_72</dfn>		0x00000000	/*     72 bytes */</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TR_96" data-ref="_M/OPMODE_TR_96">OPMODE_TR_96</dfn>		0x00004000	/*     96 bytes */</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TR_128" data-ref="_M/OPMODE_TR_128">OPMODE_TR_128</dfn>		0x00008000	/*    128 bytes */</u></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TR_160" data-ref="_M/OPMODE_TR_160">OPMODE_TR_160</dfn>		0x0000c000	/*    160 bytes */</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_TTH" data-ref="_M/OPMODE_WINB_TTH">OPMODE_WINB_TTH</dfn>		0x001fc000	/* transmit threshold */</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_TTH_SHIFT" data-ref="_M/OPMODE_WINB_TTH_SHIFT">OPMODE_WINB_TTH_SHIFT</dfn>	14</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_BP" data-ref="_M/OPMODE_BP">OPMODE_BP</dfn>		0x00010000	/* backpressure enable */</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_CA" data-ref="_M/OPMODE_CA">OPMODE_CA</dfn>		0x00020000	/* capture effect enable */</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PNIC_TBEN" data-ref="_M/OPMODE_PNIC_TBEN">OPMODE_PNIC_TBEN</dfn>	0x00020000	/* Tx backoff offset enable */</u></td></tr>
<tr><th id="609">609</th><td>	<i>/*</i></td></tr>
<tr><th id="610">610</th><td><i>	 * On Davicom DM9102, OPMODE_PS and OPMODE_HBD must</i></td></tr>
<tr><th id="611">611</th><td><i>	 * always be set.</i></td></tr>
<tr><th id="612">612</th><td><i>	 */</i></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PS" data-ref="_M/OPMODE_PS">OPMODE_PS</dfn>		0x00040000	/* port select:</u></td></tr>
<tr><th id="614">614</th><td><u>						   1 = MII/SYM, 0 = SRL</u></td></tr>
<tr><th id="615">615</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_HBD" data-ref="_M/OPMODE_HBD">OPMODE_HBD</dfn>		0x00080000	/* heartbeat disable:</u></td></tr>
<tr><th id="617">617</th><td><u>						   set in MII/SYM 100mbps,</u></td></tr>
<tr><th id="618">618</th><td><u>						   set according to PHY</u></td></tr>
<tr><th id="619">619</th><td><u>						   in MII 10mbps mode</u></td></tr>
<tr><th id="620">620</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PNIC_IT" data-ref="_M/OPMODE_PNIC_IT">OPMODE_PNIC_IT</dfn>		0x00100000	/* immediate transmit */</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_SF" data-ref="_M/OPMODE_SF">OPMODE_SF</dfn>		0x00200000	/* store and forward mode</u></td></tr>
<tr><th id="623">623</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_REIT" data-ref="_M/OPMODE_WINB_REIT">OPMODE_WINB_REIT</dfn>	0x1fe00000	/* receive eartly intr thresh */</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_REIT_SHIFT" data-ref="_M/OPMODE_WINB_REIT_SHIFT">OPMODE_WINB_REIT_SHIFT</dfn>	21</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_TTM" data-ref="_M/OPMODE_TTM">OPMODE_TTM</dfn>		0x00400000	/* Transmit Threshold Mode:</u></td></tr>
<tr><th id="627">627</th><td><u>						   1 = 10mbps, 0 = 100mbps</u></td></tr>
<tr><th id="628">628</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PCS" data-ref="_M/OPMODE_PCS">OPMODE_PCS</dfn>		0x00800000	/* PCS function (21140) */</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_SCR" data-ref="_M/OPMODE_SCR">OPMODE_SCR</dfn>		0x01000000	/* scrambler mode (21140) */</u></td></tr>
<tr><th id="631">631</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_MBO" data-ref="_M/OPMODE_MBO">OPMODE_MBO</dfn>		0x02000000	/* must be one (21140,</u></td></tr>
<tr><th id="632">632</th><td><u>						   DM9102) */</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_IDAMSB" data-ref="_M/OPMODE_IDAMSB">OPMODE_IDAMSB</dfn>		0x04000000	/* ignore dest addr MSB</u></td></tr>
<tr><th id="634">634</th><td><u>						   (21142) */</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PNIC_DRC" data-ref="_M/OPMODE_PNIC_DRC">OPMODE_PNIC_DRC</dfn>		0x20000000	/* don't include CRC in Rx</u></td></tr>
<tr><th id="636">636</th><td><u>						   frames (PNIC) */</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_FES" data-ref="_M/OPMODE_WINB_FES">OPMODE_WINB_FES</dfn>		0x20000000	/* fast ethernet select */</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_RA" data-ref="_M/OPMODE_RA">OPMODE_RA</dfn>		0x40000000	/* receive all (21140) */</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_PNIC_EED" data-ref="_M/OPMODE_PNIC_EED">OPMODE_PNIC_EED</dfn>		0x40000000	/* 1 == ext, 0 == int ENDEC</u></td></tr>
<tr><th id="640">640</th><td><u>						   (PNIC) */</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_TEIO" data-ref="_M/OPMODE_WINB_TEIO">OPMODE_WINB_TEIO</dfn>	0x40000000	/* transmit early intr on */</u></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_SC" data-ref="_M/OPMODE_SC">OPMODE_SC</dfn>		0x80000000	/* special capture effect</u></td></tr>
<tr><th id="643">643</th><td><u>						   enable (21041+) */</u></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_WINB_REIO" data-ref="_M/OPMODE_WINB_REIO">OPMODE_WINB_REIO</dfn>	0x80000000	/* receive early intr on */</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><i>/* Shorthand for media-related OPMODE bits */</i></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/OPMODE_MEDIA_BITS" data-ref="_M/OPMODE_MEDIA_BITS">OPMODE_MEDIA_BITS</dfn>	(OPMODE_FD|OPMODE_PS|OPMODE_TTM|OPMODE_PCS|OPMODE_SCR)</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i>/* CSR7 - Interrupt Enable */</i></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/CSR_INTEN" data-ref="_M/CSR_INTEN">CSR_INTEN</dfn>		TULIP_CSR7</u></td></tr>
<tr><th id="651">651</th><td>	<i>/* See bits for CSR5 -- Status */</i></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><i>/* CSR8 - Missed Frames */</i></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/CSR_MISSED" data-ref="_M/CSR_MISSED">CSR_MISSED</dfn>		TULIP_CSR8</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/MISSED_MFC" data-ref="_M/MISSED_MFC">MISSED_MFC</dfn>		0x0000ffff	/* missed packet count */</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/MISSED_MFO" data-ref="_M/MISSED_MFO">MISSED_MFO</dfn>		0x00010000	/* missed packet count</u></td></tr>
<tr><th id="658">658</th><td><u>						   overflowed */</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/MISSED_FOC" data-ref="_M/MISSED_FOC">MISSED_FOC</dfn>		0x0ffe0000	/* fifo overflow counter</u></td></tr>
<tr><th id="660">660</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="661">661</th><td><u>#define	<dfn class="macro" id="_M/MISSED_OCO" data-ref="_M/MISSED_OCO">MISSED_OCO</dfn>		0x10000000	/* overflow counter overflowed</u></td></tr>
<tr><th id="662">662</th><td><u>						   (21140) */</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define	<dfn class="macro" id="_M/MISSED_GETMFC" data-ref="_M/MISSED_GETMFC">MISSED_GETMFC</dfn>(x)	((x) &amp; MISSED_MFC)</u></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/MISSED_GETFOC" data-ref="_M/MISSED_GETFOC">MISSED_GETFOC</dfn>(x)	(((x) &amp; MISSED_FOC) &gt;&gt; 17)</u></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i>/* CSR9 - MII, SROM, Boot ROM, Ethernet Address ROM register. */</i></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/CSR_MIIROM" data-ref="_M/CSR_MIIROM">CSR_MIIROM</dfn>		TULIP_CSR9</u></td></tr>
<tr><th id="670">670</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_DATA" data-ref="_M/MIIROM_DATA">MIIROM_DATA</dfn>		0x000000ff	/* byte of data from</u></td></tr>
<tr><th id="671">671</th><td><u>						   Ethernet Address ROM</u></td></tr>
<tr><th id="672">672</th><td><u>						   (21040), byte of data</u></td></tr>
<tr><th id="673">673</th><td><u>						   to/from Boot ROM (21041+) */</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_SROMCS" data-ref="_M/MIIROM_SROMCS">MIIROM_SROMCS</dfn>		0x00000001	/* SROM chip select */</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_SROMSK" data-ref="_M/MIIROM_SROMSK">MIIROM_SROMSK</dfn>		0x00000002	/* SROM clock */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_SROMDI" data-ref="_M/MIIROM_SROMDI">MIIROM_SROMDI</dfn>		0x00000004	/* SROM data in (to) */</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_SROMDO" data-ref="_M/MIIROM_SROMDO">MIIROM_SROMDO</dfn>		0x00000008	/* SROM data out (from) */</u></td></tr>
<tr><th id="678">678</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_REG" data-ref="_M/MIIROM_REG">MIIROM_REG</dfn>		0x00000400	/* external register select */</u></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_SR" data-ref="_M/MIIROM_SR">MIIROM_SR</dfn>		0x00000800	/* SROM select */</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_BR" data-ref="_M/MIIROM_BR">MIIROM_BR</dfn>		0x00001000	/* boot ROM select */</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_WR" data-ref="_M/MIIROM_WR">MIIROM_WR</dfn>		0x00002000	/* write to boot ROM */</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_RD" data-ref="_M/MIIROM_RD">MIIROM_RD</dfn>		0x00004000	/* read from boot ROM */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_MOD" data-ref="_M/MIIROM_MOD">MIIROM_MOD</dfn>		0x00008000	/* mode select (ro) (21041) */</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_MDC" data-ref="_M/MIIROM_MDC">MIIROM_MDC</dfn>		0x00010000	/* MII clock */</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_MDO" data-ref="_M/MIIROM_MDO">MIIROM_MDO</dfn>		0x00020000	/* MII data out */</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_MIIDIR" data-ref="_M/MIIROM_MIIDIR">MIIROM_MIIDIR</dfn>		0x00040000	/* MII direction mode</u></td></tr>
<tr><th id="687">687</th><td><u>						   1 = PHY in read,</u></td></tr>
<tr><th id="688">688</th><td><u>						   0 = PHY in write */</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_MDI" data-ref="_M/MIIROM_MDI">MIIROM_MDI</dfn>		0x00080000	/* MII data in */</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_DN" data-ref="_M/MIIROM_DN">MIIROM_DN</dfn>		0x80000000	/* data not valid (21040) */</u></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_PMAC_LED0SEL" data-ref="_M/MIIROM_PMAC_LED0SEL">MIIROM_PMAC_LED0SEL</dfn>	0x10000000	/* 0 == LED0 activity (def)</u></td></tr>
<tr><th id="693">693</th><td><u>						   1 == LED0 speed */</u></td></tr>
<tr><th id="694">694</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_PMAC_LED1SEL" data-ref="_M/MIIROM_PMAC_LED1SEL">MIIROM_PMAC_LED1SEL</dfn>	0x20000000	/* 0 == LED1 link (def)</u></td></tr>
<tr><th id="695">695</th><td><u>						   1 == LED1 link/act */</u></td></tr>
<tr><th id="696">696</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_PMAC_LED2SEL" data-ref="_M/MIIROM_PMAC_LED2SEL">MIIROM_PMAC_LED2SEL</dfn>	0x40000000	/* 0 == LED2 speed (def)</u></td></tr>
<tr><th id="697">697</th><td><u>						   1 == LED2 collision */</u></td></tr>
<tr><th id="698">698</th><td><u>#define	<dfn class="macro" id="_M/MIIROM_PMAC_LED3SEL" data-ref="_M/MIIROM_PMAC_LED3SEL">MIIROM_PMAC_LED3SEL</dfn>	0x80000000	/* 0 == LED3 receive (def)</u></td></tr>
<tr><th id="699">699</th><td><u>						   1 == LED3 full duplex */</u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>	<i>/* SROM opcodes */</i></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/TULIP_SROM_OPC_ERASE" data-ref="_M/TULIP_SROM_OPC_ERASE">TULIP_SROM_OPC_ERASE</dfn>	0x04</u></td></tr>
<tr><th id="703">703</th><td><u>#define	<dfn class="macro" id="_M/TULIP_SROM_OPC_WRITE" data-ref="_M/TULIP_SROM_OPC_WRITE">TULIP_SROM_OPC_WRITE</dfn>	0x05</u></td></tr>
<tr><th id="704">704</th><td><u>#define	<dfn class="macro" id="_M/TULIP_SROM_OPC_READ" data-ref="_M/TULIP_SROM_OPC_READ">TULIP_SROM_OPC_READ</dfn>	0x06</u></td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>	<i>/* The Lite-On PNIC does this completely differently */</i></td></tr>
<tr><th id="707">707</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MIIROM_DATA" data-ref="_M/PNIC_MIIROM_DATA">PNIC_MIIROM_DATA</dfn>	0x0000ffff	/* mask of data bits ??? */</u></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MIIROM_BUSY" data-ref="_M/PNIC_MIIROM_BUSY">PNIC_MIIROM_BUSY</dfn>	0x80000000	/* EEPROM is busy */</u></td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td></td></tr>
<tr><th id="711">711</th><td><i>/* CSR10 - Boot ROM address register (21041+). */</i></td></tr>
<tr><th id="712">712</th><td><u>#define	<dfn class="macro" id="_M/CSR_ROMADDR" data-ref="_M/CSR_ROMADDR">CSR_ROMADDR</dfn>		TULIP_CSR10</u></td></tr>
<tr><th id="713">713</th><td><u>#define	<dfn class="macro" id="_M/ROMADDR_MASK" data-ref="_M/ROMADDR_MASK">ROMADDR_MASK</dfn>		0x000003ff	/* boot rom address */</u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/* CSR11 - General Purpose Timer (21041+). */</i></td></tr>
<tr><th id="717">717</th><td><u>#define	<dfn class="macro" id="_M/CSR_GPT" data-ref="_M/CSR_GPT">CSR_GPT</dfn>			TULIP_CSR11</u></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/GPT_VALUE" data-ref="_M/GPT_VALUE">GPT_VALUE</dfn>		0x0000ffff	/* timer value */</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/GPT_CON" data-ref="_M/GPT_CON">GPT_CON</dfn>			0x00010000	/* continuous mode */</u></td></tr>
<tr><th id="720">720</th><td>	<i>/* 21143-PD and 21143-TD Interrupt Mitigation bits */</i></td></tr>
<tr><th id="721">721</th><td><u>#define	<dfn class="macro" id="_M/GPT_NRX" data-ref="_M/GPT_NRX">GPT_NRX</dfn>			0x000e0000	/* number of Rx packets */</u></td></tr>
<tr><th id="722">722</th><td><u>#define	<dfn class="macro" id="_M/GPT_RXT" data-ref="_M/GPT_RXT">GPT_RXT</dfn>			0x00f00000	/* Rx timer */</u></td></tr>
<tr><th id="723">723</th><td><u>#define	<dfn class="macro" id="_M/GPT_NTX" data-ref="_M/GPT_NTX">GPT_NTX</dfn>			0x07000000	/* number of Tx packets */</u></td></tr>
<tr><th id="724">724</th><td><u>#define	<dfn class="macro" id="_M/GPT_TXT" data-ref="_M/GPT_TXT">GPT_TXT</dfn>			0x78000000	/* Tx timer */</u></td></tr>
<tr><th id="725">725</th><td><u>#define	<dfn class="macro" id="_M/GPT_CYCLE" data-ref="_M/GPT_CYCLE">GPT_CYCLE</dfn>		0x80000000	/* cycle size */</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td><i>/* CSR12 - SIA Status Register. */</i></td></tr>
<tr><th id="729">729</th><td><u>#define	<dfn class="macro" id="_M/CSR_SIASTAT" data-ref="_M/CSR_SIASTAT">CSR_SIASTAT</dfn>		TULIP_CSR12</u></td></tr>
<tr><th id="730">730</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_PAUI" data-ref="_M/SIASTAT_PAUI">SIASTAT_PAUI</dfn>		0x00000001	/* pin AUI/TP indication</u></td></tr>
<tr><th id="731">731</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="732">732</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_MRA" data-ref="_M/SIASTAT_MRA">SIASTAT_MRA</dfn>		0x00000001	/* MII receive activity</u></td></tr>
<tr><th id="733">733</th><td><u>						   (21142) */</u></td></tr>
<tr><th id="734">734</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_NCR" data-ref="_M/SIASTAT_NCR">SIASTAT_NCR</dfn>		0x00000002	/* network connection error */</u></td></tr>
<tr><th id="735">735</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_LS100" data-ref="_M/SIASTAT_LS100">SIASTAT_LS100</dfn>		0x00000002	/* 100baseT link status</u></td></tr>
<tr><th id="736">736</th><td><u>						   0 == pass (21142) */</u></td></tr>
<tr><th id="737">737</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_LKF" data-ref="_M/SIASTAT_LKF">SIASTAT_LKF</dfn>		0x00000004	/* link fail status */</u></td></tr>
<tr><th id="738">738</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_LS10" data-ref="_M/SIASTAT_LS10">SIASTAT_LS10</dfn>		0x00000004	/* 10baseT link status</u></td></tr>
<tr><th id="739">739</th><td><u>						   0 == pass (21142) */</u></td></tr>
<tr><th id="740">740</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_APS" data-ref="_M/SIASTAT_APS">SIASTAT_APS</dfn>		0x00000008	/* auto polarity status */</u></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_DSD" data-ref="_M/SIASTAT_DSD">SIASTAT_DSD</dfn>		0x00000010	/* PLL self test done */</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_DSP" data-ref="_M/SIASTAT_DSP">SIASTAT_DSP</dfn>		0x00000020	/* PLL self test pass */</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_DAZ" data-ref="_M/SIASTAT_DAZ">SIASTAT_DAZ</dfn>		0x00000040	/* PLL all zero */</u></td></tr>
<tr><th id="744">744</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_DAO" data-ref="_M/SIASTAT_DAO">SIASTAT_DAO</dfn>		0x00000080	/* PLL all one */</u></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_SRA" data-ref="_M/SIASTAT_SRA">SIASTAT_SRA</dfn>		0x00000100	/* selected port receive</u></td></tr>
<tr><th id="746">746</th><td><u>						   activity (21041) */</u></td></tr>
<tr><th id="747">747</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ARA" data-ref="_M/SIASTAT_ARA">SIASTAT_ARA</dfn>		0x00000100	/* AUI receive activity</u></td></tr>
<tr><th id="748">748</th><td><u>						   (21142) */</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_NRA" data-ref="_M/SIASTAT_NRA">SIASTAT_NRA</dfn>		0x00000200	/* non-selected port</u></td></tr>
<tr><th id="750">750</th><td><u>						   receive activity (21041) */</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_TRA" data-ref="_M/SIASTAT_TRA">SIASTAT_TRA</dfn>		0x00000200	/* 10base-T receive activity</u></td></tr>
<tr><th id="752">752</th><td><u>						   (21142) */</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_NSN" data-ref="_M/SIASTAT_NSN">SIASTAT_NSN</dfn>		0x00000400	/* non-stable NLPs detected</u></td></tr>
<tr><th id="754">754</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_TRF" data-ref="_M/SIASTAT_TRF">SIASTAT_TRF</dfn>		0x00000800	/* transmit remote fault</u></td></tr>
<tr><th id="756">756</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS" data-ref="_M/SIASTAT_ANS">SIASTAT_ANS</dfn>		0x00007000	/* autonegotiation state</u></td></tr>
<tr><th id="758">758</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_DIS" data-ref="_M/SIASTAT_ANS_DIS">SIASTAT_ANS_DIS</dfn>		0x00000000	/*     disabled */</u></td></tr>
<tr><th id="760">760</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_TXDIS" data-ref="_M/SIASTAT_ANS_TXDIS">SIASTAT_ANS_TXDIS</dfn>	0x00001000	/*     transmit disabled */</u></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_START" data-ref="_M/SIASTAT_ANS_START">SIASTAT_ANS_START</dfn>	0x00001000	/*     (MX98715AEC) */</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_ABD" data-ref="_M/SIASTAT_ANS_ABD">SIASTAT_ANS_ABD</dfn>		0x00002000	/*     ability detect */</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_ACKD" data-ref="_M/SIASTAT_ANS_ACKD">SIASTAT_ANS_ACKD</dfn>	0x00003000	/*     acknowledge detect */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_ACKC" data-ref="_M/SIASTAT_ANS_ACKC">SIASTAT_ANS_ACKC</dfn>	0x00004000	/*     complete acknowledge */</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_FLPGOOD" data-ref="_M/SIASTAT_ANS_FLPGOOD">SIASTAT_ANS_FLPGOOD</dfn>	0x00005000	/*     FLP link good */</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_ANS_LINKCHECK" data-ref="_M/SIASTAT_ANS_LINKCHECK">SIASTAT_ANS_LINKCHECK</dfn>	0x00006000	/*     link check */</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_LPN" data-ref="_M/SIASTAT_LPN">SIASTAT_LPN</dfn>		0x00008000	/* link partner negotiable</u></td></tr>
<tr><th id="768">768</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_LPC" data-ref="_M/SIASTAT_LPC">SIASTAT_LPC</dfn>		0xffff0000	/* link partner code word */</u></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#define	<dfn class="macro" id="_M/SIASTAT_GETLPC" data-ref="_M/SIASTAT_GETLPC">SIASTAT_GETLPC</dfn>(x)	(((x) &amp; SIASTAT_LPC) &gt;&gt; 16)</u></td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i>/* CSR13 - SIA Connectivity Register. */</i></td></tr>
<tr><th id="775">775</th><td><u>#define	<dfn class="macro" id="_M/CSR_SIACONN" data-ref="_M/CSR_SIACONN">CSR_SIACONN</dfn>		TULIP_CSR13</u></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_SRL" data-ref="_M/SIACONN_SRL">SIACONN_SRL</dfn>		0x00000001	/* SIA reset</u></td></tr>
<tr><th id="777">777</th><td><u>						   (0 == reset) */</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_PS" data-ref="_M/SIACONN_PS">SIACONN_PS</dfn>		0x00000002	/* pin AUI/TP selection</u></td></tr>
<tr><th id="779">779</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_CAC" data-ref="_M/SIACONN_CAC">SIACONN_CAC</dfn>		0x00000004	/* CSR autoconfiguration */</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_AUI" data-ref="_M/SIACONN_AUI">SIACONN_AUI</dfn>		0x00000008	/* select AUI (0 = TP) */</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_EDP" data-ref="_M/SIACONN_EDP">SIACONN_EDP</dfn>		0x00000010	/* SIA PLL external input</u></td></tr>
<tr><th id="783">783</th><td><u>						   enable (21040) */</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_ENI" data-ref="_M/SIACONN_ENI">SIACONN_ENI</dfn>		0x00000020	/* encoder input multiplexer</u></td></tr>
<tr><th id="785">785</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_SIM" data-ref="_M/SIACONN_SIM">SIACONN_SIM</dfn>		0x00000040	/* serial interface input</u></td></tr>
<tr><th id="787">787</th><td><u>						   multiplexer (21040) */</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_ASE" data-ref="_M/SIACONN_ASE">SIACONN_ASE</dfn>		0x00000080	/* APLL start enable</u></td></tr>
<tr><th id="789">789</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="790">790</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_SEL" data-ref="_M/SIACONN_SEL">SIACONN_SEL</dfn>		0x00000f00	/* external port output</u></td></tr>
<tr><th id="791">791</th><td><u>						   multiplexer select</u></td></tr>
<tr><th id="792">792</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_IE" data-ref="_M/SIACONN_IE">SIACONN_IE</dfn>		0x00001000	/* input enable (21040) */</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_OE1_3" data-ref="_M/SIACONN_OE1_3">SIACONN_OE1_3</dfn>		0x00002000	/* output enable 1, 3</u></td></tr>
<tr><th id="795">795</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="796">796</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_OE2_4" data-ref="_M/SIACONN_OE2_4">SIACONN_OE2_4</dfn>		0x00004000	/* output enable 2, 4</u></td></tr>
<tr><th id="797">797</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_OE5_6_7" data-ref="_M/SIACONN_OE5_6_7">SIACONN_OE5_6_7</dfn>		0x00008000	/* output enable 5, 6, 7</u></td></tr>
<tr><th id="799">799</th><td><u>						   (21040) */</u></td></tr>
<tr><th id="800">800</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_SDM" data-ref="_M/SIACONN_SDM">SIACONN_SDM</dfn>		0x0000ef00	/* SIA diagnostic mode;</u></td></tr>
<tr><th id="801">801</th><td><u>						   always set to this value</u></td></tr>
<tr><th id="802">802</th><td><u>						   for normal operation</u></td></tr>
<tr><th id="803">803</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td><i>/* CSR14 - SIA Transmit Receive Register. */</i></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/CSR_SIATXRX" data-ref="_M/CSR_SIATXRX">CSR_SIATXRX</dfn>		TULIP_CSR14</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_ECEN" data-ref="_M/SIATXRX_ECEN">SIATXRX_ECEN</dfn>		0x00000001	/* encoder enable */</u></td></tr>
<tr><th id="809">809</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_LBK" data-ref="_M/SIATXRX_LBK">SIATXRX_LBK</dfn>		0x00000002	/* loopback enable */</u></td></tr>
<tr><th id="810">810</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_DREN" data-ref="_M/SIATXRX_DREN">SIATXRX_DREN</dfn>		0x00000004	/* driver enable */</u></td></tr>
<tr><th id="811">811</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_LSE" data-ref="_M/SIATXRX_LSE">SIATXRX_LSE</dfn>		0x00000008	/* link pulse send enable */</u></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CPEN" data-ref="_M/SIATXRX_CPEN">SIATXRX_CPEN</dfn>		0x00000030	/* compensation enable */</u></td></tr>
<tr><th id="813">813</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CPEN_DIS0" data-ref="_M/SIATXRX_CPEN_DIS0">SIATXRX_CPEN_DIS0</dfn>	0x00000000	/*     disabled */</u></td></tr>
<tr><th id="814">814</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CPEN_DIS1" data-ref="_M/SIATXRX_CPEN_DIS1">SIATXRX_CPEN_DIS1</dfn>	0x00000010	/*     disabled */</u></td></tr>
<tr><th id="815">815</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CPEN_HIGHPWR" data-ref="_M/SIATXRX_CPEN_HIGHPWR">SIATXRX_CPEN_HIGHPWR</dfn>	0x00000020	/*     high power */</u></td></tr>
<tr><th id="816">816</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CPEN_NORMAL" data-ref="_M/SIATXRX_CPEN_NORMAL">SIATXRX_CPEN_NORMAL</dfn>	0x00000030	/*     normal */</u></td></tr>
<tr><th id="817">817</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_MBO" data-ref="_M/SIATXRX_MBO">SIATXRX_MBO</dfn>		0x00000040	/* must be one (21041 pass 2) */</u></td></tr>
<tr><th id="818">818</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_TH" data-ref="_M/SIATXRX_TH">SIATXRX_TH</dfn>		0x00000040	/* 10baseT HDX enable (21142) */</u></td></tr>
<tr><th id="819">819</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_ANE" data-ref="_M/SIATXRX_ANE">SIATXRX_ANE</dfn>		0x00000080	/* autonegotiation enable</u></td></tr>
<tr><th id="820">820</th><td><u>						   (21041/21142) */</u></td></tr>
<tr><th id="821">821</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_RSQ" data-ref="_M/SIATXRX_RSQ">SIATXRX_RSQ</dfn>		0x00000100	/* receive squelch enable */</u></td></tr>
<tr><th id="822">822</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CSQ" data-ref="_M/SIATXRX_CSQ">SIATXRX_CSQ</dfn>		0x00000200	/* collision squelch enable */</u></td></tr>
<tr><th id="823">823</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_CLD" data-ref="_M/SIATXRX_CLD">SIATXRX_CLD</dfn>		0x00000400	/* collision detect enable */</u></td></tr>
<tr><th id="824">824</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_SQE" data-ref="_M/SIATXRX_SQE">SIATXRX_SQE</dfn>		0x00000800	/* signal quality generation</u></td></tr>
<tr><th id="825">825</th><td><u>						   enable */</u></td></tr>
<tr><th id="826">826</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_LTE" data-ref="_M/SIATXRX_LTE">SIATXRX_LTE</dfn>		0x00001000	/* link test enable */</u></td></tr>
<tr><th id="827">827</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_APE" data-ref="_M/SIATXRX_APE">SIATXRX_APE</dfn>		0x00002000	/* auto-polarity enable */</u></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_SPP" data-ref="_M/SIATXRX_SPP">SIATXRX_SPP</dfn>		0x00004000	/* set polarity plus */</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_TAS" data-ref="_M/SIATXRX_TAS">SIATXRX_TAS</dfn>		0x00008000	/* 10base-T/AUI autosensing</u></td></tr>
<tr><th id="830">830</th><td><u>						   enable (21041/21142) */</u></td></tr>
<tr><th id="831">831</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_THX" data-ref="_M/SIATXRX_THX">SIATXRX_THX</dfn>		0x00010000	/* 100baseTX-HDX (21142) */</u></td></tr>
<tr><th id="832">832</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_TXF" data-ref="_M/SIATXRX_TXF">SIATXRX_TXF</dfn>		0x00020000	/* 100baseTX-FDX (21142) */</u></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_T4" data-ref="_M/SIATXRX_T4">SIATXRX_T4</dfn>		0x00040000	/* 100baseT4 (21142) */</u></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><i>/* CSR15 - SIA General Register. */</i></td></tr>
<tr><th id="837">837</th><td><u>#define	<dfn class="macro" id="_M/CSR_SIAGEN" data-ref="_M/CSR_SIAGEN">CSR_SIAGEN</dfn>		TULIP_CSR15</u></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_JBD" data-ref="_M/SIAGEN_JBD">SIAGEN_JBD</dfn>		0x00000001	/* jabber disable */</u></td></tr>
<tr><th id="839">839</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_HUJ" data-ref="_M/SIAGEN_HUJ">SIAGEN_HUJ</dfn>		0x00000002	/* host unjab */</u></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_JCK" data-ref="_M/SIAGEN_JCK">SIAGEN_JCK</dfn>		0x00000004	/* jabber clock */</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_ABM" data-ref="_M/SIAGEN_ABM">SIAGEN_ABM</dfn>		0x00000008	/* BNC select (21041) */</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_RWD" data-ref="_M/SIAGEN_RWD">SIAGEN_RWD</dfn>		0x00000010	/* receive watchdog disable */</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_RWR" data-ref="_M/SIAGEN_RWR">SIAGEN_RWR</dfn>		0x00000020	/* receive watchdog release */</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LE1" data-ref="_M/SIAGEN_LE1">SIAGEN_LE1</dfn>		0x00000040	/* LED 1 enable (21041) */</u></td></tr>
<tr><th id="845">845</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LV1" data-ref="_M/SIAGEN_LV1">SIAGEN_LV1</dfn>		0x00000080	/* LED 1 value (21041) */</u></td></tr>
<tr><th id="846">846</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_TSCK" data-ref="_M/SIAGEN_TSCK">SIAGEN_TSCK</dfn>		0x00000100	/* test clock */</u></td></tr>
<tr><th id="847">847</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_FUSQ" data-ref="_M/SIAGEN_FUSQ">SIAGEN_FUSQ</dfn>		0x00000200	/* force unsquelch */</u></td></tr>
<tr><th id="848">848</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_FLF" data-ref="_M/SIAGEN_FLF">SIAGEN_FLF</dfn>		0x00000400	/* force link fail */</u></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LSD" data-ref="_M/SIAGEN_LSD">SIAGEN_LSD</dfn>		0x00000800	/* LED stretch disable</u></td></tr>
<tr><th id="850">850</th><td><u>						   (21041) */</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LEE" data-ref="_M/SIAGEN_LEE">SIAGEN_LEE</dfn>		0x00000800	/* Link extend enable (21142) */</u></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_DPST" data-ref="_M/SIAGEN_DPST">SIAGEN_DPST</dfn>		0x00001000	/* PLL self-test start */</u></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_FRL" data-ref="_M/SIAGEN_FRL">SIAGEN_FRL</dfn>		0x00002000	/* force receiver low */</u></td></tr>
<tr><th id="854">854</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LE2" data-ref="_M/SIAGEN_LE2">SIAGEN_LE2</dfn>		0x00004000	/* LED 2 enable (21041) */</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_RMP" data-ref="_M/SIAGEN_RMP">SIAGEN_RMP</dfn>		0x00004000	/* received magic packet</u></td></tr>
<tr><th id="856">856</th><td><u>						   (21143) */</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LV2" data-ref="_M/SIAGEN_LV2">SIAGEN_LV2</dfn>		0x00008000	/* LED 2 value (21041) */</u></td></tr>
<tr><th id="858">858</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_HCKR" data-ref="_M/SIAGEN_HCKR">SIAGEN_HCKR</dfn>		0x00008000	/* hacker (21143) */</u></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_MD" data-ref="_M/SIAGEN_MD">SIAGEN_MD</dfn>		0x000f0000	/* general purpose mode/data */</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LGS0" data-ref="_M/SIAGEN_LGS0">SIAGEN_LGS0</dfn>		0x00100000	/* LED/GEP 0 select */</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LGS1" data-ref="_M/SIAGEN_LGS1">SIAGEN_LGS1</dfn>		0x00200000	/* LED/GEP 1 select */</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LGS2" data-ref="_M/SIAGEN_LGS2">SIAGEN_LGS2</dfn>		0x00400000	/* LED/GEP 2 select */</u></td></tr>
<tr><th id="863">863</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_LGS3" data-ref="_M/SIAGEN_LGS3">SIAGEN_LGS3</dfn>		0x00800000	/* LED/GEP 3 select */</u></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_GEI0" data-ref="_M/SIAGEN_GEI0">SIAGEN_GEI0</dfn>		0x01000000	/* GEP pin 0 intr enable */</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_GEI1" data-ref="_M/SIAGEN_GEI1">SIAGEN_GEI1</dfn>		0x02000000	/* GEP pin 1 intr enable */</u></td></tr>
<tr><th id="866">866</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_RME" data-ref="_M/SIAGEN_RME">SIAGEN_RME</dfn>		0x04000000	/* receive match enable */</u></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_CWE" data-ref="_M/SIAGEN_CWE">SIAGEN_CWE</dfn>		0x08000000	/* control write enable */</u></td></tr>
<tr><th id="868">868</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_GI0" data-ref="_M/SIAGEN_GI0">SIAGEN_GI0</dfn>		0x10000000	/* GEP pin 0 interrupt */</u></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_GI1" data-ref="_M/SIAGEN_GI1">SIAGEN_GI1</dfn>		0x20000000	/* GEP pin 1 interrupt */</u></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_RMI" data-ref="_M/SIAGEN_RMI">SIAGEN_RMI</dfn>		0x40000000	/* receive match interrupt */</u></td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><i>/* CSR12 - General Purpose Port (21140+). */</i></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/CSR_GPP" data-ref="_M/CSR_GPP">CSR_GPP</dfn>			TULIP_CSR12</u></td></tr>
<tr><th id="875">875</th><td><u>#define	<dfn class="macro" id="_M/GPP_MD" data-ref="_M/GPP_MD">GPP_MD</dfn>			0x000000ff	/* general purpose mode/data */</u></td></tr>
<tr><th id="876">876</th><td><u>#define	<dfn class="macro" id="_M/GPP_GPC" data-ref="_M/GPP_GPC">GPP_GPC</dfn>			0x00000100	/* general purpose control */</u></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_GPD" data-ref="_M/GPP_PNIC_GPD">GPP_PNIC_GPD</dfn>		0x0000000f	/* general purpose data */</u></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_GPC" data-ref="_M/GPP_PNIC_GPC">GPP_PNIC_GPC</dfn>		0x000000f0	/* general purpose control */</u></td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_IN" data-ref="_M/GPP_PNIC_IN">GPP_PNIC_IN</dfn>(x)		(1 &lt;&lt; (x))</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_OUT" data-ref="_M/GPP_PNIC_OUT">GPP_PNIC_OUT</dfn>(x, on)	(((on) &lt;&lt; (x)) | (1 &lt;&lt; ((x) + 4)))</u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><i>/*</i></td></tr>
<tr><th id="884">884</th><td><i> * The Lite-On PNIC manual recommends the following for the General Purpose</i></td></tr>
<tr><th id="885">885</th><td><i> * I/O pins:</i></td></tr>
<tr><th id="886">886</th><td><i> *</i></td></tr>
<tr><th id="887">887</th><td><i> *	0	Speed Relay		1 == 100mbps</i></td></tr>
<tr><th id="888">888</th><td><i> *	1	100mbps loopback	1 == loopback</i></td></tr>
<tr><th id="889">889</th><td><i> *	2	BNC DC-DC converter	1 == select BNC</i></td></tr>
<tr><th id="890">890</th><td><i> *	3	Link 100		1 == 100baseTX link status</i></td></tr>
<tr><th id="891">891</th><td><i> */</i></td></tr>
<tr><th id="892">892</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_PIN_SPEED_RLY" data-ref="_M/GPP_PNIC_PIN_SPEED_RLY">GPP_PNIC_PIN_SPEED_RLY</dfn>	0</u></td></tr>
<tr><th id="893">893</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_PIN_100M_LPKB" data-ref="_M/GPP_PNIC_PIN_100M_LPKB">GPP_PNIC_PIN_100M_LPKB</dfn>	1</u></td></tr>
<tr><th id="894">894</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_PIN_BNC_XMER" data-ref="_M/GPP_PNIC_PIN_BNC_XMER">GPP_PNIC_PIN_BNC_XMER</dfn>	2</u></td></tr>
<tr><th id="895">895</th><td><u>#define	<dfn class="macro" id="_M/GPP_PNIC_PIN_LNK100X" data-ref="_M/GPP_PNIC_PIN_LNK100X">GPP_PNIC_PIN_LNK100X</dfn>	3</u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><i>/*</i></td></tr>
<tr><th id="898">898</th><td><i> * Definitions used for the SMC 9332DST (21140) board.</i></td></tr>
<tr><th id="899">899</th><td><i> */</i></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/GPP_SMC9332DST_PINS" data-ref="_M/GPP_SMC9332DST_PINS">GPP_SMC9332DST_PINS</dfn>	0x3f	/* General Purpose Pin directions */</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/GPP_SMC9332DST_OK10" data-ref="_M/GPP_SMC9332DST_OK10">GPP_SMC9332DST_OK10</dfn>	0x80	/* 10 Mb/sec Signal Detect gep&lt;7&gt; */</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/GPP_SMC9332DST_OK100" data-ref="_M/GPP_SMC9332DST_OK100">GPP_SMC9332DST_OK100</dfn>	0x40	/* 100 Mb/sec Signal Detect gep&lt;6&gt; */</u></td></tr>
<tr><th id="903">903</th><td><u>#define <dfn class="macro" id="_M/GPP_SMC9332DST_INIT" data-ref="_M/GPP_SMC9332DST_INIT">GPP_SMC9332DST_INIT</dfn>	0x09	/* No loopback --- point-to-point */</u></td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td><i>/*</i></td></tr>
<tr><th id="906">906</th><td><i> * Definitions used for the Cogent EM1x0 (21140) board.</i></td></tr>
<tr><th id="907">907</th><td><i> */</i></td></tr>
<tr><th id="908">908</th><td><u>#define <dfn class="macro" id="_M/GPP_COGENT_EM1x0_PINS" data-ref="_M/GPP_COGENT_EM1x0_PINS">GPP_COGENT_EM1x0_PINS</dfn>	0x3f	/* General Purpose Pin directions */</u></td></tr>
<tr><th id="909">909</th><td><u>#define <dfn class="macro" id="_M/GPP_COGENT_EM1x0_INIT" data-ref="_M/GPP_COGENT_EM1x0_INIT">GPP_COGENT_EM1x0_INIT</dfn>	0x09	/* No loopback --- point-to-point */</u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><i>/*</i></td></tr>
<tr><th id="912">912</th><td><i> * Digital EB140 21140 reference design.</i></td></tr>
<tr><th id="913">913</th><td><i> * MC68832 + ML6671 for 100Mb/s.  LXT901 for 10Mb/s.</i></td></tr>
<tr><th id="914">914</th><td><i> *</i></td></tr>
<tr><th id="915">915</th><td><i> * (From document EC-QD2SA-TE, figure 1-3.)</i></td></tr>
<tr><th id="916">916</th><td><i> */</i></td></tr>
<tr><th id="917">917</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_OUTPUTS" data-ref="_M/GPP_EB140_OUTPUTS">GPP_EB140_OUTPUTS</dfn>	0x1f	/* these GPP pins are driven */</u></td></tr>
<tr><th id="918">918</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_MC68832_LB" data-ref="_M/GPP_EB140_MC68832_LB">GPP_EB140_MC68832_LB</dfn>	0x01	/* 100Mb/s loopback disable 1 */</u></td></tr>
<tr><th id="919">919</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_ML6671_LB" data-ref="_M/GPP_EB140_ML6671_LB">GPP_EB140_ML6671_LB</dfn>	0x02	/* 100Mb/s loopback disable 2 */</u></td></tr>
<tr><th id="920">920</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_LXT901_ILB" data-ref="_M/GPP_EB140_LXT901_ILB">GPP_EB140_LXT901_ILB</dfn>	0x04	/* 10Mb/s internal LB enable */</u></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_LXT901_ELB" data-ref="_M/GPP_EB140_LXT901_ELB">GPP_EB140_LXT901_ELB</dfn>	0x08	/* 10Mb/s external LB disable */</u></td></tr>
<tr><th id="922">922</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_RESERVED" data-ref="_M/GPP_EB140_RESERVED">GPP_EB140_RESERVED</dfn>	0x10	/* media switch relay on other boards */</u></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_MC68836_SYNC" data-ref="_M/GPP_EB140_MC68836_SYNC">GPP_EB140_MC68836_SYNC</dfn>	0x20	/* synced to 100Mb/s PHY */</u></td></tr>
<tr><th id="924">924</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_MC68836_LINK" data-ref="_M/GPP_EB140_MC68836_LINK">GPP_EB140_MC68836_LINK</dfn>	0x40	/* 100Mb/s signal detect */</u></td></tr>
<tr><th id="925">925</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_LXT901_LINK" data-ref="_M/GPP_EB140_LXT901_LINK">GPP_EB140_LXT901_LINK</dfn>	0x80	/* 10Mb/s link pass */</u></td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><u>#define	<dfn class="macro" id="_M/GPP_EB140_INIT" data-ref="_M/GPP_EB140_INIT">GPP_EB140_INIT</dfn>	(GPP_EB140_LXT901_ELB|GPP_EB140_ML6671_LB|GPP_EB140_MC68832_LB)</u></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>/*</i></td></tr>
<tr><th id="930">930</th><td><i> * Digital Semiconductor 21040 registers.</i></td></tr>
<tr><th id="931">931</th><td><i> */</i></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><i>/* CSR11 - Full Duplex Register */</i></td></tr>
<tr><th id="934">934</th><td><u>#define	<dfn class="macro" id="_M/CSR_21040_FDX" data-ref="_M/CSR_21040_FDX">CSR_21040_FDX</dfn>		TULIP_CSR11</u></td></tr>
<tr><th id="935">935</th><td><u>#define	<dfn class="macro" id="_M/FDX21040_FDXACV" data-ref="_M/FDX21040_FDXACV">FDX21040_FDXACV</dfn>		0x0000ffff	/* full duplex</u></td></tr>
<tr><th id="936">936</th><td><u>						   autoconfiguration value */</u></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><i>/* SIA configuration for 10base-T (from the 21040 manual) */</i></td></tr>
<tr><th id="940">940</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21040_10BASET" data-ref="_M/SIACONN_21040_10BASET">SIACONN_21040_10BASET</dfn>	0x0000ef01</u></td></tr>
<tr><th id="941">941</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21040_10BASET" data-ref="_M/SIATXRX_21040_10BASET">SIATXRX_21040_10BASET</dfn>	0x0000ffff</u></td></tr>
<tr><th id="942">942</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21040_10BASET" data-ref="_M/SIAGEN_21040_10BASET">SIAGEN_21040_10BASET</dfn>	0x00000000</u></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td><i>/* SIA configuration for 10base-T full-duplex (from the 21040 manual) */</i></td></tr>
<tr><th id="946">946</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21040_10BASET_FDX" data-ref="_M/SIACONN_21040_10BASET_FDX">SIACONN_21040_10BASET_FDX</dfn> 0x0000ef01</u></td></tr>
<tr><th id="947">947</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21040_10BASET_FDX" data-ref="_M/SIATXRX_21040_10BASET_FDX">SIATXRX_21040_10BASET_FDX</dfn> 0x0000fffd</u></td></tr>
<tr><th id="948">948</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21040_10BASET_FDX" data-ref="_M/SIAGEN_21040_10BASET_FDX">SIAGEN_21040_10BASET_FDX</dfn>  0x00000000</u></td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><i>/* SIA configuration for 10base-5 (from the 21040 manual) */</i></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21040_AUI" data-ref="_M/SIACONN_21040_AUI">SIACONN_21040_AUI</dfn>	0x0000ef09</u></td></tr>
<tr><th id="953">953</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21040_AUI" data-ref="_M/SIATXRX_21040_AUI">SIATXRX_21040_AUI</dfn>	0x00000705</u></td></tr>
<tr><th id="954">954</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21040_AUI" data-ref="_M/SIAGEN_21040_AUI">SIAGEN_21040_AUI</dfn>	0x00000006</u></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><i>/* SIA configuration for External SIA (from the 21040 manual) */</i></td></tr>
<tr><th id="958">958</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21040_EXTSIA" data-ref="_M/SIACONN_21040_EXTSIA">SIACONN_21040_EXTSIA</dfn>	0x00003041</u></td></tr>
<tr><th id="959">959</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21040_EXTSIA" data-ref="_M/SIATXRX_21040_EXTSIA">SIATXRX_21040_EXTSIA</dfn>	0x00000000</u></td></tr>
<tr><th id="960">960</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21040_EXTSIA" data-ref="_M/SIAGEN_21040_EXTSIA">SIAGEN_21040_EXTSIA</dfn>	0x00000006</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td><i>/*</i></td></tr>
<tr><th id="964">964</th><td><i> * Digital Semiconductor 21041 registers.</i></td></tr>
<tr><th id="965">965</th><td><i> */</i></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><i>/* SIA configuration for 10base-T (from the 21041 manual) */</i></td></tr>
<tr><th id="968">968</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041_10BASET" data-ref="_M/SIACONN_21041_10BASET">SIACONN_21041_10BASET</dfn>	0x0000ef01</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041_10BASET" data-ref="_M/SIATXRX_21041_10BASET">SIATXRX_21041_10BASET</dfn>	0x0000ff3f</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041_10BASET" data-ref="_M/SIAGEN_21041_10BASET">SIAGEN_21041_10BASET</dfn>	0x00000000</u></td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041P2_10BASET" data-ref="_M/SIACONN_21041P2_10BASET">SIACONN_21041P2_10BASET</dfn>	SIACONN_21041_10BASET</u></td></tr>
<tr><th id="973">973</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041P2_10BASET" data-ref="_M/SIATXRX_21041P2_10BASET">SIATXRX_21041P2_10BASET</dfn>	0x0000ffff</u></td></tr>
<tr><th id="974">974</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041P2_10BASET" data-ref="_M/SIAGEN_21041P2_10BASET">SIAGEN_21041P2_10BASET</dfn>	SIAGEN_21041_10BASET</u></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><i>/* SIA configuration for 10base-T full-duplex (from the 21041 manual) */</i></td></tr>
<tr><th id="978">978</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041_10BASET_FDX" data-ref="_M/SIACONN_21041_10BASET_FDX">SIACONN_21041_10BASET_FDX</dfn>   0x0000ef01</u></td></tr>
<tr><th id="979">979</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041_10BASET_FDX" data-ref="_M/SIATXRX_21041_10BASET_FDX">SIATXRX_21041_10BASET_FDX</dfn>   0x0000ff3d</u></td></tr>
<tr><th id="980">980</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041_10BASET_FDX" data-ref="_M/SIAGEN_21041_10BASET_FDX">SIAGEN_21041_10BASET_FDX</dfn>    0x00000000</u></td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041P2_10BASET_FDX" data-ref="_M/SIACONN_21041P2_10BASET_FDX">SIACONN_21041P2_10BASET_FDX</dfn> SIACONN_21041_10BASET_FDX</u></td></tr>
<tr><th id="983">983</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041P2_10BASET_FDX" data-ref="_M/SIATXRX_21041P2_10BASET_FDX">SIATXRX_21041P2_10BASET_FDX</dfn> 0x0000ffff</u></td></tr>
<tr><th id="984">984</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041P2_10BASET_FDX" data-ref="_M/SIAGEN_21041P2_10BASET_FDX">SIAGEN_21041P2_10BASET_FDX</dfn>  SIAGEN_21041_10BASET_FDX</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><i>/* SIA configuration for 10base-5 (from the 21041 manual) */</i></td></tr>
<tr><th id="988">988</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041_AUI" data-ref="_M/SIACONN_21041_AUI">SIACONN_21041_AUI</dfn>	0x0000ef09</u></td></tr>
<tr><th id="989">989</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041_AUI" data-ref="_M/SIATXRX_21041_AUI">SIATXRX_21041_AUI</dfn>	0x0000f73d</u></td></tr>
<tr><th id="990">990</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041_AUI" data-ref="_M/SIAGEN_21041_AUI">SIAGEN_21041_AUI</dfn>	0x0000000e</u></td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041P2_AUI" data-ref="_M/SIACONN_21041P2_AUI">SIACONN_21041P2_AUI</dfn>	SIACONN_21041_AUI</u></td></tr>
<tr><th id="993">993</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041P2_AUI" data-ref="_M/SIATXRX_21041P2_AUI">SIATXRX_21041P2_AUI</dfn>	0x0000f7fd</u></td></tr>
<tr><th id="994">994</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041P2_AUI" data-ref="_M/SIAGEN_21041P2_AUI">SIAGEN_21041P2_AUI</dfn>	SIAGEN_21041_AUI</u></td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><i>/* SIA configuration for 10base-2 (from the 21041 manual) */</i></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041_BNC" data-ref="_M/SIACONN_21041_BNC">SIACONN_21041_BNC</dfn>	0x0000ef09</u></td></tr>
<tr><th id="999">999</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041_BNC" data-ref="_M/SIATXRX_21041_BNC">SIATXRX_21041_BNC</dfn>	0x0000f73d</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041_BNC" data-ref="_M/SIAGEN_21041_BNC">SIAGEN_21041_BNC</dfn>	0x00000006</u></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21041P2_BNC" data-ref="_M/SIACONN_21041P2_BNC">SIACONN_21041P2_BNC</dfn>	SIACONN_21041_BNC</u></td></tr>
<tr><th id="1003">1003</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21041P2_BNC" data-ref="_M/SIATXRX_21041P2_BNC">SIATXRX_21041P2_BNC</dfn>	0x0000f7fd</u></td></tr>
<tr><th id="1004">1004</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21041P2_BNC" data-ref="_M/SIAGEN_21041P2_BNC">SIAGEN_21041P2_BNC</dfn>	SIAGEN_21041_BNC</u></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td><i>/*</i></td></tr>
<tr><th id="1008">1008</th><td><i> * Digital Semiconductor 21142/21143 registers.</i></td></tr>
<tr><th id="1009">1009</th><td><i> */</i></td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><i>/* SIA configuration for 10baseT (from the 21143 manual) */</i></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21142_10BASET" data-ref="_M/SIACONN_21142_10BASET">SIACONN_21142_10BASET</dfn>	0x00000001</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21142_10BASET" data-ref="_M/SIATXRX_21142_10BASET">SIATXRX_21142_10BASET</dfn>	0x00007f3f</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21142_10BASET" data-ref="_M/SIAGEN_21142_10BASET">SIAGEN_21142_10BASET</dfn>	0x00000008</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><i>/* SIA configuration for 10baseT full-duplex (from the 21143 manual) */</i></td></tr>
<tr><th id="1018">1018</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21142_10BASET_FDX" data-ref="_M/SIACONN_21142_10BASET_FDX">SIACONN_21142_10BASET_FDX</dfn>   0x00000001</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21142_10BASET_FDX" data-ref="_M/SIATXRX_21142_10BASET_FDX">SIATXRX_21142_10BASET_FDX</dfn>   0x00007f3d</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21142_10BASET_FDX" data-ref="_M/SIAGEN_21142_10BASET_FDX">SIAGEN_21142_10BASET_FDX</dfn>    0x00000008</u></td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i>/* SIA configuration for 10base5 (from the 21143 manual) */</i></td></tr>
<tr><th id="1024">1024</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21142_AUI" data-ref="_M/SIACONN_21142_AUI">SIACONN_21142_AUI</dfn>	0x00000009</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21142_AUI" data-ref="_M/SIATXRX_21142_AUI">SIATXRX_21142_AUI</dfn>	0x00004705</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21142_AUI" data-ref="_M/SIAGEN_21142_AUI">SIAGEN_21142_AUI</dfn>	0x0000000e</u></td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><i>/* SIA configuration for 10base2 (from the 21143 manual) */</i></td></tr>
<tr><th id="1030">1030</th><td><u>#define	<dfn class="macro" id="_M/SIACONN_21142_BNC" data-ref="_M/SIACONN_21142_BNC">SIACONN_21142_BNC</dfn>	0x00000009</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define	<dfn class="macro" id="_M/SIATXRX_21142_BNC" data-ref="_M/SIATXRX_21142_BNC">SIATXRX_21142_BNC</dfn>	0x00004705</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/SIAGEN_21142_BNC" data-ref="_M/SIAGEN_21142_BNC">SIAGEN_21142_BNC</dfn>	0x00000006</u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><i>/*</i></td></tr>
<tr><th id="1036">1036</th><td><i> * Lite-On 82C168/82C169 registers.</i></td></tr>
<tr><th id="1037">1037</th><td><i> */</i></td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><i>/* ENDEC General Register */</i></td></tr>
<tr><th id="1040">1040</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNIC_ENDEC" data-ref="_M/CSR_PNIC_ENDEC">CSR_PNIC_ENDEC</dfn>		0x78</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define	<dfn class="macro" id="_M/PNIC_ENDEC_JDIS" data-ref="_M/PNIC_ENDEC_JDIS">PNIC_ENDEC_JDIS</dfn>		0x00000001	/* jabber disable */</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/* SROM Power Register */</i></td></tr>
<tr><th id="1044">1044</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNIC_SROMPWR" data-ref="_M/CSR_PNIC_SROMPWR">CSR_PNIC_SROMPWR</dfn>	0x90</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define	<dfn class="macro" id="_M/PNIC_SROMPWR_MRLE" data-ref="_M/PNIC_SROMPWR_MRLE">PNIC_SROMPWR_MRLE</dfn>	0x00000001	/* Memory-Read-Line enable */</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define	<dfn class="macro" id="_M/PNIC_SROMPWR_CB" data-ref="_M/PNIC_SROMPWR_CB">PNIC_SROMPWR_CB</dfn>		0x00000002	/* cache boundary alignment</u></td></tr>
<tr><th id="1047">1047</th><td><u>						   burst type; 1 == burst to</u></td></tr>
<tr><th id="1048">1048</th><td><u>						   boundary, 0 == single-cycle</u></td></tr>
<tr><th id="1049">1049</th><td><u>						   to boundary */</u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><i>/* SROM Control Register */</i></td></tr>
<tr><th id="1052">1052</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNIC_SROMCTL" data-ref="_M/CSR_PNIC_SROMCTL">CSR_PNIC_SROMCTL</dfn>	0x98</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define	<dfn class="macro" id="_M/PNIC_SROMCTL_addr" data-ref="_M/PNIC_SROMCTL_addr">PNIC_SROMCTL_addr</dfn>	0x0000003f	/* mask of address bits */</u></td></tr>
<tr><th id="1054">1054</th><td><i>/* XXX THESE ARE WRONG ACCORDING TO THE MANUAL! */</i></td></tr>
<tr><th id="1055">1055</th><td><u>#define	<dfn class="macro" id="_M/PNIC_SROMCTL_READ" data-ref="_M/PNIC_SROMCTL_READ">PNIC_SROMCTL_READ</dfn>	0x00000600	/* read command */</u></td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td><i>/* MII Access Register */</i></td></tr>
<tr><th id="1058">1058</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNIC_MII" data-ref="_M/CSR_PNIC_MII">CSR_PNIC_MII</dfn>		0xa0</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_DATA" data-ref="_M/PNIC_MII_DATA">PNIC_MII_DATA</dfn>		0x0000ffff	/* mask of data bits */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_REG" data-ref="_M/PNIC_MII_REG">PNIC_MII_REG</dfn>		0x007c0000	/* register mask */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_REGSHIFT" data-ref="_M/PNIC_MII_REGSHIFT">PNIC_MII_REGSHIFT</dfn>	18</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_PHY" data-ref="_M/PNIC_MII_PHY">PNIC_MII_PHY</dfn>		0x0f800000	/* phy mask */</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_PHYSHIFT" data-ref="_M/PNIC_MII_PHYSHIFT">PNIC_MII_PHYSHIFT</dfn>	23</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_OPCODE" data-ref="_M/PNIC_MII_OPCODE">PNIC_MII_OPCODE</dfn>		0x30000000	/* opcode mask */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_RESERVED" data-ref="_M/PNIC_MII_RESERVED">PNIC_MII_RESERVED</dfn>	0x00020000	/* must be one/must be zero;</u></td></tr>
<tr><th id="1066">1066</th><td><u>						   2 bits are described here */</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_MBO" data-ref="_M/PNIC_MII_MBO">PNIC_MII_MBO</dfn>		0x40000000	/* must be one */</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_BUSY" data-ref="_M/PNIC_MII_BUSY">PNIC_MII_BUSY</dfn>		0x80000000	/* MII is busy */</u></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_WRITE" data-ref="_M/PNIC_MII_WRITE">PNIC_MII_WRITE</dfn>		0x10000000	/* write PHY command */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define	<dfn class="macro" id="_M/PNIC_MII_READ" data-ref="_M/PNIC_MII_READ">PNIC_MII_READ</dfn>		0x20000000	/* read PHY command */</u></td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><i>/* NWAY Register */</i></td></tr>
<tr><th id="1074">1074</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNIC_NWAY" data-ref="_M/CSR_PNIC_NWAY">CSR_PNIC_NWAY</dfn>		0xb8</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_RS" data-ref="_M/PNIC_NWAY_RS">PNIC_NWAY_RS</dfn>		0x00000001	/* reset NWay block */</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_PD" data-ref="_M/PNIC_NWAY_PD">PNIC_NWAY_PD</dfn>		0x00000002	/* power down NWay block */</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_BX" data-ref="_M/PNIC_NWAY_BX">PNIC_NWAY_BX</dfn>		0x00000004	/* bypass transceiver */</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LC" data-ref="_M/PNIC_NWAY_LC">PNIC_NWAY_LC</dfn>		0x00000008	/* AUI low current mode */</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_UV" data-ref="_M/PNIC_NWAY_UV">PNIC_NWAY_UV</dfn>		0x00000010	/* low squelch voltage */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_DX" data-ref="_M/PNIC_NWAY_DX">PNIC_NWAY_DX</dfn>		0x00000020	/* disable TP pol. correction */</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_TW" data-ref="_M/PNIC_NWAY_TW">PNIC_NWAY_TW</dfn>		0x00000040	/* select TP (0 == AUI) */</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_AF" data-ref="_M/PNIC_NWAY_AF">PNIC_NWAY_AF</dfn>		0x00000080	/* AUI full/half step input</u></td></tr>
<tr><th id="1083">1083</th><td><u>						   voltage */</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_FD" data-ref="_M/PNIC_NWAY_FD">PNIC_NWAY_FD</dfn>		0x00000100	/* full duplex mode */</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_DL" data-ref="_M/PNIC_NWAY_DL">PNIC_NWAY_DL</dfn>		0x00000200	/* disable link integrity</u></td></tr>
<tr><th id="1086">1086</th><td><u>						   test */</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_DM" data-ref="_M/PNIC_NWAY_DM">PNIC_NWAY_DM</dfn>		0x00000400	/* disable AUI/TP autodetect */</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_100" data-ref="_M/PNIC_NWAY_100">PNIC_NWAY_100</dfn>		0x00000800	/* 1 == 100mbps, 0 == 10mbps */</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_NW" data-ref="_M/PNIC_NWAY_NW">PNIC_NWAY_NW</dfn>		0x00001000	/* enable NWay block */</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_CAP10T" data-ref="_M/PNIC_NWAY_CAP10T">PNIC_NWAY_CAP10T</dfn>	0x00002000	/* adv. 10baseT */</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_CAP10TFDX" data-ref="_M/PNIC_NWAY_CAP10TFDX">PNIC_NWAY_CAP10TFDX</dfn>	0x00004000	/* adv. 10baseT-FDX */</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_CAP100TXFDX" data-ref="_M/PNIC_NWAY_CAP100TXFDX">PNIC_NWAY_CAP100TXFDX</dfn>	0x00008000	/* adv. 100baseTX-FDX */</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_CAP100TX" data-ref="_M/PNIC_NWAY_CAP100TX">PNIC_NWAY_CAP100TX</dfn>	0x00010000	/* adv. 100baseTX */</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_CAP100T4" data-ref="_M/PNIC_NWAY_CAP100T4">PNIC_NWAY_CAP100T4</dfn>	0x00020000	/* adv. 100base-T4 */</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_RN" data-ref="_M/PNIC_NWAY_RN">PNIC_NWAY_RN</dfn>		0x02000000	/* re-negotiate enable */</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_RF" data-ref="_M/PNIC_NWAY_RF">PNIC_NWAY_RF</dfn>		0x04000000	/* remote fault detected */</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR10T" data-ref="_M/PNIC_NWAY_LPAR10T">PNIC_NWAY_LPAR10T</dfn>	0x08000000	/* link part. 10baseT */</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR10TFDX" data-ref="_M/PNIC_NWAY_LPAR10TFDX">PNIC_NWAY_LPAR10TFDX</dfn>	0x10000000	/* link part. 10baseT-FDX */</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR100TXFDX" data-ref="_M/PNIC_NWAY_LPAR100TXFDX">PNIC_NWAY_LPAR100TXFDX</dfn>	0x20000000	/* link part. 100baseTX-FDX */</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR100TX" data-ref="_M/PNIC_NWAY_LPAR100TX">PNIC_NWAY_LPAR100TX</dfn>	0x40000000	/* link part. 100baseTX */</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR100T4" data-ref="_M/PNIC_NWAY_LPAR100T4">PNIC_NWAY_LPAR100T4</dfn>	0x80000000	/* link part. 100base-T4 */</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define	<dfn class="macro" id="_M/PNIC_NWAY_LPAR_MASK" data-ref="_M/PNIC_NWAY_LPAR_MASK">PNIC_NWAY_LPAR_MASK</dfn>	0xf8000000</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><i>/*</i></td></tr>
<tr><th id="1106">1106</th><td><i> * Macronix 98713, 98713A, 98715, 98715A, 98715AEC, 98725 and</i></td></tr>
<tr><th id="1107">1107</th><td><i> * Lite-On 82C115 registers.</i></td></tr>
<tr><th id="1108">1108</th><td><i> */</i></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>	<i>/*</i></td></tr>
<tr><th id="1111">1111</th><td><i>	 * Note, the MX98713 is very Tulip-like:</i></td></tr>
<tr><th id="1112">1112</th><td><i>	 *</i></td></tr>
<tr><th id="1113">1113</th><td><i>	 *	CSR12		General Purpose Port (like 21140)</i></td></tr>
<tr><th id="1114">1114</th><td><i>	 *	CSR13		reserved</i></td></tr>
<tr><th id="1115">1115</th><td><i>	 *	CSR14		reserved</i></td></tr>
<tr><th id="1116">1116</th><td><i>	 *	CSR15		Watchdog Timer (like 21140)</i></td></tr>
<tr><th id="1117">1117</th><td><i>	 *</i></td></tr>
<tr><th id="1118">1118</th><td><i>	 * The Macronix CSR12, CSR13, CSR14, and CSR15 exist only</i></td></tr>
<tr><th id="1119">1119</th><td><i>	 * on the MX98713A and higher.</i></td></tr>
<tr><th id="1120">1120</th><td><i>	 */</i></td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><i>/* CSR12 - 10base-T Status Port (similar to SIASTAT) */</i></td></tr>
<tr><th id="1123">1123</th><td>	<i>/* See SIASTAT 21142/21143 bits */</i></td></tr>
<tr><th id="1124">1124</th><td><u>#define	<dfn class="macro" id="_M/CSR_PMAC_10TSTAT" data-ref="_M/CSR_PMAC_10TSTAT">CSR_PMAC_10TSTAT</dfn>	   TULIP_CSR12</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define	<dfn class="macro" id="_M/PMAC_SIASTAT_MASK" data-ref="_M/PMAC_SIASTAT_MASK">PMAC_SIASTAT_MASK</dfn>	(SIASTAT_LS100|SIASTAT_LS10|		\</u></td></tr>
<tr><th id="1126">1126</th><td><u>				 SIASTAT_APS|SIASTAT_TRF|SIASTAT_ANS|	\</u></td></tr>
<tr><th id="1127">1127</th><td><u>				 SIASTAT_LPN|SIASTAT_LPC)</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td><i>/* CSR13 - NWAY Reset Register */</i></td></tr>
<tr><th id="1131">1131</th><td><u>#define	<dfn class="macro" id="_M/CSR_PMAC_NWAYRESET" data-ref="_M/CSR_PMAC_NWAYRESET">CSR_PMAC_NWAYRESET</dfn>	TULIP_CSR13</u></td></tr>
<tr><th id="1132">1132</th><td>	<i>/* See SIACONN 21142/21143 bits */</i></td></tr>
<tr><th id="1133">1133</th><td><u>#define	<dfn class="macro" id="_M/PMAC_SIACONN_MASK" data-ref="_M/PMAC_SIACONN_MASK">PMAC_SIACONN_MASK</dfn>	(SIACONN_SRL)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYRESET_100TXRESET" data-ref="_M/PMAC_NWAYRESET_100TXRESET">PMAC_NWAYRESET_100TXRESET</dfn> 0x00000002	/* 100base PMD reset */</u></td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td><i>/* CSR14 - 10base-T Control Port */</i></td></tr>
<tr><th id="1138">1138</th><td><u>#define	<dfn class="macro" id="_M/CSR_PMAC_10TCTL" data-ref="_M/CSR_PMAC_10TCTL">CSR_PMAC_10TCTL</dfn>		TULIP_CSR14</u></td></tr>
<tr><th id="1139">1139</th><td>	<i>/* See SIATXRX 21142/21143 bits */</i></td></tr>
<tr><th id="1140">1140</th><td><u>#define	<dfn class="macro" id="_M/PMAC_SIATXRX_MASK" data-ref="_M/PMAC_SIATXRX_MASK">PMAC_SIATXRX_MASK</dfn>	(SIATXRX_LBK|SIATXRX_DREN|SIATXRX_TH|	\</u></td></tr>
<tr><th id="1141">1141</th><td><u>				 SIATXRX_ANE|SIATXRX_RSQ|SIATXRX_LTE|	\</u></td></tr>
<tr><th id="1142">1142</th><td><u>				 SIATXRX_THX|SIATXRX_TXF|SIATXRX_T4)</u></td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><i>/* CSR15 - Watchdog Timer Register */</i></td></tr>
<tr><th id="1146">1146</th><td>	<i>/* MX98713: see 21140 CSR15 */</i></td></tr>
<tr><th id="1147">1147</th><td>	<i>/* others: see SIAGEN 21142/21143 bits */</i></td></tr>
<tr><th id="1148">1148</th><td><u>#define	<dfn class="macro" id="_M/PMAC_SIAGEN_MASK" data-ref="_M/PMAC_SIAGEN_MASK">PMAC_SIAGEN_MASK</dfn>	(SIAGEN_JBD|SIAGEN_HUJ|SIAGEN_JCK|	\</u></td></tr>
<tr><th id="1149">1149</th><td><u>				 SIAGEN_RWD|SIAGEN_RWR)</u></td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><i>/* CSR16 - Test Operation Register (a.k.a. Magic Packet Register) */</i></td></tr>
<tr><th id="1153">1153</th><td><u>#define	<dfn class="macro" id="_M/CSR_PMAC_TOR" data-ref="_M/CSR_PMAC_TOR">CSR_PMAC_TOR</dfn>		TULIP_CSR16</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define	<dfn class="macro" id="_M/PMAC_TOR_98713" data-ref="_M/PMAC_TOR_98713">PMAC_TOR_98713</dfn>		0x0F370000</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define	<dfn class="macro" id="_M/PMAC_TOR_98715" data-ref="_M/PMAC_TOR_98715">PMAC_TOR_98715</dfn>		0x0B3C0000</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><i>/* CSR20 - NWAY Status */</i></td></tr>
<tr><th id="1159">1159</th><td><u>#define	<dfn class="macro" id="_M/CSR_PMAC_NWAYSTAT" data-ref="_M/CSR_PMAC_NWAYSTAT">CSR_PMAC_NWAYSTAT</dfn>	TULIP_CSR20</u></td></tr>
<tr><th id="1160">1160</th><td>	<i>/*</i></td></tr>
<tr><th id="1161">1161</th><td><i>	 * Note: the MX98715A manual claims that EQTEST and PCITEST</i></td></tr>
<tr><th id="1162">1162</th><td><i>	 * must be set to 1 by software for normal operation, but</i></td></tr>
<tr><th id="1163">1163</th><td><i>	 * this does not appear to be necessary.  This is probably</i></td></tr>
<tr><th id="1164">1164</th><td><i>	 * one of the things that frobbing the Test Operation Register</i></td></tr>
<tr><th id="1165">1165</th><td><i>	 * does.</i></td></tr>
<tr><th id="1166">1166</th><td><i>	 *</i></td></tr>
<tr><th id="1167">1167</th><td><i>	 * MX98715AEC uses this register for Auto Compensation.</i></td></tr>
<tr><th id="1168">1168</th><td><i>	 * CSR20&lt;14&gt; and CSR20&lt;9&gt; are called DS130 and DS120</i></td></tr>
<tr><th id="1169">1169</th><td><i>	 */</i></td></tr>
<tr><th id="1170">1170</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_DS120" data-ref="_M/PMAC_NWAYSTAT_DS120">PMAC_NWAYSTAT_DS120</dfn>	0x00000200	/* Auto-compensation circ */</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_DS130" data-ref="_M/PMAC_NWAYSTAT_DS130">PMAC_NWAYSTAT_DS130</dfn>	0x00004000	/* Auto-compensation circ */</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_EQTEST" data-ref="_M/PMAC_NWAYSTAT_EQTEST">PMAC_NWAYSTAT_EQTEST</dfn>	0x00001000	/* EQ test */</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_PCITEST" data-ref="_M/PMAC_NWAYSTAT_PCITEST">PMAC_NWAYSTAT_PCITEST</dfn>	0x00010000	/* PCI test */</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_10TXH" data-ref="_M/PMAC_NWAYSTAT_10TXH">PMAC_NWAYSTAT_10TXH</dfn>	0x08000000	/* 10t accepted */</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_10TXF" data-ref="_M/PMAC_NWAYSTAT_10TXF">PMAC_NWAYSTAT_10TXF</dfn>	0x10000000	/* 10t-fdx accepted */</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_100TXH" data-ref="_M/PMAC_NWAYSTAT_100TXH">PMAC_NWAYSTAT_100TXH</dfn>	0x20000000	/* 100tx accepted */</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_100TXF" data-ref="_M/PMAC_NWAYSTAT_100TXF">PMAC_NWAYSTAT_100TXF</dfn>	0x40000000	/* 100tx-fdx accepted */</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/PMAC_NWAYSTAT_T4" data-ref="_M/PMAC_NWAYSTAT_T4">PMAC_NWAYSTAT_T4</dfn>	0x80000000	/* 100t4 accepted */</u></td></tr>
<tr><th id="1179">1179</th><td></td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td><i>/* CSR21 - Flow Control Register */</i></td></tr>
<tr><th id="1182">1182</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_FLOWCTL" data-ref="_M/CSR_PNICII_FLOWCTL">CSR_PNICII_FLOWCTL</dfn>	TULIP_CSR21</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_WKFCATEN" data-ref="_M/PNICII_FLOWCTL_WKFCATEN">PNICII_FLOWCTL_WKFCATEN</dfn>	0x00000010	/* enable wake-up frame</u></td></tr>
<tr><th id="1184">1184</th><td><u>						   catenation feature */</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_NFCE" data-ref="_M/PNICII_FLOWCTL_NFCE">PNICII_FLOWCTL_NFCE</dfn>	0x00000020	/* accept flow control result</u></td></tr>
<tr><th id="1186">1186</th><td><u>						   from NWay */</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_FCTH0" data-ref="_M/PNICII_FLOWCTL_FCTH0">PNICII_FLOWCTL_FCTH0</dfn>	0x00000040	/* rx flow control thresh 0 */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_FCTH1" data-ref="_M/PNICII_FLOWCTL_FCTH1">PNICII_FLOWCTL_FCTH1</dfn>	0x00000080	/* rx flow control thresh 1 */</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_REJECTFC" data-ref="_M/PNICII_FLOWCTL_REJECTFC">PNICII_FLOWCTL_REJECTFC</dfn>	0x00000100	/* abort rx flow control */</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_STOPTX" data-ref="_M/PNICII_FLOWCTL_STOPTX">PNICII_FLOWCTL_STOPTX</dfn>	0x00000200	/* tx flow stopped */</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_RUFCEN" data-ref="_M/PNICII_FLOWCTL_RUFCEN">PNICII_FLOWCTL_RUFCEN</dfn>	0x00000400	/* send flow control when</u></td></tr>
<tr><th id="1192">1192</th><td><u>						   RU interrupt occurs */</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_RXFCEN" data-ref="_M/PNICII_FLOWCTL_RXFCEN">PNICII_FLOWCTL_RXFCEN</dfn>	0x00000800	/* rx flow control enable */</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TXFCEN" data-ref="_M/PNICII_FLOWCTL_TXFCEN">PNICII_FLOWCTL_TXFCEN</dfn>	0x00001000	/* tx flow control enable */</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_RESTOP" data-ref="_M/PNICII_FLOWCTL_RESTOP">PNICII_FLOWCTL_RESTOP</dfn>	0x00002000	/* restop mode */</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_RESTART" data-ref="_M/PNICII_FLOWCTL_RESTART">PNICII_FLOWCTL_RESTART</dfn>	0x00004000	/* restart mode */</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TEST" data-ref="_M/PNICII_FLOWCTL_TEST">PNICII_FLOWCTL_TEST</dfn>	0x00008000	/* test flow control timer */</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TMVAL" data-ref="_M/PNICII_FLOWCTL_TMVAL">PNICII_FLOWCTL_TMVAL</dfn>	0xffff0000	/* timer value in flow</u></td></tr>
<tr><th id="1199">1199</th><td><u>						   control frame */</u></td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TH_512" data-ref="_M/PNICII_FLOWCTL_TH_512">PNICII_FLOWCTL_TH_512</dfn>	(PNICII_FLOWCTL_FCTH0|PNICII_FLOWCTL_FCTH1)</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TH_256" data-ref="_M/PNICII_FLOWCTL_TH_256">PNICII_FLOWCTL_TH_256</dfn>	(PNICII_FLOWCTL_FCTH1)</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TH_128" data-ref="_M/PNICII_FLOWCTL_TH_128">PNICII_FLOWCTL_TH_128</dfn>	(PNICII_FLOWCTL_FCTH0)</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FLOWCTL_TH_OVFLW" data-ref="_M/PNICII_FLOWCTL_TH_OVFLW">PNICII_FLOWCTL_TH_OVFLW</dfn>	(0)</u></td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td><i>/* CSR22 - MAC ID Byte 3-0 Register */</i></td></tr>
<tr><th id="1208">1208</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_MACID0" data-ref="_M/CSR_PNICII_MACID0">CSR_PNICII_MACID0</dfn>	TULIP_CSR22</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_1" data-ref="_M/PNICII_MACID_1">PNICII_MACID_1</dfn>		0	/* shift */</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_0" data-ref="_M/PNICII_MACID_0">PNICII_MACID_0</dfn>		8	/* shift */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_3" data-ref="_M/PNICII_MACID_3">PNICII_MACID_3</dfn>		16	/* shift */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_2" data-ref="_M/PNICII_MACID_2">PNICII_MACID_2</dfn>		24	/* shift */</u></td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><i>/* CSR23 - Magic ID Byte 5,4/MACID Byte 5,4 Register */</i></td></tr>
<tr><th id="1216">1216</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_5" data-ref="_M/PNICII_MACID_5">PNICII_MACID_5</dfn>		0	/* shift */</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MACID_4" data-ref="_M/PNICII_MACID_4">PNICII_MACID_4</dfn>		8	/* shift */</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGID_5" data-ref="_M/PNICII_MAGID_5">PNICII_MAGID_5</dfn>		16	/* shift */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGIC_4" data-ref="_M/PNICII_MAGIC_4">PNICII_MAGIC_4</dfn>		24	/* shift */</u></td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><i>/* CSR24 - Magic ID Byte 3-0 Register */</i></td></tr>
<tr><th id="1223">1223</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGID_1" data-ref="_M/PNICII_MAGID_1">PNICII_MAGID_1</dfn>		0	/* shift */</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGID_0" data-ref="_M/PNICII_MAGID_0">PNICII_MAGID_0</dfn>		8	/* shift */</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGID_3" data-ref="_M/PNICII_MAGID_3">PNICII_MAGID_3</dfn>		16	/* shift */</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define	<dfn class="macro" id="_M/PNICII_MAGID_2" data-ref="_M/PNICII_MAGID_2">PNICII_MAGID_2</dfn>		24	/* shift */</u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td></td></tr>
<tr><th id="1229">1229</th><td><i>/* CSR25 - CSR28 - Filter Byte Mask Registers */</i></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_MASK0" data-ref="_M/CSR_PNICII_MASK0">CSR_PNICII_MASK0</dfn>	TULIP_CSR25</u></td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_MASK1" data-ref="_M/CSR_PNICII_MASK1">CSR_PNICII_MASK1</dfn>	TULIP_CSR26</u></td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_MASK2" data-ref="_M/CSR_PNICII_MASK2">CSR_PNICII_MASK2</dfn>	TULIP_CSR27</u></td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_MASK3" data-ref="_M/CSR_PNICII_MASK3">CSR_PNICII_MASK3</dfn>	TULIP_CSR28</u></td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><i>/* CSR29 - Filter Offset Register */</i></td></tr>
<tr><th id="1240">1240</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_FILOFF" data-ref="_M/CSR_PNICII_FILOFF">CSR_PNICII_FILOFF</dfn>	TULIP_CSR29</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_PAT0" data-ref="_M/PNICII_FILOFF_PAT0">PNICII_FILOFF_PAT0</dfn>	0x0000007f	/* pattern 0 offset */</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_EN0" data-ref="_M/PNICII_FILOFF_EN0">PNICII_FILOFF_EN0</dfn>	0x00000080	/* enable pattern 0 */</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_PAT1" data-ref="_M/PNICII_FILOFF_PAT1">PNICII_FILOFF_PAT1</dfn>	0x00007f00	/* pattern 1 offset */</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_EN1" data-ref="_M/PNICII_FILOFF_EN1">PNICII_FILOFF_EN1</dfn>	0x00008000	/* enable pattern 1 */</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_PAT2" data-ref="_M/PNICII_FILOFF_PAT2">PNICII_FILOFF_PAT2</dfn>	0x007f0000	/* pattern 2 offset */</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_EN2" data-ref="_M/PNICII_FILOFF_EN2">PNICII_FILOFF_EN2</dfn>	0x00800000	/* enable pattern 2 */</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_PAT3" data-ref="_M/PNICII_FILOFF_PAT3">PNICII_FILOFF_PAT3</dfn>	0x7f000000	/* pattern 3 offset */</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FILOFF_EN3" data-ref="_M/PNICII_FILOFF_EN3">PNICII_FILOFF_EN3</dfn>	0x80000000	/* enable pattern 3 */</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td><i>/* CSR30 - Filter 1 and 0 CRC-16 Register */</i></td></tr>
<tr><th id="1252">1252</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_FIL01" data-ref="_M/CSR_PNICII_FIL01">CSR_PNICII_FIL01</dfn>	TULIP_CSR30</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FIL01_CRC0" data-ref="_M/PNICII_FIL01_CRC0">PNICII_FIL01_CRC0</dfn>	0x0000ffff	/* CRC-16 of pattern 0 */</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FIL01_CRC1" data-ref="_M/PNICII_FIL01_CRC1">PNICII_FIL01_CRC1</dfn>	0xffff0000	/* CRC-16 of pattern 1 */</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td><i>/* CSR31 = Filter 3 and 2 CRC-16 Register */</i></td></tr>
<tr><th id="1258">1258</th><td><u>#define	<dfn class="macro" id="_M/CSR_PNICII_FIL23" data-ref="_M/CSR_PNICII_FIL23">CSR_PNICII_FIL23</dfn>	TULIP_CSR31</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FIL23_CRC2" data-ref="_M/PNICII_FIL23_CRC2">PNICII_FIL23_CRC2</dfn>	0x0000ffff	/* CRC-16 of pattern 2 */</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define	<dfn class="macro" id="_M/PNICII_FIL23_CRC3" data-ref="_M/PNICII_FIL23_CRC3">PNICII_FIL23_CRC3</dfn>	0xffff0000	/* CRC-16 of pattern 3 */</u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><i>/*</i></td></tr>
<tr><th id="1264">1264</th><td><i> * Winbond 89C840F registers.</i></td></tr>
<tr><th id="1265">1265</th><td><i> */</i></td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td><i>/* CSR12 - Current Receive Descriptor Register */</i></td></tr>
<tr><th id="1268">1268</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CRDAR" data-ref="_M/CSR_WINB_CRDAR">CSR_WINB_CRDAR</dfn>		TULIP_CSR12</u></td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/* CSR13 - Current Receive Buffer Register */</i></td></tr>
<tr><th id="1272">1272</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CCRBAR" data-ref="_M/CSR_WINB_CCRBAR">CSR_WINB_CCRBAR</dfn>		TULIP_CSR13</u></td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><i>/* CSR14 - Multicast Address Register 0 */</i></td></tr>
<tr><th id="1276">1276</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CMA0" data-ref="_M/CSR_WINB_CMA0">CSR_WINB_CMA0</dfn>		TULIP_CSR14</u></td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td><i>/* CSR15 - Multicast Address Register 1 */</i></td></tr>
<tr><th id="1280">1280</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CMA1" data-ref="_M/CSR_WINB_CMA1">CSR_WINB_CMA1</dfn>		TULIP_CSR15</u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td><i>/* CSR16 - Physical Address Register 0 */</i></td></tr>
<tr><th id="1284">1284</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CPA0" data-ref="_M/CSR_WINB_CPA0">CSR_WINB_CPA0</dfn>		TULIP_CSR16</u></td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><i>/* CSR17 - Physical Address Register 1 */</i></td></tr>
<tr><th id="1288">1288</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CPA1" data-ref="_M/CSR_WINB_CPA1">CSR_WINB_CPA1</dfn>		TULIP_CSR17</u></td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><i>/* CSR18 - Boot ROM Size Register */</i></td></tr>
<tr><th id="1292">1292</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CBRCR" data-ref="_M/CSR_WINB_CBRCR">CSR_WINB_CBRCR</dfn>		TULIP_CSR18</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_NONE" data-ref="_M/WINB_CBRCR_NONE">WINB_CBRCR_NONE</dfn>		0x00000000	/* no boot rom */</u></td></tr>
<tr><th id="1294">1294</th><td>			<i>/*	0x00000001	   also no boot rom */</i></td></tr>
<tr><th id="1295">1295</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_8K" data-ref="_M/WINB_CBRCR_8K">WINB_CBRCR_8K</dfn>		0x00000002	/* 8k */</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_16K" data-ref="_M/WINB_CBRCR_16K">WINB_CBRCR_16K</dfn>		0x00000003	/* 16k */</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_32K" data-ref="_M/WINB_CBRCR_32K">WINB_CBRCR_32K</dfn>		0x00000004	/* 32k */</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_64K" data-ref="_M/WINB_CBRCR_64K">WINB_CBRCR_64K</dfn>		0x00000005	/* 64k */</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_128K" data-ref="_M/WINB_CBRCR_128K">WINB_CBRCR_128K</dfn>		0x00000006	/* 128k */</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define	<dfn class="macro" id="_M/WINB_CBRCR_256K" data-ref="_M/WINB_CBRCR_256K">WINB_CBRCR_256K</dfn>		0x00000007</u></td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><i>/* CSR19 - Current Transmit Descriptor Register */</i></td></tr>
<tr><th id="1304">1304</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CTDAR" data-ref="_M/CSR_WINB_CTDAR">CSR_WINB_CTDAR</dfn>		TULIP_CSR19</u></td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><i>/* CSR20 - Current Transmit Buffer Register */</i></td></tr>
<tr><th id="1308">1308</th><td><u>#define	<dfn class="macro" id="_M/CSR_WINB_CTBAR" data-ref="_M/CSR_WINB_CTBAR">CSR_WINB_CTBAR</dfn>		TULIP_CSR20</u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td></td></tr>
<tr><th id="1311">1311</th><td><i>/*</i></td></tr>
<tr><th id="1312">1312</th><td><i> * ADMtek AL981 registers</i></td></tr>
<tr><th id="1313">1313</th><td><i> *</i></td></tr>
<tr><th id="1314">1314</th><td><i> * We define these as strict byte offsets into PCI space, since</i></td></tr>
<tr><th id="1315">1315</th><td><i> * not all of them have consistent access rules.</i></td></tr>
<tr><th id="1316">1316</th><td><i> */</i></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><i>/* CSR13 - Wake-up Control/Status Register */</i></td></tr>
<tr><th id="1319">1319</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_WCSR" data-ref="_M/CSR_ADM_WCSR">CSR_ADM_WCSR</dfn>		0x68</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_LSC" data-ref="_M/ADM_WCSR_LSC">ADM_WCSR_LSC</dfn>		0x00000001	/* link status changed */</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_MPR" data-ref="_M/ADM_WCSR_MPR">ADM_WCSR_MPR</dfn>		0x00000002	/* magic packet received */</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WFR" data-ref="_M/ADM_WCSR_WFR">ADM_WCSR_WFR</dfn>		0x00000004	/* wake up frame received */</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_LSCE" data-ref="_M/ADM_WCSR_LSCE">ADM_WCSR_LSCE</dfn>		0x00000100	/* link status changed en. */</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_MPRE" data-ref="_M/ADM_WCSR_MPRE">ADM_WCSR_MPRE</dfn>		0x00000200	/* magic packet receive en. */</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WFRE" data-ref="_M/ADM_WCSR_WFRE">ADM_WCSR_WFRE</dfn>		0x00000400	/* wake up frame receive en. */</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_LINKON" data-ref="_M/ADM_WCSR_LINKON">ADM_WCSR_LINKON</dfn>		0x00010000	/* link-on detect en. */</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_LINKOFF" data-ref="_M/ADM_WCSR_LINKOFF">ADM_WCSR_LINKOFF</dfn>	0x00020000	/* link-off detect en. */</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WP5E" data-ref="_M/ADM_WCSR_WP5E">ADM_WCSR_WP5E</dfn>		0x02000000	/* wake up pat. 5 en. */</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WP4E" data-ref="_M/ADM_WCSR_WP4E">ADM_WCSR_WP4E</dfn>		0x04000000	/* wake up pat. 4 en. */</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WP3E" data-ref="_M/ADM_WCSR_WP3E">ADM_WCSR_WP3E</dfn>		0x08000000	/* wake up pat. 3 en. */</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WP2E" data-ref="_M/ADM_WCSR_WP2E">ADM_WCSR_WP2E</dfn>		0x10000000	/* wake up pat. 2 en. */</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_WP1E" data-ref="_M/ADM_WCSR_WP1E">ADM_WCSR_WP1E</dfn>		0x20000000	/* wake up pat. 1 en. */</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define	<dfn class="macro" id="_M/ADM_WCSR_CRCT" data-ref="_M/ADM_WCSR_CRCT">ADM_WCSR_CRCT</dfn>		0x40000000	/* CRC-16 type:</u></td></tr>
<tr><th id="1334">1334</th><td><u>						   0 == 0000 initial</u></td></tr>
<tr><th id="1335">1335</th><td><u>						   1 == ffff initial */</u></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><i>/* CSR14 - Wake-up Pattern Data Register */</i></td></tr>
<tr><th id="1339">1339</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_WPDR" data-ref="_M/CSR_ADM_WPDR">CSR_ADM_WPDR</dfn>		0x70</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>	<i>/*</i></td></tr>
<tr><th id="1342">1342</th><td><i>	 * 25 consecutive longword writes are issued to WPDR to</i></td></tr>
<tr><th id="1343">1343</th><td><i>	 * program the wake-up pattern filter.  The data written</i></td></tr>
<tr><th id="1344">1344</th><td><i>	 * is as follows:</i></td></tr>
<tr><th id="1345">1345</th><td><i>	 *</i></td></tr>
<tr><th id="1346">1346</th><td><i>	 *	XXX</i></td></tr>
<tr><th id="1347">1347</th><td><i>	 */</i></td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><i>/* CSR15 - see 21140 CSR15 (Watchdog Timer) */</i></td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><i>/* CSR16 - Assistant CSR5 (Status Register 2) */</i></td></tr>
<tr><th id="1354">1354</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_ASR" data-ref="_M/CSR_ADM_ASR">CSR_ADM_ASR</dfn>		0x80</u></td></tr>
<tr><th id="1355">1355</th><td>						<i>/* 0 - 14: same as CSR5 */</i></td></tr>
<tr><th id="1356">1356</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_AAISS" data-ref="_M/ADM_ASR_AAISS">ADM_ASR_AAISS</dfn>		0x00080000	/* added abnormal int. sum. */</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_ANISS" data-ref="_M/ADM_ASR_ANISS">ADM_ASR_ANISS</dfn>		0x00010000	/* added normal int. sum. */</u></td></tr>
<tr><th id="1358">1358</th><td>						<i>/* XXX Receive state */</i></td></tr>
<tr><th id="1359">1359</th><td>						<i>/* XXX Transmit state */</i></td></tr>
<tr><th id="1360">1360</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_BET" data-ref="_M/ADM_ASR_BET">ADM_ASR_BET</dfn>		0x03800000	/* bus error type */</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_BET_PERR" data-ref="_M/ADM_ASR_BET_PERR">ADM_ASR_BET_PERR</dfn>	0x00000000	/*   parity error */</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_BET_MABT" data-ref="_M/ADM_ASR_BET_MABT">ADM_ASR_BET_MABT</dfn>	0x00800000	/*   master abort */</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_BET_TABT" data-ref="_M/ADM_ASR_BET_TABT">ADM_ASR_BET_TABT</dfn>	0x01000000	/*   target abort */</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_PFR" data-ref="_M/ADM_ASR_PFR">ADM_ASR_PFR</dfn>		0x04000000	/* PAUSE frame received */</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_TDIS" data-ref="_M/ADM_ASR_TDIS">ADM_ASR_TDIS</dfn>		0x10000000	/* transmit def. int. status */</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_XIS" data-ref="_M/ADM_ASR_XIS">ADM_ASR_XIS</dfn>		0x20000000	/* xcvr int. status */</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_REIS" data-ref="_M/ADM_ASR_REIS">ADM_ASR_REIS</dfn>		0x40000000	/* receive early int. status */</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define	<dfn class="macro" id="_M/ADM_ASR_TEIS" data-ref="_M/ADM_ASR_TEIS">ADM_ASR_TEIS</dfn>		0x80000000	/* transmit early int. status */</u></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td><i>/* CSR17 - Assistant CSR7 (Interrupt Enable Register 2) */</i></td></tr>
<tr><th id="1372">1372</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_AIE" data-ref="_M/CSR_ADM_AIE">CSR_ADM_AIE</dfn>		0x84</u></td></tr>
<tr><th id="1373">1373</th><td>	<i>/* See CSR16 for valid bits */</i></td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><i>/* CSR18 - Command Register */</i></td></tr>
<tr><th id="1377">1377</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_CR" data-ref="_M/CSR_ADM_CR">CSR_ADM_CR</dfn>		0x88</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_ATUR" data-ref="_M/ADM_CR_ATUR">ADM_CR_ATUR</dfn>		0x00000001	/* auto. tx underrun recover */</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_SINT" data-ref="_M/ADM_CR_SINT">ADM_CR_SINT</dfn>		0x00000002	/* software interrupt */</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_DRT" data-ref="_M/ADM_CR_DRT">ADM_CR_DRT</dfn>		0x0000000c	/* drain receive threshold */</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_DRT_8LW" data-ref="_M/ADM_CR_DRT_8LW">ADM_CR_DRT_8LW</dfn>		0x00000000	/*   8 longwords */</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_DRT_16LW" data-ref="_M/ADM_CR_DRT_16LW">ADM_CR_DRT_16LW</dfn>		0x00000004	/*   16 longwords */</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_DRT_SF" data-ref="_M/ADM_CR_DRT_SF">ADM_CR_DRT_SF</dfn>		0x00000008	/*   store-and-forward */</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_RTE" data-ref="_M/ADM_CR_RTE">ADM_CR_RTE</dfn>		0x00000010	/* receive threshold enable */</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_PAUSE" data-ref="_M/ADM_CR_PAUSE">ADM_CR_PAUSE</dfn>		0x00000020	/* enable PAUSE function */</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_RWP" data-ref="_M/ADM_CR_RWP">ADM_CR_RWP</dfn>		0x00000040	/* reset wake-up pattern</u></td></tr>
<tr><th id="1387">1387</th><td><u>						   data register pointer */</u></td></tr>
<tr><th id="1388">1388</th><td>	<i>/* 16 - 31 are automatically recalled from the EEPROM */</i></td></tr>
<tr><th id="1389">1389</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_WOL" data-ref="_M/ADM_CR_WOL">ADM_CR_WOL</dfn>		0x00040000	/* wake-on-lan enable */</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_PM" data-ref="_M/ADM_CR_PM">ADM_CR_PM</dfn>		0x00080000	/* power management enable */</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_RFS" data-ref="_M/ADM_CR_RFS">ADM_CR_RFS</dfn>		0x00600000	/* Receive FIFO size */</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_RFS_1K" data-ref="_M/ADM_CR_RFS_1K">ADM_CR_RFS_1K</dfn>		0x00600000	/*   1K FIFO */</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_RFS_2K" data-ref="_M/ADM_CR_RFS_2K">ADM_CR_RFS_2K</dfn>		0x00400000	/*   2K FIFO */</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_LEDMODE" data-ref="_M/ADM_CR_LEDMODE">ADM_CR_LEDMODE</dfn>		0x00800000	/* LED mode */</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_AUXCL" data-ref="_M/ADM_CR_AUXCL">ADM_CR_AUXCL</dfn>		0x30000000	/* aux current load */</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define	<dfn class="macro" id="_M/ADM_CR_D3CS" data-ref="_M/ADM_CR_D3CS">ADM_CR_D3CS</dfn>		0x80000000	/* D3 cold wake up enable */</u></td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td><i>/* CSR19 - PCI bus performance counter */</i></td></tr>
<tr><th id="1400">1400</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PCIC" data-ref="_M/CSR_ADM_PCIC">CSR_ADM_PCIC</dfn>		0x8c</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define	<dfn class="macro" id="_M/ADM_PCIC_DWCNT" data-ref="_M/ADM_PCIC_DWCNT">ADM_PCIC_DWCNT</dfn>		0x000000ff	/* double-word count of</u></td></tr>
<tr><th id="1402">1402</th><td><u>						   last bus-master</u></td></tr>
<tr><th id="1403">1403</th><td><u>						   transaction */</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define	<dfn class="macro" id="_M/ADM_PCIC_CLKCNT" data-ref="_M/ADM_PCIC_CLKCNT">ADM_PCIC_CLKCNT</dfn>		0xffff0000	/* number of PCI clocks</u></td></tr>
<tr><th id="1405">1405</th><td><u>						   between read request</u></td></tr>
<tr><th id="1406">1406</th><td><u>						   and access completed */</u></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><i>/* CSR20 - Power Management Control/Status Register */</i></td></tr>
<tr><th id="1409">1409</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PMCSR" data-ref="_M/CSR_ADM_PMCSR">CSR_ADM_PMCSR</dfn>		0x90</u></td></tr>
<tr><th id="1410">1410</th><td>	<i>/*</i></td></tr>
<tr><th id="1411">1411</th><td><i>	 * This register is also mapped into the PCI configuration</i></td></tr>
<tr><th id="1412">1412</th><td><i>	 * space as the PMCSR.</i></td></tr>
<tr><th id="1413">1413</th><td><i>	 */</i></td></tr>
<tr><th id="1414">1414</th><td></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><i>/* CSR23 - Transmit Burst Count/Time Out Register */</i></td></tr>
<tr><th id="1417">1417</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_TXBR" data-ref="_M/CSR_ADM_TXBR">CSR_ADM_TXBR</dfn>		0x9c</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define	<dfn class="macro" id="_M/ADM_TXBR_TTO" data-ref="_M/ADM_TXBR_TTO">ADM_TXBR_TTO</dfn>		0x00000fff	/* transmit timeout */</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define	<dfn class="macro" id="_M/ADM_TXBR_TBCNT" data-ref="_M/ADM_TXBR_TBCNT">ADM_TXBR_TBCNT</dfn>		0x001f0000	/* transmit burst count */</u></td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><i>/* CSR24 - Flash ROM Port Register */</i></td></tr>
<tr><th id="1423">1423</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_FROM" data-ref="_M/CSR_ADM_FROM">CSR_ADM_FROM</dfn>		0xa0</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_DATA" data-ref="_M/ADM_FROM_DATA">ADM_FROM_DATA</dfn>		0x000000ff	/* data to/from Flash */</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_ADDR" data-ref="_M/ADM_FROM_ADDR">ADM_FROM_ADDR</dfn>		0x01ffff00	/* Flash address */</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_ADDR_SHIFT" data-ref="_M/ADM_FROM_ADDR_SHIFT">ADM_FROM_ADDR_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_WEN" data-ref="_M/ADM_FROM_WEN">ADM_FROM_WEN</dfn>		0x04000000	/* write enable */</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_REN" data-ref="_M/ADM_FROM_REN">ADM_FROM_REN</dfn>		0x08000000	/* read enable */</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define	<dfn class="macro" id="_M/ADM_FROM_bra16on" data-ref="_M/ADM_FROM_bra16on">ADM_FROM_bra16on</dfn>	0x80000000	/* pin 87 is brA16, else</u></td></tr>
<tr><th id="1430">1430</th><td><u>						   pin 87 is fd/col LED pin */</u></td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td><i>/* CSR25 - Physical Address Register 0 */</i></td></tr>
<tr><th id="1434">1434</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PAR0" data-ref="_M/CSR_ADM_PAR0">CSR_ADM_PAR0</dfn>		0xa4</u></td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><i>/* CSR26 - Physical Address Register 1 */</i></td></tr>
<tr><th id="1438">1438</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PAR1" data-ref="_M/CSR_ADM_PAR1">CSR_ADM_PAR1</dfn>		0xa8</u></td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><i>/* CSR27 - Multicast Address Register 0 */</i></td></tr>
<tr><th id="1442">1442</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_MAR0" data-ref="_M/CSR_ADM_MAR0">CSR_ADM_MAR0</dfn>		0xac</u></td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><i>/* CSR28 - Multicast Address Register 1 */</i></td></tr>
<tr><th id="1446">1446</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_MAR1" data-ref="_M/CSR_ADM_MAR1">CSR_ADM_MAR1</dfn>		0xb0</u></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td><i>/* Internal PHY registers are mapped here (lower 16 bits valid) */</i></td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_BMCR" data-ref="_M/CSR_ADM_BMCR">CSR_ADM_BMCR</dfn>		0xb4</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_BMSR" data-ref="_M/CSR_ADM_BMSR">CSR_ADM_BMSR</dfn>		0xb8</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PHYIDR1" data-ref="_M/CSR_ADM_PHYIDR1">CSR_ADM_PHYIDR1</dfn>		0xbc</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_PHYIDR2" data-ref="_M/CSR_ADM_PHYIDR2">CSR_ADM_PHYIDR2</dfn>		0xc0</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_ANAR" data-ref="_M/CSR_ADM_ANAR">CSR_ADM_ANAR</dfn>		0xc4</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_ANLPAR" data-ref="_M/CSR_ADM_ANLPAR">CSR_ADM_ANLPAR</dfn>		0xc8</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_ANER" data-ref="_M/CSR_ADM_ANER">CSR_ADM_ANER</dfn>		0xcc</u></td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td><i>/* XCVR Mode Control Register */</i></td></tr>
<tr><th id="1460">1460</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_XMC" data-ref="_M/CSR_ADM_XMC">CSR_ADM_XMC</dfn>		0xd0</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define	<dfn class="macro" id="_M/ADM_XMC_LD" data-ref="_M/ADM_XMC_LD">ADM_XMC_LD</dfn>		0x00000800	/* long distance mode</u></td></tr>
<tr><th id="1462">1462</th><td><u>						   (low squelch enable) */</u></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td><i>/* XCVR Configuration Information and Interrupt Status Register */</i></td></tr>
<tr><th id="1466">1466</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_XCIIS" data-ref="_M/CSR_ADM_XCIIS">CSR_ADM_XCIIS</dfn>		0xd4</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_REF" data-ref="_M/ADM_XCIIS_REF">ADM_XCIIS_REF</dfn>		0x0001		/* 64 error packets received */</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_ANPR" data-ref="_M/ADM_XCIIS_ANPR">ADM_XCIIS_ANPR</dfn>		0x0002		/* autoneg page received */</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_PDF" data-ref="_M/ADM_XCIIS_PDF">ADM_XCIIS_PDF</dfn>		0x0004		/* parallel detection fault */</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_ANAR" data-ref="_M/ADM_XCIIS_ANAR">ADM_XCIIS_ANAR</dfn>		0x0008		/* autoneg ACK */</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_LS" data-ref="_M/ADM_XCIIS_LS">ADM_XCIIS_LS</dfn>		0x0010		/* link status (1 == fail) */</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_RFD" data-ref="_M/ADM_XCIIS_RFD">ADM_XCIIS_RFD</dfn>		0x0020		/* remote fault */</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_ANC" data-ref="_M/ADM_XCIIS_ANC">ADM_XCIIS_ANC</dfn>		0x0040		/* autoneg completed */</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_PAUSE" data-ref="_M/ADM_XCIIS_PAUSE">ADM_XCIIS_PAUSE</dfn>		0x0080		/* PAUSE enabled */</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_DUPLEX" data-ref="_M/ADM_XCIIS_DUPLEX">ADM_XCIIS_DUPLEX</dfn>	0x0100		/* full duplex */</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define	<dfn class="macro" id="_M/ADM_XCIIS_SPEED" data-ref="_M/ADM_XCIIS_SPEED">ADM_XCIIS_SPEED</dfn>		0x0200		/* 100Mb/s */</u></td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><i>/* XCVR Interrupt Enable Register */</i></td></tr>
<tr><th id="1480">1480</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_XIE" data-ref="_M/CSR_ADM_XIE">CSR_ADM_XIE</dfn>		0xd8</u></td></tr>
<tr><th id="1481">1481</th><td>	<i>/* Bits are as for XCIIS */</i></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><i>/* XCVR 100baseTX PHY Control/Status Register */</i></td></tr>
<tr><th id="1485">1485</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM_100CTR" data-ref="_M/CSR_ADM_100CTR">CSR_ADM_100CTR</dfn>		0xdc</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_DISCRM" data-ref="_M/ADM_100CTR_DISCRM">ADM_100CTR_DISCRM</dfn>	0x0001		/* disable scrambler */</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_DISMLT" data-ref="_M/ADM_100CTR_DISMLT">ADM_100CTR_DISMLT</dfn>	0x0002		/* disable MLT3 ENDEC */</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE" data-ref="_M/ADM_100CTR_CMODE">ADM_100CTR_CMODE</dfn>	0x001c		/* current operating mode */</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_AUTO" data-ref="_M/ADM_100CTR_CMODE_AUTO">ADM_100CTR_CMODE_AUTO</dfn>	0x0000		/*   in autoneg */</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_10" data-ref="_M/ADM_100CTR_CMODE_10">ADM_100CTR_CMODE_10</dfn>	0x0004		/*   10baseT */</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_100" data-ref="_M/ADM_100CTR_CMODE_100">ADM_100CTR_CMODE_100</dfn>	0x0008		/*   100baseTX */</u></td></tr>
<tr><th id="1492">1492</th><td>			<i>/*	0x000c		     reserved */</i></td></tr>
<tr><th id="1493">1493</th><td>			<i>/*	0x0010		     reserved */</i></td></tr>
<tr><th id="1494">1494</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_10FD" data-ref="_M/ADM_100CTR_CMODE_10FD">ADM_100CTR_CMODE_10FD</dfn>	0x0014		/*   10baseT-FDX */</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_100FD" data-ref="_M/ADM_100CTR_CMODE_100FD">ADM_100CTR_CMODE_100FD</dfn>	0x0018		/*   100baseTX-FDX */</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_CMODE_ISO" data-ref="_M/ADM_100CTR_CMODE_ISO">ADM_100CTR_CMODE_ISO</dfn>	0x001c		/*   isolated */</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_ISOTX" data-ref="_M/ADM_100CTR_ISOTX">ADM_100CTR_ISOTX</dfn>	0x0020		/* transmit isolation */</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_ENRZI" data-ref="_M/ADM_100CTR_ENRZI">ADM_100CTR_ENRZI</dfn>	0x0080		/* enable NRZ &lt;&gt; NRZI conv. */</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_ENDCR" data-ref="_M/ADM_100CTR_ENDCR">ADM_100CTR_ENDCR</dfn>	0x0100		/* enable DC restoration */</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_ENRLB" data-ref="_M/ADM_100CTR_ENRLB">ADM_100CTR_ENRLB</dfn>	0x0200		/* enable remote loopback */</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_RXVPP" data-ref="_M/ADM_100CTR_RXVPP">ADM_100CTR_RXVPP</dfn>	0x0800		/* peak Rx voltage:</u></td></tr>
<tr><th id="1502">1502</th><td><u>						   0 == 1.0 VPP</u></td></tr>
<tr><th id="1503">1503</th><td><u>						   1 == 1.4 VPP */</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_ANC" data-ref="_M/ADM_100CTR_ANC">ADM_100CTR_ANC</dfn>		0x1000		/* autoneg completed */</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define	<dfn class="macro" id="_M/ADM_100CTR_DISRER" data-ref="_M/ADM_100CTR_DISRER">ADM_100CTR_DISRER</dfn>	0x2000		/* disable Rx error counter */</u></td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><i>/* Operation Mode Register (AN983) */</i></td></tr>
<tr><th id="1508">1508</th><td><u>#define	<dfn class="macro" id="_M/CSR_ADM983_OPMODE" data-ref="_M/CSR_ADM983_OPMODE">CSR_ADM983_OPMODE</dfn>	0xfc</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_SPEED" data-ref="_M/ADM983_OPMODE_SPEED">ADM983_OPMODE_SPEED</dfn>	0x80000000	/* 1 == 100, 0 == 10 */</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_FD" data-ref="_M/ADM983_OPMODE_FD">ADM983_OPMODE_FD</dfn>	0x40000000	/* 1 == fd, 0 == hd */</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_LINK" data-ref="_M/ADM983_OPMODE_LINK">ADM983_OPMODE_LINK</dfn>	0x20000000	/* 1 == link, 0 == no link */</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_EERLOD" data-ref="_M/ADM983_OPMODE_EERLOD">ADM983_OPMODE_EERLOD</dfn>	0x04000000	/* reload from EEPROM */</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_SingleChip" data-ref="_M/ADM983_OPMODE_SingleChip">ADM983_OPMODE_SingleChip</dfn> 0x00000007	/* single-chip mode */</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define	<dfn class="macro" id="_M/ADM983_OPMODE_MacOnly" data-ref="_M/ADM983_OPMODE_MacOnly">ADM983_OPMODE_MacOnly</dfn>	 0x00000004	/* MAC-only mode */</u></td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td><i>/*</i></td></tr>
<tr><th id="1517">1517</th><td><i> * Xircom X3201-3 registers</i></td></tr>
<tr><th id="1518">1518</th><td><i> */</i></td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td><i>/* Power Management Register */</i></td></tr>
<tr><th id="1521">1521</th><td><u>#define	<dfn class="macro" id="_M/CSR_X3201_PMR" data-ref="_M/CSR_X3201_PMR">CSR_X3201_PMR</dfn>		TULIP_CSR16</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_EDINT" data-ref="_M/X3201_PMR_EDINT">X3201_PMR_EDINT</dfn>		0x0000000f	/* energy detect interval */</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_EDEN" data-ref="_M/X3201_PMR_EDEN">X3201_PMR_EDEN</dfn>		0x00000100	/* energy detect enable */</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_MPEN" data-ref="_M/X3201_PMR_MPEN">X3201_PMR_MPEN</dfn>		0x00000200	/* magic packet enable */</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_WOLEN" data-ref="_M/X3201_PMR_WOLEN">X3201_PMR_WOLEN</dfn>		0x00000400	/* Wake On Lan enable */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_PMGP0EN" data-ref="_M/X3201_PMR_PMGP0EN">X3201_PMR_PMGP0EN</dfn>	0x00001000	/* GP0 change enable */</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_PMLCEN" data-ref="_M/X3201_PMR_PMLCEN">X3201_PMR_PMLCEN</dfn>	0x00002000	/* link change enable */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_WOLTMEN" data-ref="_M/X3201_PMR_WOLTMEN">X3201_PMR_WOLTMEN</dfn>	0x00008000	/* WOL template mem enable */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_EP" data-ref="_M/X3201_PMR_EP">X3201_PMR_EP</dfn>		0x00010000	/* energy present */</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_LP" data-ref="_M/X3201_PMR_LP">X3201_PMR_LP</dfn>		0x00200000	/* link present */</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_EDES" data-ref="_M/X3201_PMR_EDES">X3201_PMR_EDES</dfn>		0x01000000	/* ED event status */</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_MPES" data-ref="_M/X3201_PMR_MPES">X3201_PMR_MPES</dfn>		0x02000000	/* MP event status */</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_WOLES" data-ref="_M/X3201_PMR_WOLES">X3201_PMR_WOLES</dfn>		0x04000000	/* WOL event status */</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_WOLPS" data-ref="_M/X3201_PMR_WOLPS">X3201_PMR_WOLPS</dfn>		0x08000000	/* WOL process status */</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_GP0ES" data-ref="_M/X3201_PMR_GP0ES">X3201_PMR_GP0ES</dfn>		0x10000000	/* GP0 event status */</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define	<dfn class="macro" id="_M/X3201_PMR_LCES" data-ref="_M/X3201_PMR_LCES">X3201_PMR_LCES</dfn>		0x20000000	/* LC event status */</u></td></tr>
<tr><th id="1537">1537</th><td></td></tr>
<tr><th id="1538">1538</th><td><i>/*</i></td></tr>
<tr><th id="1539">1539</th><td><i> * Davicom DM9102 registers.</i></td></tr>
<tr><th id="1540">1540</th><td><i> */</i></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><i>/* PHY Status Register */</i></td></tr>
<tr><th id="1543">1543</th><td><u>#define	<dfn class="macro" id="_M/CSR_DM_PHYSTAT" data-ref="_M/CSR_DM_PHYSTAT">CSR_DM_PHYSTAT</dfn>		TULIP_CSR12</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_10" data-ref="_M/DM_PHYSTAT_10">DM_PHYSTAT_10</dfn>		0x00000001	/* 10Mb/s */</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_100" data-ref="_M/DM_PHYSTAT_100">DM_PHYSTAT_100</dfn>		0x00000002	/* 100Mb/s */</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_FDX" data-ref="_M/DM_PHYSTAT_FDX">DM_PHYSTAT_FDX</dfn>		0x00000004	/* full-duplex */</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_LINK" data-ref="_M/DM_PHYSTAT_LINK">DM_PHYSTAT_LINK</dfn>		0x00000008	/* link up */</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_RXLOCK" data-ref="_M/DM_PHYSTAT_RXLOCK">DM_PHYSTAT_RXLOCK</dfn>	0x00000010	/* RX-lock */</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_SIGNAL" data-ref="_M/DM_PHYSTAT_SIGNAL">DM_PHYSTAT_SIGNAL</dfn>	0x00000020	/* signal detection */</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_UTPSIG" data-ref="_M/DM_PHYSTAT_UTPSIG">DM_PHYSTAT_UTPSIG</dfn>	0x00000040	/* UTP SIG */</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_GPED" data-ref="_M/DM_PHYSTAT_GPED">DM_PHYSTAT_GPED</dfn>		0x00000080	/* general PHY reset control */</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define	<dfn class="macro" id="_M/DM_PHYSTAT_GEPC" data-ref="_M/DM_PHYSTAT_GEPC">DM_PHYSTAT_GEPC</dfn>		0x00000100	/* GPED bits control */</u></td></tr>
<tr><th id="1553">1553</th><td></td></tr>
<tr><th id="1554">1554</th><td></td></tr>
<tr><th id="1555">1555</th><td><i>/* Sample Frame Access Register */</i></td></tr>
<tr><th id="1556">1556</th><td><u>#define	<dfn class="macro" id="_M/CSR_DM_SFAR" data-ref="_M/CSR_DM_SFAR">CSR_DM_SFAR</dfn>		TULIP_CSR13</u></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><i>/* Sample Frame Data Register */</i></td></tr>
<tr><th id="1560">1560</th><td><u>#define	<dfn class="macro" id="_M/CSR_DM_SFDR" data-ref="_M/CSR_DM_SFDR">CSR_DM_SFDR</dfn>		TULIP_CSR14</u></td></tr>
<tr><th id="1561">1561</th><td>	<i>/* See 21143 SIAGEN register */</i></td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><i>/*</i></td></tr>
<tr><th id="1564">1564</th><td><i> * ASIX AX88140A and AX88141 registers.</i></td></tr>
<tr><th id="1565">1565</th><td><i> */</i></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><i>/* CSR13 - Filtering Index */</i></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/CSR_AX_FILTIDX" data-ref="_M/CSR_AX_FILTIDX">CSR_AX_FILTIDX</dfn>		TULIP_CSR13</u></td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td><i>/* CSR14 - Filtering data */</i></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/CSR_AX_FILTDATA" data-ref="_M/CSR_AX_FILTDATA">CSR_AX_FILTDATA</dfn>		TULIP_CSR14</u></td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><i>/* Filtering Index values */</i></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/AX_FILTIDX_PAR0" data-ref="_M/AX_FILTIDX_PAR0">AX_FILTIDX_PAR0</dfn>		0x00000000</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/AX_FILTIDX_PAR1" data-ref="_M/AX_FILTIDX_PAR1">AX_FILTIDX_PAR1</dfn>		0x00000001</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/AX_FILTIDX_MAR0" data-ref="_M/AX_FILTIDX_MAR0">AX_FILTIDX_MAR0</dfn>		0x00000002</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/AX_FILTIDX_MAR1" data-ref="_M/AX_FILTIDX_MAR1">AX_FILTIDX_MAR1</dfn>		0x00000003</u></td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_IC_TULIPREG_H_ */</u></td></tr>
<tr><th id="1580">1580</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_tlp_cardbus.c.html'>netbsd/sys/dev/cardbus/if_tlp_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
