Search.setIndex({docnames:["basic_element","compiler","index","match_graph","merge_nodes","modules","project","read_lef","read_netlist","tutorial","util","write_verilog_lef"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["basic_element.rst","compiler.rst","index.rst","match_graph.rst","merge_nodes.rst","modules.rst","project.rst","read_lef.rst","read_netlist.rst","tutorial.rst","util.rst","write_verilog_lef.rst"],objects:{"":{basic_element:[0,0,0,"-"],compiler:[1,0,0,"-"],match_graph:[3,0,0,"-"],merge_nodes:[4,0,0,"-"],read_lef:[7,0,0,"-"],read_netlist:[8,0,0,"-"],util:[10,0,0,"-"],write_verilog_lef:[11,0,0,"-"]},"basic_element.BasicElement":{capacitor:[0,2,1,""],get_elements:[0,2,1,""],i_source:[0,2,1,""],inductor:[0,2,1,""],resistor:[0,2,1,""],transistor:[0,2,1,""],v_source:[0,2,1,""],vcvs_source:[0,2,1,""]},"read_netlist.SpiceParser":{get_next_line:[8,2,1,""],resolve_hierarchy:[8,2,1,""],resolve_top_param:[8,2,1,""],sp_parser:[8,2,1,""]},"write_verilog_lef.WriteSpice":{check_ports_match:[11,2,1,""],print_subckt:[11,2,1,""]},"write_verilog_lef.WriteVerilog":{check_ports_match:[11,2,1,""],map_pins:[11,2,1,""],print_module:[11,2,1,""]},basic_element:{BasicElement:[0,1,1,""],parse_value:[0,3,1,""]},compiler:{compiler:[1,3,1,""],compiler_output:[1,3,1,""]},match_graph:{add_parallel_caps:[3,3,1,""],add_series_res:[3,3,1,""],change_SD:[3,3,1,""],check_nodes:[3,3,1,""],check_values:[3,3,1,""],compare_balanced_tree:[3,3,1,""],define_SD:[3,3,1,""],dont_touch_clk:[3,3,1,""],get_key:[3,3,1,""],get_next_level:[3,3,1,""],preprocess_stack:[3,3,1,""],read_inputs:[3,3,1,""],read_lib:[3,3,1,""],read_setup:[3,3,1,""],reduce_graph:[3,3,1,""],traverse_hier_in_graph:[3,3,1,""]},merge_nodes:{check_nodes:[4,3,1,""],check_values:[4,3,1,""],convert_unit:[4,3,1,""],merge_nodes:[4,3,1,""],merged_value:[4,3,1,""]},read_lef:{read_lef:[7,3,1,""]},read_netlist:{SpiceParser:[8,1,1,""]},util:{convert_to_unit:[10,3,1,""],max_connectivity:[10,3,1,""],plt_graph:[10,3,1,""]},write_verilog_lef:{FindArray:[11,3,1,""],WriteCap:[11,3,1,""],WriteConst:[11,3,1,""],WriteSpice:[11,1,1,""],WriteVerilog:[11,1,1,""],check_common_centroid:[11,3,1,""],compare_node:[11,3,1,""],compare_nodes:[11,3,1,""],concat_values:[11,3,1,""],connection:[11,3,1,""],generate_lef:[11,3,1,""],match_branches:[11,3,1,""],matching_groups:[11,3,1,""],print_cell_gen_header:[11,3,1,""],print_globals:[11,3,1,""],print_header:[11,3,1,""],trace_template:[11,3,1,""]}},objnames:{"0":["py","module","Python module"],"1":["py","class","Python class"],"2":["py","method","Python method"],"3":["py","function","Python function"]},objtypes:{"0":"py:module","1":"py:class","2":"py:method","3":"py:function"},terms:{"20e":0,"81e":0,"class":[0,8,11],"const":11,"final":8,"return":[0,4],Res:0,The:[0,2,8],Using:2,activ:2,add:2,add_parallel_cap:3,add_series_r:3,all:[3,4],all_arrai:11,all_param:0,also:[0,2,4],ani:2,anymor:4,approach:2,argv:4,arrai:[2,11],assumpt:0,author:[0,3,4,7,8,10,11],auto:2,avail:[2,7,11],available_block_lef:11,base:[0,2,8,11],basenam:2,bash:2,basic:[0,2],basic_el:5,basicel:[0,8],being:2,bin:2,block:[0,2],build:2,can:[2,8],cap:[0,11],capacitor:0,cdl:8,cell:2,centroid:2,change_sd:3,check:4,check_common_centroid:11,check_nod:[3,4],check_ports_match:11,check_valu:[3,4],circuit:[3,8],circuit_graph:[3,8,11],circuit_nam:11,clk:[2,3],clock:3,cmc:3,combin:2,command:2,common:2,compare_balanced_tre:3,compare_nod:11,compil:[2,5,9],compiler_output:1,concat_valu:11,connect:11,constraint:2,content:2,convert:8,convert_to_unit:10,convert_unit:4,creat:[0,2,3,4,7,8,10,11],cur_sourc:0,debug:1,dec:10,defin:[0,8],define_sd:3,demo:2,design:2,design_nam:1,devic:[0,8],dict:0,digiti:2,dir:[2,7,11],direct:2,directori:2,docker:2,domin:2,done:2,dont_touch_clk:3,dont_use_cel:2,drain:0,each:0,element:[0,2],environ:2,extract:0,fals:[1,3],file:[0,1,2,7,8,11],file_point:8,filenam:11,findarrai:11,first:2,fix:11,flag:8,flat:[1,2,8],flatten:8,flow:2,folder:[2,8],format:2,fri:3,from:8,gain:0,gate:0,gener:11,generate_lef:11,get_el:0,get_kei:3,get_next_level:3,get_next_lin:8,given:4,global:[2,11],gnd:[2,3],goal:2,graph:[2,3,4,8,11],graph_list:3,grid:2,gsub:3,header:11,help:[2,9],hier_graph:3,hier_graph_dict:3,hier_typ:4,hierachi:3,hierarch:[2,11],hierarchi:2,i_sourc:0,idc:0,identifi:2,imag:2,index:2,inductor:0,inherit:8,inout_pin_nam:11,input:[2,11],input_circuit:2,input_ckt:1,input_dir:11,inputvol:2,introduct:2,isomorph:2,issu:2,keep:2,kunal:[0,3,4,7,8,10,11],learn:2,lef:[2,7,11],lef_dir:7,level1:11,lib_dir_path:3,liblist:3,librari:[2,3],line:[0,8],line_typ:8,list:2,main:2,make:2,map:2,map_pin:11,mapped_graph_list:3,match:3,match_branch:11,match_graph:5,match_pair:11,matched_port:4,matching_group:11,matplotlib:2,max_connect:10,merg:[3,4],merge_nod:5,merged_valu:4,method:2,minim:2,modul:[2,5],more:2,mount:2,name:[2,3,11],need:2,net1:0,net2:0,net3:0,net5:0,net7:0,net:11,netlist:11,netlistpath:8,network:0,networkx:2,nfin:0,ninnesota:2,nmos_rvt:0,node1:[3,11],node2:[3,11],node:[3,4],nodes1:11,nodes2:11,nodes_dict:11,none:[0,8],nov:[3,4,7,11],num_pin:0,object:[0,8,11],oct:[0,8],option:2,ota:2,output:2,page:2,param_lef:[2,7],paramet:[0,2],parameter:11,parametr:2,pars:[0,8],parse_valu:0,phi2:0,pin:0,plt_graph:10,pnr:2,port:[0,11],power:[2,3,11],power_pin:11,preprocess_stack:3,primit:2,print_cell_gen_head:11,print_glob:11,print_head:11,print_modul:11,print_subckt:11,project:2,properti:8,provid:2,put:2,python3:[2,9],python:2,pyyaml:2,read:[3,7,8,11],read_input:3,read_lef:5,read_lib:3,read_netlist:5,read_setup:3,recus:3,reduc:4,reduce_graph:3,remov:[2,3],requir:2,resistor:0,resolve_hierarchi:8,resolve_top_param:8,result:[1,2],result_dir:1,rule:2,run:2,script:11,search:2,setup:2,setup_path:3,shell:11,signal:2,similar_node_group:11,smaller:2,some:3,sourc:[0,1,2,3,4,7,8,10,11],sp_parser:8,spice:[0,2,8],spicepars:8,src:[2,9],store:[2,8],structur:2,sub_block_nam:10,subckt:[2,11],subckt_list:11,subgraph:[2,4,10],summari:2,support:2,sympi:2,target:2,templat:[2,11],termin:2,test:2,thi:2,thu:[4,7],top_ckt_nam:8,topolog:2,topology_contain:2,trace_templ:11,transistor:0,traverc:11,travers:2,traverse_hier_in_graph:3,tree_l1:3,tue:10,txt:2,unannot:2,under:2,unit_size_cap:[1,2,11],unit_size_mo:[1,2,11],univers:2,updated_ckt:1,use:2,used:[2,3,4],user:2,user_templ:2,using:[2,8],util:5,v_sourc:0,valu:[0,3,4,10,11],values1:4,values2:4,variabl:11,vbiasp1:0,vcv:0,vcvs_sourc:0,vdd:0,verilog:[2,11],vf2:2,vinp:0,visit:11,vtype:0,wed:[0,8,11],weight:0,which:2,wise:8,work:2,wrapper:1,write:11,write_verilog_lef:5,writecap:11,writeconst:11,writespic:11,writeverilog:11,yaml:8,you:8},titles:["basic_element Module","compiler Module","ALIGN: Analog Layout, Intelligently Generated from Netlists!","match_graph Module","merge_nodes Module","src","Project Summary","read_lef Module","read_netlist Module","Need python to run this","util Module","write_verilog_lef Module"],titleterms:{align:2,analog:2,annot:2,automat:2,basic_el:0,circuit:2,compil:1,document:2,from:2,gener:2,get:2,goal:6,indic:2,intellig:2,layout:2,learn:6,main:6,match_graph:3,merge_nod:4,modul:[0,1,3,4,7,8,10,11],need:9,netlist:2,project:6,python:9,read_lef:7,read_netlist:8,run:9,src:5,start:2,summari:6,tabl:2,thi:9,usag:2,util:10,write_verilog_lef:11}})