{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 09:21:49 2019 " "Info: Processing started: Mon May 06 09:21:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Batalha_Naval_Digital -c Batalha_Naval_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "DIP_3 LED_Acerto 26.400 ns Longest " "Info: Longest tpd from source pin \"DIP_3\" to destination pin \"LED_Acerto\" is 26.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns DIP_3 1 PIN PIN_103 7 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_103; Fanout = 7; PIN Node = 'DIP_3'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIP_3 } "NODE_NAME" } } { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { -216 72 240 -200 "DIP_3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.900 ns) 9.800 ns Confirmador:inst3\|inst1~0 2 COMB LC3_D11 4 " "Info: 2: + IC(4.800 ns) + CELL(1.900 ns) = 9.800 ns; Loc. = LC3_D11; Fanout = 4; COMB Node = 'Confirmador:inst3\|inst1~0'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { DIP_3 Confirmador:inst3|inst1~0 } "NODE_NAME" } } { "Confirmador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Confirmador.bdf" { { -152 392 456 -104 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.200 ns) 16.200 ns Confirmador:inst3\|inst1~4 3 COMB LC5_K2 1 " "Info: 3: + IC(4.200 ns) + CELL(2.200 ns) = 16.200 ns; Loc. = LC5_K2; Fanout = 1; COMB Node = 'Confirmador:inst3\|inst1~4'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { Confirmador:inst3|inst1~0 Confirmador:inst3|inst1~4 } "NODE_NAME" } } { "Confirmador.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Confirmador.bdf" { { -152 392 456 -104 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(8.600 ns) 26.400 ns LED_Acerto 4 PIN PIN_41 0 " "Info: 4: + IC(1.600 ns) + CELL(8.600 ns) = 26.400 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'LED_Acerto'" {  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { Confirmador:inst3|inst1~4 LED_Acerto } "NODE_NAME" } } { "Batalha_Naval_Digital.bdf" "" { Schematic "A:/Coding.cpp/UEFS Projects/CD/TEC498_MI-Projeto_de_Circuitos_Digitais/Problema_1/Batalha_Naval_Digital.bdf" { { 176 1192 1368 192 "LED_Acerto" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.800 ns ( 59.85 % ) " "Info: Total cell delay = 15.800 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 40.15 % ) " "Info: Total interconnect delay = 10.600 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.400 ns" { DIP_3 Confirmador:inst3|inst1~0 Confirmador:inst3|inst1~4 LED_Acerto } "NODE_NAME" } } { "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.400 ns" { DIP_3 {} DIP_3~out {} Confirmador:inst3|inst1~0 {} Confirmador:inst3|inst1~4 {} LED_Acerto {} } { 0.000ns 0.000ns 4.800ns 4.200ns 1.600ns } { 0.000ns 3.100ns 1.900ns 2.200ns 8.600ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 09:21:51 2019 " "Info: Processing ended: Mon May 06 09:21:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
