C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity i2c_master
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c-master/src/i2c_master.vhd(23): near ")": (vcom-1576) expecting IDENTIFIER.

} {7.0 8.0} {}} C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity i2c_master_tb
-- Compiling architecture tb of i2c_master_tb
-- Loading entity i2c_master
** Warning: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(28): (vcom-1013) Initial value of "C_SCL_PERIOD" depends on value of signal "clk_period".
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(23): Nonresolved signal 'clk_ena' has multiple sources.
  Drivers:
    C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(59):Process p_seq
       Driven at:
          C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(61)
    C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(52):Statement UUT
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/tb/i2c_master_tb.vhd(72): VHDL Compiler exiting

} {10.0 11.0 16.0 17.0} {}} C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity i2c_master
-- Compiling architecture logic of i2c_master
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(82): (vcom-1441) Process(ALL) is not defined for this version of the language.
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(13): Nonresolved signal 'clk_ena' has multiple sources.
  Drivers:
    C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(82):Process p_ctrl
       Driven at:
          C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(89)
    C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(50):Process p_sclk
       Driven at:
          C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(60)
** Error: C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/i2c_master/src/i2c_master.vhd(113): VHDL Compiler exiting

} {8.0 10.0 17.0 18.0} {}}
