{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652369427845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652369427845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 17:30:27 2022 " "Processing started: Thu May 12 17:30:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652369427845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369427845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWMgeneration -c PWMgeneration_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369427851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652369428304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652369428304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_tb-TestBench " "Found design unit 1: PWMgeneration_tb-TestBench" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652369437888 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_tb " "Found entity 1: PWMgeneration_tb" {  } { { "PWMgeneration_tb.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652369437888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmgeneration_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwmgeneration_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWMgeneration_top-beh " "Found design unit 1: PWMgeneration_top-beh" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652369437888 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWMgeneration_top " "Found entity 1: PWMgeneration_top" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652369437888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWMgeneration_top " "Elaborating entity \"PWMgeneration_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wdg_reset PWMgeneration_top.vhd(73) " "VHDL Process Statement warning at PWMgeneration_top.vhd(73): signal \"wdg_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set_flag PWMgeneration_top.vhd(270) " "VHDL Process Statement warning at PWMgeneration_top.vhd(270): signal \"set_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "set_flag PWMgeneration_top.vhd(263) " "VHDL Process Statement warning at PWMgeneration_top.vhd(263): inferring latch(es) for signal or variable \"set_flag\", which holds its previous value in one or more paths through the process" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 263 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_flag PWMgeneration_top.vhd(290) " "VHDL Process Statement warning at PWMgeneration_top.vhd(290): signal \"reset_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_flag PWMgeneration_top.vhd(282) " "VHDL Process Statement warning at PWMgeneration_top.vhd(282): inferring latch(es) for signal or variable \"reset_flag\", which holds its previous value in one or more paths through the process" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 282 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[0\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[0\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[0\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[1\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[1\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[1\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[2\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[2\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[2\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[3\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[3\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[3\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[4\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[4\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[4\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[5\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[5\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[5\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[6\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[6\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[6\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[7\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[7\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[7\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutyboost_sig\[8\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutyboost_sig\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutyboost_sig\[8\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutyboost_sig\[8\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[0\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[0\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[0\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[1\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[1\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[1\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[2\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[2\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[2\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[3\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[3\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[3\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[4\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[4\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[4\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[5\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[5\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[5\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[6\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[6\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[6\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[7\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[7\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[7\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437962 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dutybuck_sig\[8\] PWMgeneration_top.vhd(322) " "Netlist error at PWMgeneration_top.vhd(322): can't infer register for dutybuck_sig\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 322 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1652369437962 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dutybuck_sig\[8\] PWMgeneration_top.vhd(319) " "Inferred latch for \"dutybuck_sig\[8\]\" at PWMgeneration_top.vhd(319)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 319 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437962 "|PWMgeneration_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_flag PWMgeneration_top.vhd(282) " "Inferred latch for \"reset_flag\" at PWMgeneration_top.vhd(282)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 282 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437963 "|PWMgeneration_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_flag PWMgeneration_top.vhd(263) " "Inferred latch for \"set_flag\" at PWMgeneration_top.vhd(263)" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 263 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369437963 "|PWMgeneration_top"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "PWMgeneration_top.vhd(326) " "HDL error at PWMgeneration_top.vhd(326): couldn't implement registers for assignments on this clock edge" {  } { { "PWMgeneration_top.vhd" "" { Text "C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWMgeneration_top.vhd" 326 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1652369437963 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652369437963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652369438095 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 17:30:38 2022 " "Processing ended: Thu May 12 17:30:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652369438095 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652369438095 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652369438095 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652369438095 ""}
