//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z6kernelPii

.visible .entry _Z6kernelPii(
	.param .u64 _Z6kernelPii_param_0,
	.param .u32 _Z6kernelPii_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd2, [_Z6kernelPii_param_0];
	ld.param.u32 	%r5, [_Z6kernelPii_param_1];
	cvta.to.global.u64 	%rd1, %rd2;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r12, %r6, %r7, %r8;
	mov.u32 	%r9, %nctaid.x;
	mul.lo.s32 	%r2, %r9, %r6;
	setp.ge.s32	%p1, %r12, %r5;
	@%p1 bra 	BB0_2;

BB0_1:
	mul.wide.s32 	%rd3, %r12, 4;
	add.s64 	%rd4, %rd1, %rd3;
	ld.global.u32 	%r10, [%rd4];
	add.s32 	%r11, %r10, %r12;
	st.global.u32 	[%rd4], %r11;
	add.s32 	%r12, %r12, %r2;
	setp.lt.s32	%p2, %r12, %r5;
	@%p2 bra 	BB0_1;

BB0_2:
	ret;
}


