INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/D_latch_asyn_reset_behav/D_latch_asyn_reset_behav.srcs/sources_1/new/D_latch_asyn_reset_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_asyn_reset_behav
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/D_latch_asyn_reset_behav/D_latch_asyn_reset_behav.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
