INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/FIFO.v:26]
WARNING: [VRFC 10-3380] identifier 'B' is used before its declaration [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/FIFO.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/baud_rate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_generator
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/baud_rate_generator.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/imports/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/kb_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/kb_code_hold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code_hold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/kb_code_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code_shift
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/kb_code_shift.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/kb_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/key_to_ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_to_ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/key_to_ascii_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_to_ascii_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/ps2_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/new/ps2_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/imports/new/pwm_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/imports/new/rising_edge_detector_mealy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
WARNING: [VRFC 10-3380] identifier 'DBIT' is used before its declaration [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/uart_rx.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
WARNING: [VRFC 10-3380] identifier 'DBIT' is used before its declaration [C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/uart_tx.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/enhanced_stopwatch_receive_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enhanced_stopwatch_receive_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sources_1/imports/new/enhanced_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enhanced_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/ps2_rx_watchdog_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx_watchdog_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/kb_code_shift_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code_shift_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/kb_code_hold_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code_hold_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/kb_code_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_code_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/kb_monitor_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kb_monitor_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/ps2_rx_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_rx_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.srcs/sim_1/new/enhanced_stopwatch_ps2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enhanced_stopwatch_ps2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/ps2_kb/ps2_kb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
