// Seed: 1611226405
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input tri0 module_0
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input tri1 id_5
);
  wire id_7, id_8;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge id_2) begin : LABEL_0
    id_29 <= 1;
    if (1) begin : LABEL_0
      id_13 <= 1;
    end else begin : LABEL_0
      if (1) id_1 <= 'b0;
      else begin : LABEL_0
        id_1 <= 1;
      end
    end
  end
  module_2 modCall_1 (
      id_30,
      id_5
  );
  uwire id_32 = 1;
endmodule
