INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/alu16b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU16B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol aluIn1Sel, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:9]
INFO: [VRFC 10-2458] undeclared symbol aluIn2Sel, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:10]
INFO: [VRFC 10-2458] undeclared symbol opCode, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:11]
INFO: [VRFC 10-2458] undeclared symbol aluZero, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:13]
INFO: [VRFC 10-2458] undeclared symbol cToM, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:18]
INFO: [VRFC 10-2458] undeclared symbol jmpIfZ, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:19]
INFO: [VRFC 10-2458] undeclared symbol loadA, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:20]
INFO: [VRFC 10-2458] undeclared symbol loadD, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:21]
INFO: [VRFC 10-2458] undeclared symbol loadM, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:22]
INFO: [VRFC 10-2458] undeclared symbol op1, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:23]
INFO: [VRFC 10-2458] undeclared symbol op2, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:24]
INFO: [VRFC 10-2458] undeclared symbol constant, assumed default net type wire [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:26]
WARNING: [VRFC 10-2938] 'cToM' is already implicitly declared on line 18 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:33]
WARNING: [VRFC 10-2938] 'op1' is already implicitly declared on line 23 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:34]
WARNING: [VRFC 10-2938] 'op2' is already implicitly declared on line 24 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:35]
WARNING: [VRFC 10-2938] 'opCode' is already implicitly declared on line 11 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:36]
WARNING: [VRFC 10-2938] 'constant' is already implicitly declared on line 26 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:37]
WARNING: [VRFC 10-2938] 'aluIn1Sel' is already implicitly declared on line 9 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:38]
WARNING: [VRFC 10-2938] 'aluZero' is already implicitly declared on line 13 [C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/cpu.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sources_1/imports/srcs/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/XilinxProjects/clean_mhrd/clean_mhrd.srcs/sim_1/imports/test/cpu_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/XilinxProjects/clean_mhrd/clean_mhrd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
