

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Feb 28 23:05:11 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2,group=1
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,merge=1,delta=2
    17                           	psect	text8,local,class=CODE,merge=1,delta=2
    18                           	psect	text9,local,class=CODE,merge=1,delta=2
    19                           	psect	text10,local,class=CODE,merge=1,delta=2
    20                           	psect	text11,local,class=CODE,merge=1,delta=2
    21                           	psect	text12,local,class=CODE,merge=1,delta=2
    22                           	psect	intentry,global,class=CODE,delta=2
    23                           	psect	text13,local,class=CODE,merge=1,delta=2
    24                           	psect	text14,local,class=CODE,merge=1,delta=2
    25                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    26                           	dabs	1,0x7E,2
    27  0000                     
    28                           ; Version 2.31
    29                           ; Generated 13/10/2020 GMT
    30                           ; 
    31                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    32                           ; All rights reserved.
    33                           ; 
    34                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    35                           ; 
    36                           ; Redistribution and use in source and binary forms, with or without modification, are
    37                           ; permitted provided that the following conditions are met:
    38                           ; 
    39                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    40                           ;        conditions and the following disclaimer.
    41                           ; 
    42                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    43                           ;        of conditions and the following disclaimer in the documentation and/or other
    44                           ;        materials provided with the distribution. Publication is not required when
    45                           ;        this file is used in an embedded application.
    46                           ; 
    47                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    48                           ;        software without specific prior written permission.
    49                           ; 
    50                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    51                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    52                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    53                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    54                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    55                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    56                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    57                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    58                           ; 
    59                           ; 
    60                           ; Code-generator required, PIC16F887 Definitions
    61                           ; 
    62                           ; SFR Addresses
    63  0000                     	;# 
    64  0001                     	;# 
    65  0002                     	;# 
    66  0003                     	;# 
    67  0004                     	;# 
    68  0005                     	;# 
    69  0006                     	;# 
    70  0007                     	;# 
    71  0008                     	;# 
    72  0009                     	;# 
    73  000A                     	;# 
    74  000B                     	;# 
    75  000C                     	;# 
    76  000D                     	;# 
    77  000E                     	;# 
    78  000E                     	;# 
    79  000F                     	;# 
    80  0010                     	;# 
    81  0011                     	;# 
    82  0012                     	;# 
    83  0013                     	;# 
    84  0014                     	;# 
    85  0015                     	;# 
    86  0015                     	;# 
    87  0016                     	;# 
    88  0017                     	;# 
    89  0018                     	;# 
    90  0019                     	;# 
    91  001A                     	;# 
    92  001B                     	;# 
    93  001B                     	;# 
    94  001C                     	;# 
    95  001D                     	;# 
    96  001E                     	;# 
    97  001F                     	;# 
    98  0081                     	;# 
    99  0085                     	;# 
   100  0086                     	;# 
   101  0087                     	;# 
   102  0088                     	;# 
   103  0089                     	;# 
   104  008C                     	;# 
   105  008D                     	;# 
   106  008E                     	;# 
   107  008F                     	;# 
   108  0090                     	;# 
   109  0091                     	;# 
   110  0092                     	;# 
   111  0093                     	;# 
   112  0093                     	;# 
   113  0093                     	;# 
   114  0094                     	;# 
   115  0095                     	;# 
   116  0096                     	;# 
   117  0097                     	;# 
   118  0098                     	;# 
   119  0099                     	;# 
   120  009A                     	;# 
   121  009B                     	;# 
   122  009C                     	;# 
   123  009D                     	;# 
   124  009E                     	;# 
   125  009F                     	;# 
   126  0105                     	;# 
   127  0107                     	;# 
   128  0108                     	;# 
   129  0109                     	;# 
   130  010C                     	;# 
   131  010C                     	;# 
   132  010D                     	;# 
   133  010E                     	;# 
   134  010F                     	;# 
   135  0185                     	;# 
   136  0187                     	;# 
   137  0188                     	;# 
   138  0189                     	;# 
   139  018C                     	;# 
   140  018D                     	;# 
   141  0000                     	;# 
   142  0001                     	;# 
   143  0002                     	;# 
   144  0003                     	;# 
   145  0004                     	;# 
   146  0005                     	;# 
   147  0006                     	;# 
   148  0007                     	;# 
   149  0008                     	;# 
   150  0009                     	;# 
   151  000A                     	;# 
   152  000B                     	;# 
   153  000C                     	;# 
   154  000D                     	;# 
   155  000E                     	;# 
   156  000E                     	;# 
   157  000F                     	;# 
   158  0010                     	;# 
   159  0011                     	;# 
   160  0012                     	;# 
   161  0013                     	;# 
   162  0014                     	;# 
   163  0015                     	;# 
   164  0015                     	;# 
   165  0016                     	;# 
   166  0017                     	;# 
   167  0018                     	;# 
   168  0019                     	;# 
   169  001A                     	;# 
   170  001B                     	;# 
   171  001B                     	;# 
   172  001C                     	;# 
   173  001D                     	;# 
   174  001E                     	;# 
   175  001F                     	;# 
   176  0081                     	;# 
   177  0085                     	;# 
   178  0086                     	;# 
   179  0087                     	;# 
   180  0088                     	;# 
   181  0089                     	;# 
   182  008C                     	;# 
   183  008D                     	;# 
   184  008E                     	;# 
   185  008F                     	;# 
   186  0090                     	;# 
   187  0091                     	;# 
   188  0092                     	;# 
   189  0093                     	;# 
   190  0093                     	;# 
   191  0093                     	;# 
   192  0094                     	;# 
   193  0095                     	;# 
   194  0096                     	;# 
   195  0097                     	;# 
   196  0098                     	;# 
   197  0099                     	;# 
   198  009A                     	;# 
   199  009B                     	;# 
   200  009C                     	;# 
   201  009D                     	;# 
   202  009E                     	;# 
   203  009F                     	;# 
   204  0105                     	;# 
   205  0107                     	;# 
   206  0108                     	;# 
   207  0109                     	;# 
   208  010C                     	;# 
   209  010C                     	;# 
   210  010D                     	;# 
   211  010E                     	;# 
   212  010F                     	;# 
   213  0185                     	;# 
   214  0187                     	;# 
   215  0188                     	;# 
   216  0189                     	;# 
   217  018C                     	;# 
   218  018D                     	;# 
   219  0000                     	;# 
   220  0001                     	;# 
   221  0002                     	;# 
   222  0003                     	;# 
   223  0004                     	;# 
   224  0005                     	;# 
   225  0006                     	;# 
   226  0007                     	;# 
   227  0008                     	;# 
   228  0009                     	;# 
   229  000A                     	;# 
   230  000B                     	;# 
   231  000C                     	;# 
   232  000D                     	;# 
   233  000E                     	;# 
   234  000E                     	;# 
   235  000F                     	;# 
   236  0010                     	;# 
   237  0011                     	;# 
   238  0012                     	;# 
   239  0013                     	;# 
   240  0014                     	;# 
   241  0015                     	;# 
   242  0015                     	;# 
   243  0016                     	;# 
   244  0017                     	;# 
   245  0018                     	;# 
   246  0019                     	;# 
   247  001A                     	;# 
   248  001B                     	;# 
   249  001B                     	;# 
   250  001C                     	;# 
   251  001D                     	;# 
   252  001E                     	;# 
   253  001F                     	;# 
   254  0081                     	;# 
   255  0085                     	;# 
   256  0086                     	;# 
   257  0087                     	;# 
   258  0088                     	;# 
   259  0089                     	;# 
   260  008C                     	;# 
   261  008D                     	;# 
   262  008E                     	;# 
   263  008F                     	;# 
   264  0090                     	;# 
   265  0091                     	;# 
   266  0092                     	;# 
   267  0093                     	;# 
   268  0093                     	;# 
   269  0093                     	;# 
   270  0094                     	;# 
   271  0095                     	;# 
   272  0096                     	;# 
   273  0097                     	;# 
   274  0098                     	;# 
   275  0099                     	;# 
   276  009A                     	;# 
   277  009B                     	;# 
   278  009C                     	;# 
   279  009D                     	;# 
   280  009E                     	;# 
   281  009F                     	;# 
   282  0105                     	;# 
   283  0107                     	;# 
   284  0108                     	;# 
   285  0109                     	;# 
   286  010C                     	;# 
   287  010C                     	;# 
   288  010D                     	;# 
   289  010E                     	;# 
   290  010F                     	;# 
   291  0185                     	;# 
   292  0187                     	;# 
   293  0188                     	;# 
   294  0189                     	;# 
   295  018C                     	;# 
   296  018D                     	;# 
   297  0000                     	;# 
   298  0001                     	;# 
   299  0002                     	;# 
   300  0003                     	;# 
   301  0004                     	;# 
   302  0005                     	;# 
   303  0006                     	;# 
   304  0007                     	;# 
   305  0008                     	;# 
   306  0009                     	;# 
   307  000A                     	;# 
   308  000B                     	;# 
   309  000C                     	;# 
   310  000D                     	;# 
   311  000E                     	;# 
   312  000E                     	;# 
   313  000F                     	;# 
   314  0010                     	;# 
   315  0011                     	;# 
   316  0012                     	;# 
   317  0013                     	;# 
   318  0014                     	;# 
   319  0015                     	;# 
   320  0015                     	;# 
   321  0016                     	;# 
   322  0017                     	;# 
   323  0018                     	;# 
   324  0019                     	;# 
   325  001A                     	;# 
   326  001B                     	;# 
   327  001B                     	;# 
   328  001C                     	;# 
   329  001D                     	;# 
   330  001E                     	;# 
   331  001F                     	;# 
   332  0081                     	;# 
   333  0085                     	;# 
   334  0086                     	;# 
   335  0087                     	;# 
   336  0088                     	;# 
   337  0089                     	;# 
   338  008C                     	;# 
   339  008D                     	;# 
   340  008E                     	;# 
   341  008F                     	;# 
   342  0090                     	;# 
   343  0091                     	;# 
   344  0092                     	;# 
   345  0093                     	;# 
   346  0093                     	;# 
   347  0093                     	;# 
   348  0094                     	;# 
   349  0095                     	;# 
   350  0096                     	;# 
   351  0097                     	;# 
   352  0098                     	;# 
   353  0099                     	;# 
   354  009A                     	;# 
   355  009B                     	;# 
   356  009C                     	;# 
   357  009D                     	;# 
   358  009E                     	;# 
   359  009F                     	;# 
   360  0105                     	;# 
   361  0107                     	;# 
   362  0108                     	;# 
   363  0109                     	;# 
   364  010C                     	;# 
   365  010C                     	;# 
   366  010D                     	;# 
   367  010E                     	;# 
   368  010F                     	;# 
   369  0185                     	;# 
   370  0187                     	;# 
   371  0188                     	;# 
   372  0189                     	;# 
   373  018C                     	;# 
   374  018D                     	;# 
   375  0000                     	;# 
   376  0001                     	;# 
   377  0002                     	;# 
   378  0003                     	;# 
   379  0004                     	;# 
   380  0005                     	;# 
   381  0006                     	;# 
   382  0007                     	;# 
   383  0008                     	;# 
   384  0009                     	;# 
   385  000A                     	;# 
   386  000B                     	;# 
   387  000C                     	;# 
   388  000D                     	;# 
   389  000E                     	;# 
   390  000E                     	;# 
   391  000F                     	;# 
   392  0010                     	;# 
   393  0011                     	;# 
   394  0012                     	;# 
   395  0013                     	;# 
   396  0014                     	;# 
   397  0015                     	;# 
   398  0015                     	;# 
   399  0016                     	;# 
   400  0017                     	;# 
   401  0018                     	;# 
   402  0019                     	;# 
   403  001A                     	;# 
   404  001B                     	;# 
   405  001B                     	;# 
   406  001C                     	;# 
   407  001D                     	;# 
   408  001E                     	;# 
   409  001F                     	;# 
   410  0081                     	;# 
   411  0085                     	;# 
   412  0086                     	;# 
   413  0087                     	;# 
   414  0088                     	;# 
   415  0089                     	;# 
   416  008C                     	;# 
   417  008D                     	;# 
   418  008E                     	;# 
   419  008F                     	;# 
   420  0090                     	;# 
   421  0091                     	;# 
   422  0092                     	;# 
   423  0093                     	;# 
   424  0093                     	;# 
   425  0093                     	;# 
   426  0094                     	;# 
   427  0095                     	;# 
   428  0096                     	;# 
   429  0097                     	;# 
   430  0098                     	;# 
   431  0099                     	;# 
   432  009A                     	;# 
   433  009B                     	;# 
   434  009C                     	;# 
   435  009D                     	;# 
   436  009E                     	;# 
   437  009F                     	;# 
   438  0105                     	;# 
   439  0107                     	;# 
   440  0108                     	;# 
   441  0109                     	;# 
   442  010C                     	;# 
   443  010C                     	;# 
   444  010D                     	;# 
   445  010E                     	;# 
   446  010F                     	;# 
   447  0185                     	;# 
   448  0187                     	;# 
   449  0188                     	;# 
   450  0189                     	;# 
   451  018C                     	;# 
   452  018D                     	;# 
   453  0009                     _PORTE	set	9
   454  0008                     _PORTD	set	8
   455  0007                     _PORTC	set	7
   456  0006                     _PORTB	set	6
   457  0005                     _PORTA	set	5
   458  0019                     _TXREG	set	25
   459  000C                     _PIR1bits	set	12
   460  0001                     _TMR0	set	1
   461  000B                     _INTCONbits	set	11
   462  0013                     _SSPBUF	set	19
   463  0014                     _SSPCON	set	20
   464  0018                     _RCSTAbits	set	24
   465  0081                     _OPTION_REG	set	129
   466  0089                     _TRISE	set	137
   467  0088                     _TRISD	set	136
   468  0087                     _TRISC	set	135
   469  0086                     _TRISB	set	134
   470  0085                     _TRISA	set	133
   471  008C                     _PIE1bits	set	140
   472  0091                     _SSPCON2bits	set	145
   473  0087                     _TRISCbits	set	135
   474  0094                     _SSPSTAT	set	148
   475  0093                     _SSPADD	set	147
   476  0091                     _SSPCON2	set	145
   477  009A                     _SPBRGH	set	154
   478  0099                     _SPBRG	set	153
   479  0098                     _TXSTAbits	set	152
   480  008F                     _OSCCONbits	set	143
   481  0105                     _WDTCON	set	261
   482  0189                     _ANSELH	set	393
   483  0188                     _ANSEL	set	392
   484  0187                     _BAUDCTLbits	set	391
   485                           
   486                           	psect	cinit
   487  0011                     start_initialization:	
   488                           ; #config settings
   489                           
   490  0011                     __initialization:
   491                           
   492                           ; Clear objects allocated to COMMON
   493  0011  01F9               	clrf	__pbssCOMMON& (0+127)
   494  0012  01FA               	clrf	(__pbssCOMMON+1)& (0+127)
   495                           
   496                           ; Clear objects allocated to BANK0
   497  0013  1283               	bcf	3,5	;RP0=0, select bank0
   498  0014  1303               	bcf	3,6	;RP1=0, select bank0
   499  0015  01B7               	clrf	__pbssBANK0& (0+127)
   500  0016  01B8               	clrf	(__pbssBANK0+1)& (0+127)
   501  0017  01B9               	clrf	(__pbssBANK0+2)& (0+127)
   502  0018  01BA               	clrf	(__pbssBANK0+3)& (0+127)
   503  0019  01BB               	clrf	(__pbssBANK0+4)& (0+127)
   504  001A  01BC               	clrf	(__pbssBANK0+5)& (0+127)
   505  001B  01BD               	clrf	(__pbssBANK0+6)& (0+127)
   506  001C  01BE               	clrf	(__pbssBANK0+7)& (0+127)
   507  001D                     end_of_initialization:	
   508                           ;End of C runtime variable initialization code
   509                           
   510  001D                     __end_of__initialization:
   511  001D  0183               	clrf	3
   512  001E  120A  118A  2821   	ljmp	_main	;jump to C main() function
   513                           
   514                           	psect	bssCOMMON
   515  0079                     __pbssCOMMON:
   516  0079                     _FLAGI2C:
   517  0079                     	ds	1
   518  007A                     _FLAGTX:
   519  007A                     	ds	1
   520                           
   521                           	psect	bssBANK0
   522  0037                     __pbssBANK0:
   523  0037                     _YEAR:
   524  0037                     	ds	1
   525  0038                     _MONTH:
   526  0038                     	ds	1
   527  0039                     _DATE:
   528  0039                     	ds	1
   529  003A                     _DAY:
   530  003A                     	ds	1
   531  003B                     _HOUR:
   532  003B                     	ds	1
   533  003C                     _MINUTES:
   534  003C                     	ds	1
   535  003D                     _SECONDS:
   536  003D                     	ds	1
   537  003E                     _CONTADOR:
   538  003E                     	ds	1
   539                           
   540                           	psect	cstackCOMMON
   541  0070                     __pcstackCOMMON:
   542  0070                     ?_Envio:
   543  0070                     ?_Setup:	
   544                           ; 1 bytes @ 0x0
   545                           
   546  0070                     ?_I2C_RTC_Init:	
   547                           ; 1 bytes @ 0x0
   548                           
   549  0070                     ?_initOsc:	
   550                           ; 1 bytes @ 0x0
   551                           
   552  0070                     ?_initUART:	
   553                           ; 1 bytes @ 0x0
   554                           
   555  0070                     ?_ASCII:	
   556                           ; 1 bytes @ 0x0
   557                           
   558  0070                     ??_ASCII:	
   559                           ; 1 bytes @ 0x0
   560                           
   561  0070                     ?_I2C_Master_Wait:	
   562                           ; 1 bytes @ 0x0
   563                           
   564  0070                     ?_I2C_Master_Start:	
   565                           ; 1 bytes @ 0x0
   566                           
   567  0070                     ?_I2C_Master_Stop:	
   568                           ; 1 bytes @ 0x0
   569                           
   570  0070                     ?_I2C_Master_Write:	
   571                           ; 1 bytes @ 0x0
   572                           
   573  0070                     ?_I2C_Master_Read:	
   574                           ; 1 bytes @ 0x0
   575                           
   576  0070                     ?_isr:	
   577                           ; 1 bytes @ 0x0
   578                           
   579  0070                     ?_main:	
   580                           ; 1 bytes @ 0x0
   581                           
   582                           
   583                           ; 1 bytes @ 0x0
   584  0070                     	ds	2
   585  0072                     ASCII@valor:
   586                           
   587                           ; 1 bytes @ 0x2
   588  0072                     	ds	1
   589  0073                     ??_Envio:
   590                           
   591                           ; 1 bytes @ 0x3
   592  0073                     	ds	2
   593  0075                     ??_isr:
   594                           
   595                           ; 1 bytes @ 0x5
   596  0075                     	ds	4
   597                           
   598                           	psect	cstackBANK0
   599  0020                     __pcstackBANK0:
   600  0020                     ??_initOsc:
   601  0020                     ??_initUART:	
   602                           ; 1 bytes @ 0x0
   603                           
   604  0020                     ??_I2C_Master_Wait:	
   605                           ; 1 bytes @ 0x0
   606                           
   607  0020                     ??_I2C_Master_Start:	
   608                           ; 1 bytes @ 0x0
   609                           
   610  0020                     ??_I2C_Master_Stop:	
   611                           ; 1 bytes @ 0x0
   612                           
   613  0020                     ??_I2C_Master_Write:	
   614                           ; 1 bytes @ 0x0
   615                           
   616  0020                     ??_I2C_Master_Read:	
   617                           ; 1 bytes @ 0x0
   618                           
   619  0020                     ?___lldiv:	
   620                           ; 1 bytes @ 0x0
   621                           
   622  0020                     I2C_Master_Write@d:	
   623                           ; 4 bytes @ 0x0
   624                           
   625  0020                     ___lldiv@divisor:	
   626                           ; 1 bytes @ 0x0
   627                           
   628                           
   629                           ; 4 bytes @ 0x0
   630  0020                     	ds	1
   631  0021                     ??_I2C_RTC_Init:
   632                           
   633                           ; 1 bytes @ 0x1
   634  0021                     	ds	1
   635  0022                     initOsc@IRCF:
   636  0022                     I2C_Master_Read@temp:	
   637                           ; 1 bytes @ 0x2
   638                           
   639                           
   640                           ; 2 bytes @ 0x2
   641  0022                     	ds	2
   642  0024                     I2C_Master_Read@a:
   643  0024                     ___lldiv@dividend:	
   644                           ; 1 bytes @ 0x4
   645                           
   646                           
   647                           ; 4 bytes @ 0x4
   648  0024                     	ds	4
   649  0028                     ??___lldiv:
   650                           
   651                           ; 1 bytes @ 0x8
   652  0028                     	ds	1
   653  0029                     ___lldiv@quotient:
   654                           
   655                           ; 4 bytes @ 0x9
   656  0029                     	ds	4
   657  002D                     ___lldiv@counter:
   658                           
   659                           ; 1 bytes @ 0xD
   660  002D                     	ds	1
   661  002E                     ?_I2C_Master_Init:
   662  002E                     I2C_Master_Init@c:	
   663                           ; 1 bytes @ 0xE
   664                           
   665                           
   666                           ; 4 bytes @ 0xE
   667  002E                     	ds	4
   668  0032                     ??_I2C_Master_Init:
   669                           
   670                           ; 1 bytes @ 0x12
   671  0032                     	ds	4
   672  0036                     ??_Setup:
   673  0036                     ??_main:	
   674                           ; 1 bytes @ 0x16
   675                           
   676                           
   677                           ; 1 bytes @ 0x16
   678  0036                     	ds	1
   679                           
   680                           	psect	maintext
   681  0021                     __pmaintext:	
   682 ;;
   683 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   684 ;;
   685 ;; *************** function _main *****************
   686 ;; Defined at:
   687 ;;		line 88 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
   688 ;; Parameters:    Size  Location     Type
   689 ;;		None
   690 ;; Auto vars:     Size  Location     Type
   691 ;;		None
   692 ;; Return value:  Size  Location     Type
   693 ;;                  1    wreg      void 
   694 ;; Registers used:
   695 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   696 ;; Tracked objects:
   697 ;;		On entry : B00/0
   698 ;;		On exit  : 0/0
   699 ;;		Unchanged: 0/0
   700 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   701 ;;      Params:         0       0       0       0       0
   702 ;;      Locals:         0       0       0       0       0
   703 ;;      Temps:          0       1       0       0       0
   704 ;;      Totals:         0       1       0       0       0
   705 ;;Total ram usage:        1 bytes
   706 ;; Hardware stack levels required when called:    6
   707 ;; This function calls:
   708 ;;		_I2C_Master_Read
   709 ;;		_I2C_Master_Start
   710 ;;		_I2C_Master_Stop
   711 ;;		_I2C_Master_Write
   712 ;;		_I2C_RTC_Init
   713 ;;		_Setup
   714 ;; This function is called by:
   715 ;;		Startup code after reset
   716 ;; This function uses a non-reentrant model
   717 ;;
   718                           
   719                           
   720                           ;psect for function _main
   721  0021                     _main:
   722  0021                     l1588:	
   723                           ;incstack = 0
   724                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   725                           
   726                           
   727                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 89:     Setup();
   728  0021  120A  118A  2355  120A  118A  	fcall	_Setup
   729  0026                     l1590:
   730                           
   731                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 90:     I2C_RTC_Init();
   732  0026  120A  118A  22CF  120A  118A  	fcall	_I2C_RTC_Init
   733  002B                     l1592:
   734                           
   735                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 93:         I2C_Master_Start()
      +                          ;
   736  002B  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   737  0030                     l1594:
   738                           
   739                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 94:         I2C_Master_Write(0
      +                          xD0);
   740  0030  30D0               	movlw	208
   741  0031  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   742  0036                     l1596:
   743                           
   744                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 95:         I2C_Master_Write(0
      +                          );
   745  0036  3000               	movlw	0
   746  0037  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   747  003C                     l1598:
   748                           
   749                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 96:         I2C_Master_Stop();
   750  003C  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   751  0041                     l1600:
   752                           
   753                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 99:         I2C_Master_Start()
      +                          ;
   754  0041  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   755  0046                     l1602:
   756                           
   757                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 100:         I2C_Master_Write(
      +                          0xD1);
   758  0046  30D1               	movlw	209
   759  0047  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   760  004C                     l1604:
   761                           
   762                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 101:         SECONDS = I2C_Mas
      +                          ter_Read(0);
   763  004C  3000               	movlw	0
   764  004D  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   765  0052  1283               	bcf	3,5	;RP0=0, select bank0
   766  0053  1303               	bcf	3,6	;RP1=0, select bank0
   767  0054  00B6               	movwf	??_main
   768  0055  0836               	movf	??_main,w
   769  0056  00BD               	movwf	_SECONDS
   770  0057                     l1606:
   771                           
   772                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 102:         I2C_Master_Stop()
      +                          ;
   773  0057  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   774  005C                     l1608:
   775                           
   776                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 104:         I2C_Master_Start(
      +                          );
   777  005C  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   778  0061                     l1610:
   779                           
   780                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 105:         I2C_Master_Write(
      +                          0xD1);
   781  0061  30D1               	movlw	209
   782  0062  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   783  0067                     l1612:
   784                           
   785                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 106:         MINUTES = I2C_Mas
      +                          ter_Read(0);
   786  0067  3000               	movlw	0
   787  0068  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   788  006D  1283               	bcf	3,5	;RP0=0, select bank0
   789  006E  1303               	bcf	3,6	;RP1=0, select bank0
   790  006F  00B6               	movwf	??_main
   791  0070  0836               	movf	??_main,w
   792  0071  00BC               	movwf	_MINUTES
   793  0072                     l1614:
   794                           
   795                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 107:         I2C_Master_Stop()
      +                          ;
   796  0072  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   797  0077                     l1616:
   798                           
   799                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 109:         I2C_Master_Start(
      +                          );
   800  0077  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   801  007C                     l1618:
   802                           
   803                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 110:         I2C_Master_Write(
      +                          0xD1);
   804  007C  30D1               	movlw	209
   805  007D  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   806  0082                     l1620:
   807                           
   808                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 111:         HOUR = I2C_Master
      +                          _Read(0);
   809  0082  3000               	movlw	0
   810  0083  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   811  0088  1283               	bcf	3,5	;RP0=0, select bank0
   812  0089  1303               	bcf	3,6	;RP1=0, select bank0
   813  008A  00B6               	movwf	??_main
   814  008B  0836               	movf	??_main,w
   815  008C  00BB               	movwf	_HOUR
   816  008D                     l1622:
   817                           
   818                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 112:         I2C_Master_Stop()
      +                          ;
   819  008D  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   820  0092                     l1624:
   821                           
   822                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 114:         I2C_Master_Start(
      +                          );
   823  0092  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   824  0097                     l1626:
   825                           
   826                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 115:         I2C_Master_Write(
      +                          0xD1);
   827  0097  30D1               	movlw	209
   828  0098  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   829  009D                     l1628:
   830                           
   831                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 116:         DAY = I2C_Master_
      +                          Read(0);
   832  009D  3000               	movlw	0
   833  009E  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   834  00A3  1283               	bcf	3,5	;RP0=0, select bank0
   835  00A4  1303               	bcf	3,6	;RP1=0, select bank0
   836  00A5  00B6               	movwf	??_main
   837  00A6  0836               	movf	??_main,w
   838  00A7  00BA               	movwf	_DAY
   839  00A8                     l1630:
   840                           
   841                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 117:         I2C_Master_Stop()
      +                          ;
   842  00A8  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   843  00AD                     l1632:
   844                           
   845                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 119:         I2C_Master_Start(
      +                          );
   846  00AD  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   847  00B2                     l1634:
   848                           
   849                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 120:         I2C_Master_Write(
      +                          0xD1);
   850  00B2  30D1               	movlw	209
   851  00B3  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   852  00B8                     l1636:
   853                           
   854                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 121:         DATE = I2C_Master
      +                          _Read(0);
   855  00B8  3000               	movlw	0
   856  00B9  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   857  00BE  1283               	bcf	3,5	;RP0=0, select bank0
   858  00BF  1303               	bcf	3,6	;RP1=0, select bank0
   859  00C0  00B6               	movwf	??_main
   860  00C1  0836               	movf	??_main,w
   861  00C2  00B9               	movwf	_DATE
   862  00C3                     l1638:
   863                           
   864                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 122:         I2C_Master_Stop()
      +                          ;
   865  00C3  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   866  00C8                     l1640:
   867                           
   868                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 124:         I2C_Master_Start(
      +                          );
   869  00C8  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   870  00CD                     l1642:
   871                           
   872                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 125:         I2C_Master_Write(
      +                          0xD1);
   873  00CD  30D1               	movlw	209
   874  00CE  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   875  00D3                     l1644:
   876                           
   877                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 126:         MONTH = I2C_Maste
      +                          r_Read(0);
   878  00D3  3000               	movlw	0
   879  00D4  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   880  00D9  1283               	bcf	3,5	;RP0=0, select bank0
   881  00DA  1303               	bcf	3,6	;RP1=0, select bank0
   882  00DB  00B6               	movwf	??_main
   883  00DC  0836               	movf	??_main,w
   884  00DD  00B8               	movwf	_MONTH
   885  00DE                     l1646:
   886                           
   887                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 127:         I2C_Master_Stop()
      +                          ;
   888  00DE  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   889  00E3                     l1648:
   890                           
   891                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 129:         I2C_Master_Start(
      +                          );
   892  00E3  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
   893  00E8                     l1650:
   894                           
   895                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 130:         I2C_Master_Write(
      +                          0xD1);
   896  00E8  30D1               	movlw	209
   897  00E9  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
   898  00EE                     l1652:
   899                           
   900                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 131:         YEAR = I2C_Master
      +                          _Read(0);
   901  00EE  3000               	movlw	0
   902  00EF  120A  118A  238E  120A  118A  	fcall	_I2C_Master_Read
   903  00F4  1283               	bcf	3,5	;RP0=0, select bank0
   904  00F5  1303               	bcf	3,6	;RP1=0, select bank0
   905  00F6  00B6               	movwf	??_main
   906  00F7  0836               	movf	??_main,w
   907  00F8  00B7               	movwf	_YEAR
   908  00F9                     l1654:
   909                           
   910                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 132:         I2C_Master_Stop()
      +                          ;
   911  00F9  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
   912  00FE                     l1656:
   913                           
   914                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 135:         if (CONTADOR > 10
      +                          ) {
   915  00FE  300B               	movlw	11
   916  00FF  1283               	bcf	3,5	;RP0=0, select bank0
   917  0100  1303               	bcf	3,6	;RP1=0, select bank0
   918  0101  023E               	subwf	_CONTADOR,w
   919  0102  1C03               	skipc
   920  0103  2905               	goto	u341
   921  0104  2906               	goto	u340
   922  0105                     u341:
   923  0105  282B               	goto	l1592
   924  0106                     u340:
   925  0106                     l1658:
   926                           
   927                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 136:             PIE1bits.TXIE
      +                           = 1;
   928  0106  1683               	bsf	3,5	;RP0=1, select bank1
   929  0107  1303               	bcf	3,6	;RP1=0, select bank1
   930  0108  160C               	bsf	12,4	;volatile
   931  0109                     l1660:
   932                           
   933                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 137:             CONTADOR = 0;
   934  0109  1283               	bcf	3,5	;RP0=0, select bank0
   935  010A  1303               	bcf	3,6	;RP1=0, select bank0
   936  010B  01BE               	clrf	_CONTADOR
   937  010C  282B               	goto	l1592
   938  010D  120A  118A  280E   	ljmp	start
   939  0110                     __end_of_main:
   940                           
   941                           	psect	text1
   942  0355                     __ptext1:	
   943 ;; *************** function _Setup *****************
   944 ;; Defined at:
   945 ;;		line 146 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
   946 ;; Parameters:    Size  Location     Type
   947 ;;		None
   948 ;; Auto vars:     Size  Location     Type
   949 ;;		None
   950 ;; Return value:  Size  Location     Type
   951 ;;                  1    wreg      void 
   952 ;; Registers used:
   953 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   954 ;; Tracked objects:
   955 ;;		On entry : 0/0
   956 ;;		On exit  : 0/0
   957 ;;		Unchanged: 0/0
   958 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   959 ;;      Params:         0       0       0       0       0
   960 ;;      Locals:         0       0       0       0       0
   961 ;;      Temps:          0       0       0       0       0
   962 ;;      Totals:         0       0       0       0       0
   963 ;;Total ram usage:        0 bytes
   964 ;; Hardware stack levels used:    1
   965 ;; Hardware stack levels required when called:    5
   966 ;; This function calls:
   967 ;;		_I2C_Master_Init
   968 ;;		_initOsc
   969 ;;		_initUART
   970 ;; This function is called by:
   971 ;;		_main
   972 ;; This function uses a non-reentrant model
   973 ;;
   974                           
   975                           
   976                           ;psect for function _Setup
   977  0355                     _Setup:
   978  0355                     l1542:	
   979                           ;incstack = 0
   980                           ; Regs used in _Setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   981                           
   982                           
   983                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 148:     PORTA = 0;
   984  0355  1283               	bcf	3,5	;RP0=0, select bank0
   985  0356  1303               	bcf	3,6	;RP1=0, select bank0
   986  0357  0185               	clrf	5	;volatile
   987                           
   988                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 149:     PORTB = 0;
   989  0358  0186               	clrf	6	;volatile
   990                           
   991                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 150:     PORTC = 0;
   992  0359  0187               	clrf	7	;volatile
   993                           
   994                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 151:     PORTD = 0;
   995  035A  0188               	clrf	8	;volatile
   996                           
   997                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 152:     PORTE = 0;
   998  035B  0189               	clrf	9	;volatile
   999                           
  1000                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 154:     ANSEL = 0;
  1001  035C  1683               	bsf	3,5	;RP0=1, select bank3
  1002  035D  1703               	bsf	3,6	;RP1=1, select bank3
  1003  035E  0188               	clrf	8	;volatile
  1004                           
  1005                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 155:     ANSELH = 0;
  1006  035F  0189               	clrf	9	;volatile
  1007                           
  1008                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 157:     TRISA = 0;
  1009  0360  1683               	bsf	3,5	;RP0=1, select bank1
  1010  0361  1303               	bcf	3,6	;RP1=0, select bank1
  1011  0362  0185               	clrf	5	;volatile
  1012                           
  1013                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 158:     TRISB = 0;
  1014  0363  0186               	clrf	6	;volatile
  1015                           
  1016                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 159:     TRISC = 0;
  1017  0364  0187               	clrf	7	;volatile
  1018                           
  1019                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 160:     TRISD = 0;
  1020  0365  0188               	clrf	8	;volatile
  1021                           
  1022                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 161:     TRISE = 0;
  1023  0366  0189               	clrf	9	;volatile
  1024  0367                     l1544:
  1025                           
  1026                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 164:     INTCONbits.GIE = 1;
  1027  0367  178B               	bsf	11,7	;volatile
  1028  0368                     l1546:
  1029                           
  1030                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 165:     INTCONbits.PEIE = 1;
  1031  0368  170B               	bsf	11,6	;volatile
  1032  0369                     l1548:
  1033                           
  1034                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 166:     INTCONbits.T0IE = 1;
  1035  0369  168B               	bsf	11,5	;volatile
  1036  036A                     l1550:
  1037                           
  1038                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 167:     INTCONbits.T0IF = 0;
  1039  036A  110B               	bcf	11,2	;volatile
  1040  036B                     l1552:
  1041                           
  1042                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 168:     PIE1bits.TXIE = 1;
  1043  036B  160C               	bsf	12,4	;volatile
  1044  036C                     l1554:
  1045                           
  1046                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 170:     initOsc(6);
  1047  036C  3006               	movlw	6
  1048  036D  120A  118A  2214  120A  118A  	fcall	_initOsc
  1049  0372                     l1556:
  1050                           
  1051                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 172:     initUART();
  1052  0372  120A  118A  23E8  120A  118A  	fcall	_initUART
  1053  0377                     l1558:
  1054                           
  1055                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 174:     WDTCON = 0;
  1056  0377  1283               	bcf	3,5	;RP0=0, select bank2
  1057  0378  1703               	bsf	3,6	;RP1=1, select bank2
  1058  0379  0185               	clrf	5	;volatile
  1059  037A                     l1560:
  1060                           
  1061                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 175:     OPTION_REG = 0b110101
      +                          11;
  1062  037A  30D7               	movlw	215
  1063  037B  1683               	bsf	3,5	;RP0=1, select bank1
  1064  037C  1303               	bcf	3,6	;RP1=0, select bank1
  1065  037D  0081               	movwf	1	;volatile
  1066  037E                     l1562:
  1067                           
  1068                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 177:     I2C_Master_Init(10000
      +                          0);
  1069  037E  3000               	movlw	0
  1070  037F  1283               	bcf	3,5	;RP0=0, select bank0
  1071  0380  1303               	bcf	3,6	;RP1=0, select bank0
  1072  0381  00B1               	movwf	I2C_Master_Init@c+3
  1073  0382  3001               	movlw	1
  1074  0383  00B0               	movwf	I2C_Master_Init@c+2
  1075  0384  3086               	movlw	134
  1076  0385  00AF               	movwf	I2C_Master_Init@c+1
  1077  0386  30A0               	movlw	160
  1078  0387  00AE               	movwf	I2C_Master_Init@c
  1079  0388  120A  118A  231B  120A  118A  	fcall	_I2C_Master_Init
  1080  038D                     l191:
  1081  038D  0008               	return
  1082  038E                     __end_of_Setup:
  1083                           
  1084                           	psect	text2
  1085  03E8                     __ptext2:	
  1086 ;; *************** function _initUART *****************
  1087 ;; Defined at:
  1088 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
  1089 ;; Parameters:    Size  Location     Type
  1090 ;;		None
  1091 ;; Auto vars:     Size  Location     Type
  1092 ;;		None
  1093 ;; Return value:  Size  Location     Type
  1094 ;;                  1    wreg      void 
  1095 ;; Registers used:
  1096 ;;		wreg, status,2
  1097 ;; Tracked objects:
  1098 ;;		On entry : 0/0
  1099 ;;		On exit  : 0/0
  1100 ;;		Unchanged: 0/0
  1101 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1102 ;;      Params:         0       0       0       0       0
  1103 ;;      Locals:         0       0       0       0       0
  1104 ;;      Temps:          0       0       0       0       0
  1105 ;;      Totals:         0       0       0       0       0
  1106 ;;Total ram usage:        0 bytes
  1107 ;; Hardware stack levels used:    1
  1108 ;; Hardware stack levels required when called:    3
  1109 ;; This function calls:
  1110 ;;		Nothing
  1111 ;; This function is called by:
  1112 ;;		_Setup
  1113 ;; This function uses a non-reentrant model
  1114 ;;
  1115                           
  1116                           
  1117                           ;psect for function _initUART
  1118  03E8                     _initUART:
  1119  03E8                     l1300:	
  1120                           ;incstack = 0
  1121                           ; Regs used in _initUART: [wreg+status,2]
  1122                           
  1123                           
  1124                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 8:     TXSTAbits.TX9 = 0;
  1125  03E8  1683               	bsf	3,5	;RP0=1, select bank1
  1126  03E9  1303               	bcf	3,6	;RP1=0, select bank1
  1127  03EA  1318               	bcf	24,6	;volatile
  1128                           
  1129                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 9:     TXSTAbits.SYNC = 0;
  1130  03EB  1218               	bcf	24,4	;volatile
  1131                           
  1132                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 10:     TXSTAbits.BRGH = 1;
  1133  03EC  1518               	bsf	24,2	;volatile
  1134                           
  1135                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 11:     BAUDCTLbits.BRG16 = 0
      +                          ;
  1136  03ED  1683               	bsf	3,5	;RP0=1, select bank3
  1137  03EE  1703               	bsf	3,6	;RP1=1, select bank3
  1138  03EF  1187               	bcf	7,3	;volatile
  1139  03F0                     l1302:
  1140                           
  1141                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 12:     SPBRG = 25;
  1142  03F0  3019               	movlw	25
  1143  03F1  1683               	bsf	3,5	;RP0=1, select bank1
  1144  03F2  1303               	bcf	3,6	;RP1=0, select bank1
  1145  03F3  0099               	movwf	25	;volatile
  1146  03F4                     l1304:
  1147                           
  1148                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 13:     SPBRGH = 0;
  1149  03F4  019A               	clrf	26	;volatile
  1150  03F5                     l1306:
  1151                           
  1152                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 14:     TXSTAbits.TXEN = 1;
  1153  03F5  1698               	bsf	24,5	;volatile
  1154  03F6                     l1308:
  1155                           
  1156                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 17:     RCSTAbits.SPEN = 1;
  1157  03F6  1283               	bcf	3,5	;RP0=0, select bank0
  1158  03F7  1303               	bcf	3,6	;RP1=0, select bank0
  1159  03F8  1798               	bsf	24,7	;volatile
  1160  03F9                     l1310:
  1161                           
  1162                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 18:     RCSTAbits.RX9 = 0;
  1163  03F9  1318               	bcf	24,6	;volatile
  1164  03FA                     l1312:
  1165                           
  1166                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 19:     RCSTAbits.CREN = 1;
  1167  03FA  1618               	bsf	24,4	;volatile
  1168  03FB                     l29:
  1169  03FB  0008               	return
  1170  03FC                     __end_of_initUART:
  1171                           
  1172                           	psect	text3
  1173  0214                     __ptext3:	
  1174 ;; *************** function _initOsc *****************
  1175 ;; Defined at:
  1176 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c"
  1177 ;; Parameters:    Size  Location     Type
  1178 ;;  IRCF            1    wreg     unsigned char 
  1179 ;; Auto vars:     Size  Location     Type
  1180 ;;  IRCF            1    2[BANK0 ] unsigned char 
  1181 ;; Return value:  Size  Location     Type
  1182 ;;                  1    wreg      void 
  1183 ;; Registers used:
  1184 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1185 ;; Tracked objects:
  1186 ;;		On entry : 0/0
  1187 ;;		On exit  : 0/0
  1188 ;;		Unchanged: 0/0
  1189 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1190 ;;      Params:         0       0       0       0       0
  1191 ;;      Locals:         0       1       0       0       0
  1192 ;;      Temps:          0       2       0       0       0
  1193 ;;      Totals:         0       3       0       0       0
  1194 ;;Total ram usage:        3 bytes
  1195 ;; Hardware stack levels used:    1
  1196 ;; Hardware stack levels required when called:    3
  1197 ;; This function calls:
  1198 ;;		Nothing
  1199 ;; This function is called by:
  1200 ;;		_Setup
  1201 ;; This function uses a non-reentrant model
  1202 ;;
  1203                           
  1204                           
  1205                           ;psect for function _initOsc
  1206  0214                     _initOsc:
  1207                           
  1208                           ;incstack = 0
  1209                           ; Regs used in _initOsc: [wreg-fsr0h+status,2+status,0]
  1210                           ;initOsc@IRCF stored from wreg
  1211  0214  1283               	bcf	3,5	;RP0=0, select bank0
  1212  0215  1303               	bcf	3,6	;RP1=0, select bank0
  1213  0216  00A2               	movwf	initOsc@IRCF
  1214  0217                     l1288:
  1215                           
  1216                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 8:     switch(IRCF){
  1217  0217  2A4E               	goto	l1292
  1218  0218                     l6:	
  1219                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 9:         case 0:
  1220                           
  1221                           
  1222                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 10:             OSCCONbit
      +                          s.IRCF2 = 0;
  1223  0218  1683               	bsf	3,5	;RP0=1, select bank1
  1224  0219  1303               	bcf	3,6	;RP1=0, select bank1
  1225  021A  130F               	bcf	15,6	;volatile
  1226                           
  1227                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 11:             OSCCONbit
      +                          s.IRCF1 = 0;
  1228  021B  128F               	bcf	15,5	;volatile
  1229                           
  1230                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 12:             OSCCONbit
      +                          s.IRCF0 = 0;
  1231  021C  120F               	bcf	15,4	;volatile
  1232                           
  1233                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 13:             break;
  1234  021D  2A70               	goto	l7
  1235  021E                     l8:	
  1236                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 14:         case 1:
  1237                           
  1238                           
  1239                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 15:             OSCCONbit
      +                          s.IRCF2 = 0;
  1240  021E  1683               	bsf	3,5	;RP0=1, select bank1
  1241  021F  1303               	bcf	3,6	;RP1=0, select bank1
  1242  0220  130F               	bcf	15,6	;volatile
  1243                           
  1244                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 16:             OSCCONbit
      +                          s.IRCF1 = 0;
  1245  0221  128F               	bcf	15,5	;volatile
  1246                           
  1247                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 17:             OSCCONbit
      +                          s.IRCF0 = 1;
  1248  0222  160F               	bsf	15,4	;volatile
  1249                           
  1250                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 18:             break;
  1251  0223  2A70               	goto	l7
  1252  0224                     l9:	
  1253                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 19:         case 2:
  1254                           
  1255                           
  1256                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 20:             OSCCONbit
      +                          s.IRCF2 = 0;
  1257  0224  1683               	bsf	3,5	;RP0=1, select bank1
  1258  0225  1303               	bcf	3,6	;RP1=0, select bank1
  1259  0226  130F               	bcf	15,6	;volatile
  1260                           
  1261                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 21:             OSCCONbit
      +                          s.IRCF1 = 1;
  1262  0227  168F               	bsf	15,5	;volatile
  1263                           
  1264                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 22:             OSCCONbit
      +                          s.IRCF0 = 0;
  1265  0228  120F               	bcf	15,4	;volatile
  1266                           
  1267                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 23:             break;
  1268  0229  2A70               	goto	l7
  1269  022A                     l10:	
  1270                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 24:         case 3:
  1271                           
  1272                           
  1273                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 25:             OSCCONbit
      +                          s.IRCF2 = 0;
  1274  022A  1683               	bsf	3,5	;RP0=1, select bank1
  1275  022B  1303               	bcf	3,6	;RP1=0, select bank1
  1276  022C  130F               	bcf	15,6	;volatile
  1277                           
  1278                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 26:             OSCCONbit
      +                          s.IRCF1 = 1;
  1279  022D  168F               	bsf	15,5	;volatile
  1280                           
  1281                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 27:             OSCCONbit
      +                          s.IRCF0 = 1;
  1282  022E  160F               	bsf	15,4	;volatile
  1283                           
  1284                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 28:             break;
  1285  022F  2A70               	goto	l7
  1286  0230                     l11:	
  1287                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 29:         case 4:
  1288                           
  1289                           
  1290                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 30:             OSCCONbit
      +                          s.IRCF2 = 1;
  1291  0230  1683               	bsf	3,5	;RP0=1, select bank1
  1292  0231  1303               	bcf	3,6	;RP1=0, select bank1
  1293  0232  170F               	bsf	15,6	;volatile
  1294                           
  1295                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 31:             OSCCONbit
      +                          s.IRCF1 = 0;
  1296  0233  128F               	bcf	15,5	;volatile
  1297                           
  1298                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 32:             OSCCONbit
      +                          s.IRCF0 = 0;
  1299  0234  120F               	bcf	15,4	;volatile
  1300                           
  1301                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 33:             break;
  1302  0235  2A70               	goto	l7
  1303  0236                     l12:	
  1304                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 34:         case 5:
  1305                           
  1306                           
  1307                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 35:             OSCCONbit
      +                          s.IRCF2 = 1;
  1308  0236  1683               	bsf	3,5	;RP0=1, select bank1
  1309  0237  1303               	bcf	3,6	;RP1=0, select bank1
  1310  0238  170F               	bsf	15,6	;volatile
  1311                           
  1312                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 36:             OSCCONbit
      +                          s.IRCF1 = 0;
  1313  0239  128F               	bcf	15,5	;volatile
  1314                           
  1315                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 37:             OSCCONbit
      +                          s.IRCF0 = 1;
  1316  023A  160F               	bsf	15,4	;volatile
  1317                           
  1318                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 38:             break;
  1319  023B  2A70               	goto	l7
  1320  023C                     l13:	
  1321                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 39:         case 6:
  1322                           
  1323                           
  1324                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 40:             OSCCONbit
      +                          s.IRCF2 = 1;
  1325  023C  1683               	bsf	3,5	;RP0=1, select bank1
  1326  023D  1303               	bcf	3,6	;RP1=0, select bank1
  1327  023E  170F               	bsf	15,6	;volatile
  1328                           
  1329                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 41:             OSCCONbit
      +                          s.IRCF1 = 1;
  1330  023F  168F               	bsf	15,5	;volatile
  1331                           
  1332                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 42:             OSCCONbit
      +                          s.IRCF0 = 0;
  1333  0240  120F               	bcf	15,4	;volatile
  1334                           
  1335                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 43:             break;
  1336  0241  2A70               	goto	l7
  1337  0242                     l14:	
  1338                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 44:         case 7:
  1339                           
  1340                           
  1341                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 45:             OSCCONbit
      +                          s.IRCF2 = 1;
  1342  0242  1683               	bsf	3,5	;RP0=1, select bank1
  1343  0243  1303               	bcf	3,6	;RP1=0, select bank1
  1344  0244  170F               	bsf	15,6	;volatile
  1345                           
  1346                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 46:             OSCCONbit
      +                          s.IRCF1 = 1;
  1347  0245  168F               	bsf	15,5	;volatile
  1348                           
  1349                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 47:             OSCCONbit
      +                          s.IRCF0 = 1;
  1350  0246  160F               	bsf	15,4	;volatile
  1351                           
  1352                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 48:             break;
  1353  0247  2A70               	goto	l7
  1354  0248                     l15:	
  1355                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 49:         default:
  1356                           
  1357                           
  1358                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 50:             OSCCONbit
      +                          s.IRCF2 = 1;
  1359  0248  1683               	bsf	3,5	;RP0=1, select bank1
  1360  0249  1303               	bcf	3,6	;RP1=0, select bank1
  1361  024A  170F               	bsf	15,6	;volatile
  1362                           
  1363                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 51:             OSCCONbit
      +                          s.IRCF1 = 1;
  1364  024B  168F               	bsf	15,5	;volatile
  1365                           
  1366                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 52:             OSCCONbit
      +                          s.IRCF0 = 0;
  1367  024C  120F               	bcf	15,4	;volatile
  1368                           
  1369                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 53:             break;
  1370  024D  2A70               	goto	l7
  1371  024E                     l1292:
  1372  024E  0822               	movf	initOsc@IRCF,w
  1373  024F  00A0               	movwf	??_initOsc
  1374  0250  01A1               	clrf	??_initOsc+1
  1375                           
  1376                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1377                           ; Switch size 1, requested type "simple"
  1378                           ; Number of cases is 1, Range of values is 0 to 0
  1379                           ; switch strategies available:
  1380                           ; Name         Instructions Cycles
  1381                           ; simple_byte            4     3 (average)
  1382                           ; direct_byte           11     8 (fixed)
  1383                           ; jumptable            260     6 (fixed)
  1384                           ;	Chosen strategy is simple_byte
  1385  0251  0821               	movf	??_initOsc+1,w
  1386  0252  3A00               	xorlw	0	; case 0
  1387  0253  1903               	skipnz
  1388  0254  2A56               	goto	l1732
  1389  0255  2A48               	goto	l15
  1390  0256                     l1732:
  1391                           
  1392                           ; Switch size 1, requested type "simple"
  1393                           ; Number of cases is 8, Range of values is 0 to 7
  1394                           ; switch strategies available:
  1395                           ; Name         Instructions Cycles
  1396                           ; simple_byte           25    13 (average)
  1397                           ; direct_byte           32     8 (fixed)
  1398                           ; jumptable            260     6 (fixed)
  1399                           ;	Chosen strategy is simple_byte
  1400  0256  0820               	movf	??_initOsc,w
  1401  0257  3A00               	xorlw	0	; case 0
  1402  0258  1903               	skipnz
  1403  0259  2A18               	goto	l6
  1404  025A  3A01               	xorlw	1	; case 1
  1405  025B  1903               	skipnz
  1406  025C  2A1E               	goto	l8
  1407  025D  3A03               	xorlw	3	; case 2
  1408  025E  1903               	skipnz
  1409  025F  2A24               	goto	l9
  1410  0260  3A01               	xorlw	1	; case 3
  1411  0261  1903               	skipnz
  1412  0262  2A2A               	goto	l10
  1413  0263  3A07               	xorlw	7	; case 4
  1414  0264  1903               	skipnz
  1415  0265  2A30               	goto	l11
  1416  0266  3A01               	xorlw	1	; case 5
  1417  0267  1903               	skipnz
  1418  0268  2A36               	goto	l12
  1419  0269  3A03               	xorlw	3	; case 6
  1420  026A  1903               	skipnz
  1421  026B  2A3C               	goto	l13
  1422  026C  3A01               	xorlw	1	; case 7
  1423  026D  1903               	skipnz
  1424  026E  2A42               	goto	l14
  1425  026F  2A48               	goto	l15
  1426  0270                     l7:
  1427                           
  1428                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 56:     OSCCONbits.SCS = 
      +                          1;
  1429  0270  140F               	bsf	15,0	;volatile
  1430  0271                     l16:
  1431  0271  0008               	return
  1432  0272                     __end_of_initOsc:
  1433                           
  1434                           	psect	text4
  1435  031B                     __ptext4:	
  1436 ;; *************** function _I2C_Master_Init *****************
  1437 ;; Defined at:
  1438 ;;		line 15 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1439 ;; Parameters:    Size  Location     Type
  1440 ;;  c               4   14[BANK0 ] const unsigned long 
  1441 ;; Auto vars:     Size  Location     Type
  1442 ;;		None
  1443 ;; Return value:  Size  Location     Type
  1444 ;;                  1    wreg      void 
  1445 ;; Registers used:
  1446 ;;		wreg, status,2, status,0, pclath, cstack
  1447 ;; Tracked objects:
  1448 ;;		On entry : 0/0
  1449 ;;		On exit  : 0/0
  1450 ;;		Unchanged: 0/0
  1451 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1452 ;;      Params:         0       4       0       0       0
  1453 ;;      Locals:         0       0       0       0       0
  1454 ;;      Temps:          0       4       0       0       0
  1455 ;;      Totals:         0       8       0       0       0
  1456 ;;Total ram usage:        8 bytes
  1457 ;; Hardware stack levels used:    1
  1458 ;; Hardware stack levels required when called:    4
  1459 ;; This function calls:
  1460 ;;		___lldiv
  1461 ;; This function is called by:
  1462 ;;		_Setup
  1463 ;; This function uses a non-reentrant model
  1464 ;;
  1465                           
  1466                           
  1467                           ;psect for function _I2C_Master_Init
  1468  031B                     _I2C_Master_Init:
  1469  031B                     l1420:	
  1470                           ;incstack = 0
  1471                           ; Regs used in _I2C_Master_Init: [wreg+status,2+status,0+pclath+cstack]
  1472                           
  1473                           
  1474                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 16:     SSPCON = 0b00101000;
  1475  031B  3028               	movlw	40
  1476  031C  1283               	bcf	3,5	;RP0=0, select bank0
  1477  031D  1303               	bcf	3,6	;RP1=0, select bank0
  1478  031E  0094               	movwf	20	;volatile
  1479  031F                     l1422:
  1480                           
  1481                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 17:     SSPCON2 = 0;
  1482  031F  1683               	bsf	3,5	;RP0=1, select bank1
  1483  0320  1303               	bcf	3,6	;RP1=0, select bank1
  1484  0321  0191               	clrf	17	;volatile
  1485  0322                     l1424:
  1486                           
  1487                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 18:     SSPADD = (4000000/(4*c)
      +                          )-1;
  1488  0322  1283               	bcf	3,5	;RP0=0, select bank0
  1489  0323  1303               	bcf	3,6	;RP1=0, select bank0
  1490  0324  082E               	movf	I2C_Master_Init@c,w
  1491  0325  00B2               	movwf	??_I2C_Master_Init
  1492  0326  082F               	movf	I2C_Master_Init@c+1,w
  1493  0327  00B3               	movwf	??_I2C_Master_Init+1
  1494  0328  0830               	movf	I2C_Master_Init@c+2,w
  1495  0329  00B4               	movwf	??_I2C_Master_Init+2
  1496  032A  0831               	movf	I2C_Master_Init@c+3,w
  1497  032B  00B5               	movwf	??_I2C_Master_Init+3
  1498  032C  3002               	movlw	2
  1499  032D                     u275:
  1500  032D  1003               	clrc
  1501  032E  0DB2               	rlf	??_I2C_Master_Init,f
  1502  032F  0DB3               	rlf	??_I2C_Master_Init+1,f
  1503  0330  0DB4               	rlf	??_I2C_Master_Init+2,f
  1504  0331  0DB5               	rlf	??_I2C_Master_Init+3,f
  1505  0332                     u270:
  1506  0332  3EFF               	addlw	-1
  1507  0333  1D03               	skipz
  1508  0334  2B2D               	goto	u275
  1509  0335  0835               	movf	??_I2C_Master_Init+3,w
  1510  0336  00A3               	movwf	___lldiv@divisor+3
  1511  0337  0834               	movf	??_I2C_Master_Init+2,w
  1512  0338  00A2               	movwf	___lldiv@divisor+2
  1513  0339  0833               	movf	??_I2C_Master_Init+1,w
  1514  033A  00A1               	movwf	___lldiv@divisor+1
  1515  033B  0832               	movf	??_I2C_Master_Init,w
  1516  033C  00A0               	movwf	___lldiv@divisor
  1517  033D  3000               	movlw	0
  1518  033E  00A7               	movwf	___lldiv@dividend+3
  1519  033F  303D               	movlw	61
  1520  0340  00A6               	movwf	___lldiv@dividend+2
  1521  0341  3009               	movlw	9
  1522  0342  00A5               	movwf	___lldiv@dividend+1
  1523  0343  3000               	movlw	0
  1524  0344  00A4               	movwf	___lldiv@dividend
  1525  0345  120A  118A  21AC  120A  118A  	fcall	___lldiv
  1526  034A  1283               	bcf	3,5	;RP0=0, select bank0
  1527  034B  1303               	bcf	3,6	;RP1=0, select bank0
  1528  034C  0820               	movf	?___lldiv,w
  1529  034D  3EFF               	addlw	255
  1530  034E  1683               	bsf	3,5	;RP0=1, select bank1
  1531  034F  1303               	bcf	3,6	;RP1=0, select bank1
  1532  0350  0093               	movwf	19	;volatile
  1533  0351                     l1426:
  1534                           
  1535                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 19:     SSPSTAT = 0;
  1536  0351  0194               	clrf	20	;volatile
  1537  0352                     l1428:
  1538                           
  1539                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 21:     TRISCbits.TRISC3 = 1;
  1540  0352  1587               	bsf	7,3	;volatile
  1541  0353                     l1430:
  1542                           
  1543                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 22:     TRISCbits.TRISC4 = 1;
  1544  0353  1607               	bsf	7,4	;volatile
  1545  0354                     l67:
  1546  0354  0008               	return
  1547  0355                     __end_of_I2C_Master_Init:
  1548                           
  1549                           	psect	text5
  1550  01AC                     __ptext5:	
  1551 ;; *************** function ___lldiv *****************
  1552 ;; Defined at:
  1553 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c"
  1554 ;; Parameters:    Size  Location     Type
  1555 ;;  divisor         4    0[BANK0 ] unsigned long 
  1556 ;;  dividend        4    4[BANK0 ] unsigned long 
  1557 ;; Auto vars:     Size  Location     Type
  1558 ;;  quotient        4    9[BANK0 ] unsigned long 
  1559 ;;  counter         1   13[BANK0 ] unsigned char 
  1560 ;; Return value:  Size  Location     Type
  1561 ;;                  4    0[BANK0 ] unsigned long 
  1562 ;; Registers used:
  1563 ;;		wreg, status,2, status,0
  1564 ;; Tracked objects:
  1565 ;;		On entry : 0/0
  1566 ;;		On exit  : 0/0
  1567 ;;		Unchanged: 0/0
  1568 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1569 ;;      Params:         0       8       0       0       0
  1570 ;;      Locals:         0       5       0       0       0
  1571 ;;      Temps:          0       1       0       0       0
  1572 ;;      Totals:         0      14       0       0       0
  1573 ;;Total ram usage:       14 bytes
  1574 ;; Hardware stack levels used:    1
  1575 ;; Hardware stack levels required when called:    3
  1576 ;; This function calls:
  1577 ;;		Nothing
  1578 ;; This function is called by:
  1579 ;;		_I2C_Master_Init
  1580 ;; This function uses a non-reentrant model
  1581 ;;
  1582                           
  1583                           
  1584                           ;psect for function ___lldiv
  1585  01AC                     ___lldiv:
  1586  01AC                     l1264:	
  1587                           ;incstack = 0
  1588                           ; Regs used in ___lldiv: [wreg+status,2+status,0]
  1589                           
  1590  01AC  3000               	movlw	0
  1591  01AD  1283               	bcf	3,5	;RP0=0, select bank0
  1592  01AE  1303               	bcf	3,6	;RP1=0, select bank0
  1593  01AF  00AC               	movwf	___lldiv@quotient+3
  1594  01B0  3000               	movlw	0
  1595  01B1  00AB               	movwf	___lldiv@quotient+2
  1596  01B2  3000               	movlw	0
  1597  01B3  00AA               	movwf	___lldiv@quotient+1
  1598  01B4  3000               	movlw	0
  1599  01B5  00A9               	movwf	___lldiv@quotient
  1600  01B6  0823               	movf	___lldiv@divisor+3,w
  1601  01B7  0422               	iorwf	___lldiv@divisor+2,w
  1602  01B8  0421               	iorwf	___lldiv@divisor+1,w
  1603  01B9  0420               	iorwf	___lldiv@divisor,w
  1604  01BA  1903               	skipnz
  1605  01BB  29BD               	goto	u201
  1606  01BC  29BE               	goto	u200
  1607  01BD                     u201:
  1608  01BD  2A0B               	goto	l1284
  1609  01BE                     u200:
  1610  01BE                     l1266:
  1611  01BE  01AD               	clrf	___lldiv@counter
  1612  01BF  0AAD               	incf	___lldiv@counter,f
  1613  01C0  29CE               	goto	l1270
  1614  01C1                     l1268:
  1615  01C1  3001               	movlw	1
  1616  01C2  00A8               	movwf	??___lldiv
  1617  01C3                     u215:
  1618  01C3  1003               	clrc
  1619  01C4  0DA0               	rlf	___lldiv@divisor,f
  1620  01C5  0DA1               	rlf	___lldiv@divisor+1,f
  1621  01C6  0DA2               	rlf	___lldiv@divisor+2,f
  1622  01C7  0DA3               	rlf	___lldiv@divisor+3,f
  1623  01C8  0BA8               	decfsz	??___lldiv,f
  1624  01C9  29C3               	goto	u215
  1625  01CA  3001               	movlw	1
  1626  01CB  00A8               	movwf	??___lldiv
  1627  01CC  0828               	movf	??___lldiv,w
  1628  01CD  07AD               	addwf	___lldiv@counter,f
  1629  01CE                     l1270:
  1630  01CE  1FA3               	btfss	___lldiv@divisor+3,7
  1631  01CF  29D1               	goto	u221
  1632  01D0  29D2               	goto	u220
  1633  01D1                     u221:
  1634  01D1  29C1               	goto	l1268
  1635  01D2                     u220:
  1636  01D2                     l1272:
  1637  01D2  3001               	movlw	1
  1638  01D3  00A8               	movwf	??___lldiv
  1639  01D4                     u235:
  1640  01D4  1003               	clrc
  1641  01D5  0DA9               	rlf	___lldiv@quotient,f
  1642  01D6  0DAA               	rlf	___lldiv@quotient+1,f
  1643  01D7  0DAB               	rlf	___lldiv@quotient+2,f
  1644  01D8  0DAC               	rlf	___lldiv@quotient+3,f
  1645  01D9  0BA8               	decfsz	??___lldiv,f
  1646  01DA  29D4               	goto	u235
  1647  01DB                     l1274:
  1648  01DB  0823               	movf	___lldiv@divisor+3,w
  1649  01DC  0227               	subwf	___lldiv@dividend+3,w
  1650  01DD  1D03               	skipz
  1651  01DE  29E9               	goto	u245
  1652  01DF  0822               	movf	___lldiv@divisor+2,w
  1653  01E0  0226               	subwf	___lldiv@dividend+2,w
  1654  01E1  1D03               	skipz
  1655  01E2  29E9               	goto	u245
  1656  01E3  0821               	movf	___lldiv@divisor+1,w
  1657  01E4  0225               	subwf	___lldiv@dividend+1,w
  1658  01E5  1D03               	skipz
  1659  01E6  29E9               	goto	u245
  1660  01E7  0820               	movf	___lldiv@divisor,w
  1661  01E8  0224               	subwf	___lldiv@dividend,w
  1662  01E9                     u245:
  1663  01E9  1C03               	skipc
  1664  01EA  29EC               	goto	u241
  1665  01EB  29ED               	goto	u240
  1666  01EC                     u241:
  1667  01EC  29FC               	goto	l1280
  1668  01ED                     u240:
  1669  01ED                     l1276:
  1670  01ED  0820               	movf	___lldiv@divisor,w
  1671  01EE  02A4               	subwf	___lldiv@dividend,f
  1672  01EF  0821               	movf	___lldiv@divisor+1,w
  1673  01F0  1C03               	skipc
  1674  01F1  0F21               	incfsz	___lldiv@divisor+1,w
  1675  01F2  02A5               	subwf	___lldiv@dividend+1,f
  1676  01F3  0822               	movf	___lldiv@divisor+2,w
  1677  01F4  1C03               	skipc
  1678  01F5  0F22               	incfsz	___lldiv@divisor+2,w
  1679  01F6  02A6               	subwf	___lldiv@dividend+2,f
  1680  01F7  0823               	movf	___lldiv@divisor+3,w
  1681  01F8  1C03               	skipc
  1682  01F9  0F23               	incfsz	___lldiv@divisor+3,w
  1683  01FA  02A7               	subwf	___lldiv@dividend+3,f
  1684  01FB                     l1278:
  1685  01FB  1429               	bsf	___lldiv@quotient,0
  1686  01FC                     l1280:
  1687  01FC  3001               	movlw	1
  1688  01FD                     u255:
  1689  01FD  1003               	clrc
  1690  01FE  0CA3               	rrf	___lldiv@divisor+3,f
  1691  01FF  0CA2               	rrf	___lldiv@divisor+2,f
  1692  0200  0CA1               	rrf	___lldiv@divisor+1,f
  1693  0201  0CA0               	rrf	___lldiv@divisor,f
  1694  0202  3EFF               	addlw	-1
  1695  0203  1D03               	skipz
  1696  0204  29FD               	goto	u255
  1697  0205                     l1282:
  1698  0205  3001               	movlw	1
  1699  0206  02AD               	subwf	___lldiv@counter,f
  1700  0207  1D03               	btfss	3,2
  1701  0208  2A0A               	goto	u261
  1702  0209  2A0B               	goto	u260
  1703  020A                     u261:
  1704  020A  29D2               	goto	l1272
  1705  020B                     u260:
  1706  020B                     l1284:
  1707  020B  082C               	movf	___lldiv@quotient+3,w
  1708  020C  00A3               	movwf	?___lldiv+3
  1709  020D  082B               	movf	___lldiv@quotient+2,w
  1710  020E  00A2               	movwf	?___lldiv+2
  1711  020F  082A               	movf	___lldiv@quotient+1,w
  1712  0210  00A1               	movwf	?___lldiv+1
  1713  0211  0829               	movf	___lldiv@quotient,w
  1714  0212  00A0               	movwf	?___lldiv
  1715  0213                     l330:
  1716  0213  0008               	return
  1717  0214                     __end_of___lldiv:
  1718                           
  1719                           	psect	text6
  1720  02CF                     __ptext6:	
  1721 ;; *************** function _I2C_RTC_Init *****************
  1722 ;; Defined at:
  1723 ;;		line 228 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  1724 ;; Parameters:    Size  Location     Type
  1725 ;;		None
  1726 ;; Auto vars:     Size  Location     Type
  1727 ;;		None
  1728 ;; Return value:  Size  Location     Type
  1729 ;;                  1    wreg      void 
  1730 ;; Registers used:
  1731 ;;		wreg, status,2, status,0, pclath, cstack
  1732 ;; Tracked objects:
  1733 ;;		On entry : 0/0
  1734 ;;		On exit  : 0/0
  1735 ;;		Unchanged: 0/0
  1736 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1737 ;;      Params:         0       0       0       0       0
  1738 ;;      Locals:         0       0       0       0       0
  1739 ;;      Temps:          0       2       0       0       0
  1740 ;;      Totals:         0       2       0       0       0
  1741 ;;Total ram usage:        2 bytes
  1742 ;; Hardware stack levels used:    1
  1743 ;; Hardware stack levels required when called:    5
  1744 ;; This function calls:
  1745 ;;		_I2C_Master_Start
  1746 ;;		_I2C_Master_Stop
  1747 ;;		_I2C_Master_Write
  1748 ;; This function is called by:
  1749 ;;		_main
  1750 ;; This function uses a non-reentrant model
  1751 ;;
  1752                           
  1753                           
  1754                           ;psect for function _I2C_RTC_Init
  1755  02CF                     _I2C_RTC_Init:
  1756  02CF                     l1564:	
  1757                           ;incstack = 0
  1758                           ; Regs used in _I2C_RTC_Init: [wreg+status,2+status,0+pclath+cstack]
  1759                           
  1760                           
  1761                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 229:     I2C_Master_Start();
  1762  02CF  120A  118A  241F  120A  118A  	fcall	_I2C_Master_Start
  1763                           
  1764                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 230:     I2C_Master_Write(0b11
      +                          010000);
  1765  02D4  30D0               	movlw	208
  1766  02D5  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1767                           
  1768                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 231:     I2C_Master_Write(0x00
      +                          );
  1769  02DA  3000               	movlw	0
  1770  02DB  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1771                           
  1772                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 232:     I2C_Master_Write(0x00
      +                          );
  1773  02E0  3000               	movlw	0
  1774  02E1  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1775                           
  1776                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 233:     I2C_Master_Write(0x42
      +                          );
  1777  02E6  3042               	movlw	66
  1778  02E7  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1779                           
  1780                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 234:     I2C_Master_Write(0x65
      +                          );
  1781  02EC  3065               	movlw	101
  1782  02ED  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1783                           
  1784                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 235:     I2C_Master_Write(0x05
      +                          );
  1785  02F2  3005               	movlw	5
  1786  02F3  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1787                           
  1788                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 236:     I2C_Master_Write(0x25
      +                          );
  1789  02F8  3025               	movlw	37
  1790  02F9  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1791                           
  1792                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 237:     I2C_Master_Write(0x02
      +                          );
  1793  02FE  3002               	movlw	2
  1794  02FF  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1795                           
  1796                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 238:     I2C_Master_Write(0x21
      +                          );
  1797  0304  3021               	movlw	33
  1798  0305  120A  118A  23FC  120A  118A  	fcall	_I2C_Master_Write
  1799                           
  1800                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 239:     I2C_Master_Stop();
  1801  030A  120A  118A  2416  120A  118A  	fcall	_I2C_Master_Stop
  1802  030F                     l1566:
  1803                           
  1804                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 240:     _delay((unsigned long
      +                          )((20)*(4000000/4000.0)));
  1805  030F  301A               	movlw	26
  1806  0310  1283               	bcf	3,5	;RP0=0, select bank0
  1807  0311  1303               	bcf	3,6	;RP1=0, select bank0
  1808  0312  00A2               	movwf	??_I2C_RTC_Init+1
  1809  0313  30F7               	movlw	247
  1810  0314  00A1               	movwf	??_I2C_RTC_Init
  1811  0315                     u357:
  1812  0315  0BA1               	decfsz	??_I2C_RTC_Init,f
  1813  0316  2B15               	goto	u357
  1814  0317  0BA2               	decfsz	??_I2C_RTC_Init+1,f
  1815  0318  2B15               	goto	u357
  1816  0319  2B1A               	nop2
  1817  031A                     l208:
  1818  031A  0008               	return
  1819  031B                     __end_of_I2C_RTC_Init:
  1820                           
  1821                           	psect	text7
  1822  03FC                     __ptext7:	
  1823 ;; *************** function _I2C_Master_Write *****************
  1824 ;; Defined at:
  1825 ;;		line 50 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1826 ;; Parameters:    Size  Location     Type
  1827 ;;  d               1    wreg     unsigned char 
  1828 ;; Auto vars:     Size  Location     Type
  1829 ;;  d               1    0[BANK0 ] unsigned char 
  1830 ;; Return value:  Size  Location     Type
  1831 ;;                  1    wreg      void 
  1832 ;; Registers used:
  1833 ;;		wreg, status,2, status,0, pclath, cstack
  1834 ;; Tracked objects:
  1835 ;;		On entry : 0/0
  1836 ;;		On exit  : 0/0
  1837 ;;		Unchanged: 0/0
  1838 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1839 ;;      Params:         0       0       0       0       0
  1840 ;;      Locals:         0       1       0       0       0
  1841 ;;      Temps:          0       0       0       0       0
  1842 ;;      Totals:         0       1       0       0       0
  1843 ;;Total ram usage:        1 bytes
  1844 ;; Hardware stack levels used:    1
  1845 ;; Hardware stack levels required when called:    4
  1846 ;; This function calls:
  1847 ;;		_I2C_Master_Wait
  1848 ;; This function is called by:
  1849 ;;		_main
  1850 ;;		_I2C_RTC_Init
  1851 ;; This function uses a non-reentrant model
  1852 ;;
  1853                           
  1854                           
  1855                           ;psect for function _I2C_Master_Write
  1856  03FC                     _I2C_Master_Write:
  1857                           
  1858                           ;incstack = 0
  1859                           ; Regs used in _I2C_Master_Write: [wreg+status,2+status,0+pclath+cstack]
  1860                           ;I2C_Master_Write@d stored from wreg
  1861  03FC  1283               	bcf	3,5	;RP0=0, select bank0
  1862  03FD  1303               	bcf	3,6	;RP1=0, select bank0
  1863  03FE  00A0               	movwf	I2C_Master_Write@d
  1864  03FF                     l1440:
  1865                           
  1866                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 51:     I2C_Master_Wait();
  1867  03FF  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  1868  0404                     l1442:
  1869                           
  1870                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 52:     SSPBUF = d;
  1871  0404  1283               	bcf	3,5	;RP0=0, select bank0
  1872  0405  1303               	bcf	3,6	;RP1=0, select bank0
  1873  0406  0820               	movf	I2C_Master_Write@d,w
  1874  0407  0093               	movwf	19	;volatile
  1875  0408                     l85:
  1876  0408  0008               	return
  1877  0409                     __end_of_I2C_Master_Write:
  1878                           
  1879                           	psect	text8
  1880  0416                     __ptext8:	
  1881 ;; *************** function _I2C_Master_Stop *****************
  1882 ;; Defined at:
  1883 ;;		line 45 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1884 ;; Parameters:    Size  Location     Type
  1885 ;;		None
  1886 ;; Auto vars:     Size  Location     Type
  1887 ;;		None
  1888 ;; Return value:  Size  Location     Type
  1889 ;;                  1    wreg      void 
  1890 ;; Registers used:
  1891 ;;		wreg, status,2, status,0, pclath, cstack
  1892 ;; Tracked objects:
  1893 ;;		On entry : 0/0
  1894 ;;		On exit  : 0/0
  1895 ;;		Unchanged: 0/0
  1896 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1897 ;;      Params:         0       0       0       0       0
  1898 ;;      Locals:         0       0       0       0       0
  1899 ;;      Temps:          0       0       0       0       0
  1900 ;;      Totals:         0       0       0       0       0
  1901 ;;Total ram usage:        0 bytes
  1902 ;; Hardware stack levels used:    1
  1903 ;; Hardware stack levels required when called:    4
  1904 ;; This function calls:
  1905 ;;		_I2C_Master_Wait
  1906 ;; This function is called by:
  1907 ;;		_main
  1908 ;;		_I2C_RTC_Init
  1909 ;; This function uses a non-reentrant model
  1910 ;;
  1911                           
  1912                           
  1913                           ;psect for function _I2C_Master_Stop
  1914  0416                     _I2C_Master_Stop:
  1915  0416                     l1436:	
  1916                           ;incstack = 0
  1917                           ; Regs used in _I2C_Master_Stop: [wreg+status,2+status,0+pclath+cstack]
  1918                           
  1919                           
  1920                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 46:     I2C_Master_Wait();
  1921  0416  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  1922  041B                     l1438:
  1923                           
  1924                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 47:     SSPCON2bits.PEN = 1;
  1925  041B  1683               	bsf	3,5	;RP0=1, select bank1
  1926  041C  1303               	bcf	3,6	;RP1=0, select bank1
  1927  041D  1511               	bsf	17,2	;volatile
  1928  041E                     l82:
  1929  041E  0008               	return
  1930  041F                     __end_of_I2C_Master_Stop:
  1931                           
  1932                           	psect	text9
  1933  041F                     __ptext9:	
  1934 ;; *************** function _I2C_Master_Start *****************
  1935 ;; Defined at:
  1936 ;;		line 35 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1937 ;; Parameters:    Size  Location     Type
  1938 ;;		None
  1939 ;; Auto vars:     Size  Location     Type
  1940 ;;		None
  1941 ;; Return value:  Size  Location     Type
  1942 ;;                  1    wreg      void 
  1943 ;; Registers used:
  1944 ;;		wreg, status,2, status,0, pclath, cstack
  1945 ;; Tracked objects:
  1946 ;;		On entry : 0/0
  1947 ;;		On exit  : 0/0
  1948 ;;		Unchanged: 0/0
  1949 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1950 ;;      Params:         0       0       0       0       0
  1951 ;;      Locals:         0       0       0       0       0
  1952 ;;      Temps:          0       0       0       0       0
  1953 ;;      Totals:         0       0       0       0       0
  1954 ;;Total ram usage:        0 bytes
  1955 ;; Hardware stack levels used:    1
  1956 ;; Hardware stack levels required when called:    4
  1957 ;; This function calls:
  1958 ;;		_I2C_Master_Wait
  1959 ;; This function is called by:
  1960 ;;		_main
  1961 ;;		_I2C_RTC_Init
  1962 ;; This function uses a non-reentrant model
  1963 ;;
  1964                           
  1965                           
  1966                           ;psect for function _I2C_Master_Start
  1967  041F                     _I2C_Master_Start:
  1968  041F                     l1432:	
  1969                           ;incstack = 0
  1970                           ; Regs used in _I2C_Master_Start: [wreg+status,2+status,0+pclath+cstack]
  1971                           
  1972                           
  1973                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 36:     I2C_Master_Wait();
  1974  041F  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  1975  0424                     l1434:
  1976                           
  1977                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 37:     SSPCON2bits.SEN = 1;
  1978  0424  1683               	bsf	3,5	;RP0=1, select bank1
  1979  0425  1303               	bcf	3,6	;RP1=0, select bank1
  1980  0426  1411               	bsf	17,0	;volatile
  1981  0427                     l76:
  1982  0427  0008               	return
  1983  0428                     __end_of_I2C_Master_Start:
  1984                           
  1985                           	psect	text10
  1986  038E                     __ptext10:	
  1987 ;; *************** function _I2C_Master_Read *****************
  1988 ;; Defined at:
  1989 ;;		line 55 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1990 ;; Parameters:    Size  Location     Type
  1991 ;;  a               1    wreg     unsigned char 
  1992 ;; Auto vars:     Size  Location     Type
  1993 ;;  a               1    4[BANK0 ] unsigned char 
  1994 ;;  temp            2    2[BANK0 ] unsigned short 
  1995 ;; Return value:  Size  Location     Type
  1996 ;;                  1    wreg      unsigned char 
  1997 ;; Registers used:
  1998 ;;		wreg, status,2, status,0, pclath, cstack
  1999 ;; Tracked objects:
  2000 ;;		On entry : 0/0
  2001 ;;		On exit  : 0/0
  2002 ;;		Unchanged: 0/0
  2003 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2004 ;;      Params:         0       0       0       0       0
  2005 ;;      Locals:         0       3       0       0       0
  2006 ;;      Temps:          0       2       0       0       0
  2007 ;;      Totals:         0       5       0       0       0
  2008 ;;Total ram usage:        5 bytes
  2009 ;; Hardware stack levels used:    1
  2010 ;; Hardware stack levels required when called:    4
  2011 ;; This function calls:
  2012 ;;		_I2C_Master_Wait
  2013 ;; This function is called by:
  2014 ;;		_main
  2015 ;; This function uses a non-reentrant model
  2016 ;;
  2017                           
  2018                           
  2019                           ;psect for function _I2C_Master_Read
  2020  038E                     _I2C_Master_Read:
  2021                           
  2022                           ;incstack = 0
  2023                           ; Regs used in _I2C_Master_Read: [wreg+status,2+status,0+pclath+cstack]
  2024                           ;I2C_Master_Read@a stored from wreg
  2025  038E  1283               	bcf	3,5	;RP0=0, select bank0
  2026  038F  1303               	bcf	3,6	;RP1=0, select bank0
  2027  0390  00A4               	movwf	I2C_Master_Read@a
  2028  0391                     l1444:
  2029                           
  2030                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 56:     unsigned short temp;;E:
      +                          /UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 57:     I2C_Master_Wait();
  2031  0391  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  2032  0396                     l1446:
  2033                           
  2034                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 58:     SSPCON2bits.RCEN = 1;
  2035  0396  1683               	bsf	3,5	;RP0=1, select bank1
  2036  0397  1303               	bcf	3,6	;RP1=0, select bank1
  2037  0398  1591               	bsf	17,3	;volatile
  2038                           
  2039                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 59:     I2C_Master_Wait();
  2040  0399  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  2041  039E                     l1448:
  2042                           
  2043                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 60:     temp = SSPBUF;
  2044  039E  1283               	bcf	3,5	;RP0=0, select bank0
  2045  039F  1303               	bcf	3,6	;RP1=0, select bank0
  2046  03A0  0813               	movf	19,w	;volatile
  2047  03A1  00A0               	movwf	??_I2C_Master_Read
  2048  03A2  01A1               	clrf	??_I2C_Master_Read+1
  2049  03A3  0820               	movf	??_I2C_Master_Read,w
  2050  03A4  00A2               	movwf	I2C_Master_Read@temp
  2051  03A5  0821               	movf	??_I2C_Master_Read+1,w
  2052  03A6  00A3               	movwf	I2C_Master_Read@temp+1
  2053  03A7                     l1450:
  2054                           
  2055                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 61:     I2C_Master_Wait();
  2056  03A7  120A  118A  2409  120A  118A  	fcall	_I2C_Master_Wait
  2057  03AC                     l1452:
  2058                           
  2059                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 62:     if(a == 1){
  2060  03AC  1283               	bcf	3,5	;RP0=0, select bank0
  2061  03AD  1303               	bcf	3,6	;RP1=0, select bank0
  2062  03AE  0324               	decf	I2C_Master_Read@a,w
  2063  03AF  1D03               	btfss	3,2
  2064  03B0  2BB2               	goto	u281
  2065  03B1  2BB3               	goto	u280
  2066  03B2                     u281:
  2067  03B2  2BB7               	goto	l88
  2068  03B3                     u280:
  2069  03B3                     l1454:
  2070                           
  2071                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 63:         SSPCON2bits.ACKDT =
      +                           0;
  2072  03B3  1683               	bsf	3,5	;RP0=1, select bank1
  2073  03B4  1303               	bcf	3,6	;RP1=0, select bank1
  2074  03B5  1291               	bcf	17,5	;volatile
  2075                           
  2076                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 64:     }
  2077  03B6  2BBA               	goto	l89
  2078  03B7                     l88:	
  2079                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 65:     else{
  2080                           
  2081                           
  2082                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 66:         SSPCON2bits.ACKDT =
      +                           1;
  2083  03B7  1683               	bsf	3,5	;RP0=1, select bank1
  2084  03B8  1303               	bcf	3,6	;RP1=0, select bank1
  2085  03B9  1691               	bsf	17,5	;volatile
  2086  03BA                     l89:	
  2087                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 67:     }
  2088                           
  2089                           
  2090                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 68:     SSPCON2bits.ACKEN = 1;
  2091  03BA  1611               	bsf	17,4	;volatile
  2092  03BB                     l1456:
  2093                           
  2094                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 69:     return temp;
  2095  03BB  1283               	bcf	3,5	;RP0=0, select bank0
  2096  03BC  1303               	bcf	3,6	;RP1=0, select bank0
  2097  03BD  0822               	movf	I2C_Master_Read@temp,w
  2098  03BE                     l90:
  2099  03BE  0008               	return
  2100  03BF                     __end_of_I2C_Master_Read:
  2101                           
  2102                           	psect	text11
  2103  0409                     __ptext11:	
  2104 ;; *************** function _I2C_Master_Wait *****************
  2105 ;; Defined at:
  2106 ;;		line 25 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  2107 ;; Parameters:    Size  Location     Type
  2108 ;;		None
  2109 ;; Auto vars:     Size  Location     Type
  2110 ;;		None
  2111 ;; Return value:  Size  Location     Type
  2112 ;;                  1    wreg      void 
  2113 ;; Registers used:
  2114 ;;		wreg, status,2
  2115 ;; Tracked objects:
  2116 ;;		On entry : 0/0
  2117 ;;		On exit  : 0/0
  2118 ;;		Unchanged: 0/0
  2119 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2120 ;;      Params:         0       0       0       0       0
  2121 ;;      Locals:         0       0       0       0       0
  2122 ;;      Temps:          0       0       0       0       0
  2123 ;;      Totals:         0       0       0       0       0
  2124 ;;Total ram usage:        0 bytes
  2125 ;; Hardware stack levels used:    1
  2126 ;; Hardware stack levels required when called:    3
  2127 ;; This function calls:
  2128 ;;		Nothing
  2129 ;; This function is called by:
  2130 ;;		_I2C_Master_Start
  2131 ;;		_I2C_Master_Stop
  2132 ;;		_I2C_Master_Write
  2133 ;;		_I2C_Master_Read
  2134 ;;		_I2C_Master_RepeatedStart
  2135 ;; This function uses a non-reentrant model
  2136 ;;
  2137                           
  2138                           
  2139                           ;psect for function _I2C_Master_Wait
  2140  0409                     _I2C_Master_Wait:
  2141  0409                     l1260:	
  2142                           ;incstack = 0
  2143                           ; Regs used in _I2C_Master_Wait: [wreg+status,2]
  2144                           
  2145  0409                     l70:	
  2146                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 26:     while ((SSPSTAT & 0x04)
      +                           || (SSPCON2 & 0x1F));
  2147                           
  2148  0409  1683               	bsf	3,5	;RP0=1, select bank1
  2149  040A  1303               	bcf	3,6	;RP1=0, select bank1
  2150  040B  1914               	btfsc	20,2	;volatile
  2151  040C  2C0E               	goto	u181
  2152  040D  2C0F               	goto	u180
  2153  040E                     u181:
  2154  040E  2C09               	goto	l70
  2155  040F                     u180:
  2156  040F                     l1262:
  2157  040F  0811               	movf	17,w	;volatile
  2158  0410  391F               	andlw	31
  2159  0411  1D03               	btfss	3,2
  2160  0412  2C14               	goto	u191
  2161  0413  2C15               	goto	u190
  2162  0414                     u191:
  2163  0414  2C09               	goto	l70
  2164  0415                     u190:
  2165  0415                     l73:
  2166  0415  0008               	return
  2167  0416                     __end_of_I2C_Master_Wait:
  2168                           
  2169                           	psect	text12
  2170  03BF                     __ptext12:	
  2171 ;; *************** function _isr *****************
  2172 ;; Defined at:
  2173 ;;		line 68 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  2174 ;; Parameters:    Size  Location     Type
  2175 ;;		None
  2176 ;; Auto vars:     Size  Location     Type
  2177 ;;		None
  2178 ;; Return value:  Size  Location     Type
  2179 ;;                  1    wreg      void 
  2180 ;; Registers used:
  2181 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  2182 ;; Tracked objects:
  2183 ;;		On entry : 0/0
  2184 ;;		On exit  : 0/0
  2185 ;;		Unchanged: 0/0
  2186 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2187 ;;      Params:         0       0       0       0       0
  2188 ;;      Locals:         0       0       0       0       0
  2189 ;;      Temps:          4       0       0       0       0
  2190 ;;      Totals:         4       0       0       0       0
  2191 ;;Total ram usage:        4 bytes
  2192 ;; Hardware stack levels used:    1
  2193 ;; Hardware stack levels required when called:    2
  2194 ;; This function calls:
  2195 ;;		_Envio
  2196 ;; This function is called by:
  2197 ;;		Interrupt level 1
  2198 ;; This function uses a non-reentrant model
  2199 ;;
  2200                           
  2201                           
  2202                           ;psect for function _isr
  2203  03BF                     _isr:
  2204  03BF                     i1l1572:
  2205                           
  2206                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 69:     (INTCONbits.GIE = 0);
  2207  03BF  138B               	bcf	11,7	;volatile
  2208                           
  2209                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 71:     if (INTCONbits.T0IF ==
      +                           1) {
  2210  03C0  1D0B               	btfss	11,2	;volatile
  2211  03C1  2BC3               	goto	u32_21
  2212  03C2  2BC4               	goto	u32_20
  2213  03C3                     u32_21:
  2214  03C3  2BCD               	goto	i1l1580
  2215  03C4                     u32_20:
  2216  03C4                     i1l1574:
  2217                           
  2218                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 72:         TMR0 = 236;
  2219  03C4  30EC               	movlw	236
  2220  03C5  1283               	bcf	3,5	;RP0=0, select bank0
  2221  03C6  1303               	bcf	3,6	;RP1=0, select bank0
  2222  03C7  0081               	movwf	1	;volatile
  2223  03C8                     i1l1576:
  2224                           
  2225                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 73:         CONTADOR++;
  2226  03C8  3001               	movlw	1
  2227  03C9  00F5               	movwf	??_isr
  2228  03CA  0875               	movf	??_isr,w
  2229  03CB  07BE               	addwf	_CONTADOR,f
  2230  03CC                     i1l1578:
  2231                           
  2232                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 74:         INTCONbits.T0IF = 
      +                          0;
  2233  03CC  110B               	bcf	11,2	;volatile
  2234  03CD                     i1l1580:
  2235                           
  2236                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 77:     if (PIR1bits.TXIF == 1
      +                          ) {
  2237  03CD  1283               	bcf	3,5	;RP0=0, select bank0
  2238  03CE  1303               	bcf	3,6	;RP1=0, select bank0
  2239  03CF  1E0C               	btfss	12,4	;volatile
  2240  03D0  2BD2               	goto	u33_21
  2241  03D1  2BD3               	goto	u33_20
  2242  03D2                     u33_21:
  2243  03D2  2BDE               	goto	i1l1586
  2244  03D3                     u33_20:
  2245  03D3                     i1l1582:
  2246                           
  2247                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 78:         TXREG = Envio();
  2248  03D3  120A  118A  2110  120A  118A  	fcall	_Envio
  2249  03D8  1283               	bcf	3,5	;RP0=0, select bank0
  2250  03D9  1303               	bcf	3,6	;RP1=0, select bank0
  2251  03DA  0099               	movwf	25	;volatile
  2252  03DB                     i1l1584:
  2253                           
  2254                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 79:         PIE1bits.TXIE = 0;
  2255  03DB  1683               	bsf	3,5	;RP0=1, select bank1
  2256  03DC  1303               	bcf	3,6	;RP1=0, select bank1
  2257  03DD  120C               	bcf	12,4	;volatile
  2258  03DE                     i1l1586:
  2259                           
  2260                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 81:     (INTCONbits.GIE = 1);
  2261  03DE  178B               	bsf	11,7	;volatile
  2262  03DF                     i1l179:
  2263  03DF  0878               	movf	??_isr+3,w
  2264  03E0  008A               	movwf	10
  2265  03E1  0877               	movf	??_isr+2,w
  2266  03E2  0084               	movwf	4
  2267  03E3  0E76               	swapf	??_isr+1,w
  2268  03E4  0083               	movwf	3
  2269  03E5  0EFE               	swapf	btemp,f
  2270  03E6  0E7E               	swapf	btemp,w
  2271  03E7  0009               	retfie
  2272  03E8                     __end_of_isr:
  2273                           
  2274                           	psect	intentry
  2275  0004                     __pintentry:	
  2276                           ;incstack = 0
  2277                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  2278                           
  2279  0004                     interrupt_function:
  2280  007E                     saved_w	set	btemp
  2281  0004  00FE               	movwf	btemp
  2282  0005  0E03               	swapf	3,w
  2283  0006  00F6               	movwf	??_isr+1
  2284  0007  0804               	movf	4,w
  2285  0008  00F7               	movwf	??_isr+2
  2286  0009  080A               	movf	10,w
  2287  000A  00F8               	movwf	??_isr+3
  2288  000B  120A  118A  2BBF   	ljmp	_isr
  2289                           
  2290                           	psect	text13
  2291  0110                     __ptext13:	
  2292 ;; *************** function _Envio *****************
  2293 ;; Defined at:
  2294 ;;		line 186 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  2295 ;; Parameters:    Size  Location     Type
  2296 ;;		None
  2297 ;; Auto vars:     Size  Location     Type
  2298 ;;		None
  2299 ;; Return value:  Size  Location     Type
  2300 ;;                  1    wreg      unsigned char 
  2301 ;; Registers used:
  2302 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  2303 ;; Tracked objects:
  2304 ;;		On entry : 0/0
  2305 ;;		On exit  : 0/0
  2306 ;;		Unchanged: 0/0
  2307 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2308 ;;      Params:         0       0       0       0       0
  2309 ;;      Locals:         0       0       0       0       0
  2310 ;;      Temps:          2       0       0       0       0
  2311 ;;      Totals:         2       0       0       0       0
  2312 ;;Total ram usage:        2 bytes
  2313 ;; Hardware stack levels used:    1
  2314 ;; Hardware stack levels required when called:    1
  2315 ;; This function calls:
  2316 ;;		_ASCII
  2317 ;; This function is called by:
  2318 ;;		_isr
  2319 ;; This function uses a non-reentrant model
  2320 ;;
  2321                           
  2322                           
  2323                           ;psect for function _Envio
  2324  0110                     _Envio:
  2325  0110                     i1l1460:	
  2326                           ;incstack = 0
  2327                           ; Regs used in _Envio: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  2328                           
  2329                           
  2330                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 187:     switch (FLAGTX) {
  2331  0110  2986               	goto	i1l1536
  2332  0111                     i1l1462:
  2333                           
  2334                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 189:             FLAGTX++;
  2335  0111  3001               	movlw	1
  2336  0112  00F3               	movwf	??_Envio
  2337  0113  0873               	movf	??_Envio,w
  2338  0114  07FA               	addwf	_FLAGTX,f
  2339  0115                     i1l1464:
  2340                           
  2341                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 190:             return ASCII(
      +                          (HOUR & 0xF0) >> 4);
  2342  0115  1283               	bcf	3,5	;RP0=0, select bank0
  2343  0116  1303               	bcf	3,6	;RP1=0, select bank0
  2344  0117  083B               	movf	_HOUR,w
  2345  0118  00F3               	movwf	??_Envio
  2346  0119  3004               	movlw	4
  2347  011A                     u29_25:
  2348  011A  1003               	clrc
  2349  011B  0CF3               	rrf	??_Envio,f
  2350  011C  3EFF               	addlw	-1
  2351  011D  1D03               	skipz
  2352  011E  291A               	goto	u29_25
  2353  011F  0873               	movf	??_Envio,w
  2354  0120  390F               	andlw	15
  2355  0121  120A  118A  2272  120A  118A  	fcall	_ASCII
  2356  0126  29AB               	goto	i1l196
  2357  0127                     i1l1470:
  2358                           
  2359                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 193:             FLAGTX++;
  2360  0127  3001               	movlw	1
  2361  0128  00F3               	movwf	??_Envio
  2362  0129  0873               	movf	??_Envio,w
  2363  012A  07FA               	addwf	_FLAGTX,f
  2364  012B                     i1l1472:
  2365                           
  2366                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 194:             return ASCII(
      +                          HOUR & 0x0F);
  2367  012B  1283               	bcf	3,5	;RP0=0, select bank0
  2368  012C  1303               	bcf	3,6	;RP1=0, select bank0
  2369  012D  083B               	movf	_HOUR,w
  2370  012E  390F               	andlw	15
  2371  012F  120A  118A  2272  120A  118A  	fcall	_ASCII
  2372  0134  29AB               	goto	i1l196
  2373  0135                     i1l1478:
  2374                           
  2375                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 197:             FLAGTX++;
  2376  0135  3001               	movlw	1
  2377  0136  00F3               	movwf	??_Envio
  2378  0137  0873               	movf	??_Envio,w
  2379  0138  07FA               	addwf	_FLAGTX,f
  2380  0139                     i1l1480:
  2381                           
  2382                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 198:             return 0x3A;
  2383  0139  303A               	movlw	58
  2384  013A  29AB               	goto	i1l196
  2385  013B                     i1l1486:
  2386                           
  2387                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 201:             FLAGTX++;
  2388  013B  3001               	movlw	1
  2389  013C  00F3               	movwf	??_Envio
  2390  013D  0873               	movf	??_Envio,w
  2391  013E  07FA               	addwf	_FLAGTX,f
  2392  013F                     i1l1488:
  2393                           
  2394                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 202:             return ASCII(
      +                          (MINUTES & 0xF0) >> 4);
  2395  013F  1283               	bcf	3,5	;RP0=0, select bank0
  2396  0140  1303               	bcf	3,6	;RP1=0, select bank0
  2397  0141  083C               	movf	_MINUTES,w
  2398  0142  00F3               	movwf	??_Envio
  2399  0143  3004               	movlw	4
  2400  0144                     u30_25:
  2401  0144  1003               	clrc
  2402  0145  0CF3               	rrf	??_Envio,f
  2403  0146  3EFF               	addlw	-1
  2404  0147  1D03               	skipz
  2405  0148  2944               	goto	u30_25
  2406  0149  0873               	movf	??_Envio,w
  2407  014A  390F               	andlw	15
  2408  014B  120A  118A  2272  120A  118A  	fcall	_ASCII
  2409  0150  29AB               	goto	i1l196
  2410  0151                     i1l1494:
  2411                           
  2412                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 205:             FLAGTX++;
  2413  0151  3001               	movlw	1
  2414  0152  00F3               	movwf	??_Envio
  2415  0153  0873               	movf	??_Envio,w
  2416  0154  07FA               	addwf	_FLAGTX,f
  2417  0155                     i1l1496:
  2418                           
  2419                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 206:             return ASCII(
      +                          MINUTES & 0x0F);
  2420  0155  1283               	bcf	3,5	;RP0=0, select bank0
  2421  0156  1303               	bcf	3,6	;RP1=0, select bank0
  2422  0157  083C               	movf	_MINUTES,w
  2423  0158  390F               	andlw	15
  2424  0159  120A  118A  2272  120A  118A  	fcall	_ASCII
  2425  015E  29AB               	goto	i1l196
  2426  015F                     i1l1510:
  2427                           
  2428                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 213:             FLAGTX++;
  2429  015F  3001               	movlw	1
  2430  0160  00F3               	movwf	??_Envio
  2431  0161  0873               	movf	??_Envio,w
  2432  0162  07FA               	addwf	_FLAGTX,f
  2433  0163                     i1l1512:
  2434                           
  2435                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 214:             return ASCII(
      +                          (SECONDS & 0xF0) >> 4);
  2436  0163  1283               	bcf	3,5	;RP0=0, select bank0
  2437  0164  1303               	bcf	3,6	;RP1=0, select bank0
  2438  0165  083D               	movf	_SECONDS,w
  2439  0166  00F3               	movwf	??_Envio
  2440  0167  3004               	movlw	4
  2441  0168                     u31_25:
  2442  0168  1003               	clrc
  2443  0169  0CF3               	rrf	??_Envio,f
  2444  016A  3EFF               	addlw	-1
  2445  016B  1D03               	skipz
  2446  016C  2968               	goto	u31_25
  2447  016D  0873               	movf	??_Envio,w
  2448  016E  390F               	andlw	15
  2449  016F  120A  118A  2272  120A  118A  	fcall	_ASCII
  2450  0174  29AB               	goto	i1l196
  2451  0175                     i1l1518:
  2452                           
  2453                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 217:             FLAGTX++;
  2454  0175  3001               	movlw	1
  2455  0176  00F3               	movwf	??_Envio
  2456  0177  0873               	movf	??_Envio,w
  2457  0178  07FA               	addwf	_FLAGTX,f
  2458  0179                     i1l1520:
  2459                           
  2460                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 218:             return ASCII(
      +                          SECONDS & 0x0F);
  2461  0179  1283               	bcf	3,5	;RP0=0, select bank0
  2462  017A  1303               	bcf	3,6	;RP1=0, select bank0
  2463  017B  083D               	movf	_SECONDS,w
  2464  017C  390F               	andlw	15
  2465  017D  120A  118A  2272  120A  118A  	fcall	_ASCII
  2466  0182  29AB               	goto	i1l196
  2467  0183                     i1l1526:
  2468                           
  2469                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 221:             FLAGTX = 0;
  2470  0183  01FA               	clrf	_FLAGTX
  2471  0184                     i1l1528:
  2472                           
  2473                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 222:             return 0x0A;
  2474  0184  300A               	movlw	10
  2475  0185  29AB               	goto	i1l196
  2476  0186                     i1l1536:
  2477  0186  087A               	movf	_FLAGTX,w
  2478  0187  00F3               	movwf	??_Envio
  2479  0188  01F4               	clrf	??_Envio+1
  2480                           
  2481                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2482                           ; Switch size 1, requested type "simple"
  2483                           ; Number of cases is 1, Range of values is 0 to 0
  2484                           ; switch strategies available:
  2485                           ; Name         Instructions Cycles
  2486                           ; simple_byte            4     3 (average)
  2487                           ; direct_byte           11     8 (fixed)
  2488                           ; jumptable            260     6 (fixed)
  2489                           ;	Chosen strategy is simple_byte
  2490  0189  0874               	movf	??_Envio+1,w
  2491  018A  3A00               	xorlw	0	; case 0
  2492  018B  1903               	skipnz
  2493  018C  298E               	goto	i1l1734
  2494  018D  29AB               	goto	i1l196
  2495  018E                     i1l1734:
  2496                           
  2497                           ; Switch size 1, requested type "simple"
  2498                           ; Number of cases is 9, Range of values is 0 to 8
  2499                           ; switch strategies available:
  2500                           ; Name         Instructions Cycles
  2501                           ; simple_byte           28    15 (average)
  2502                           ; direct_byte           35     8 (fixed)
  2503                           ; jumptable            260     6 (fixed)
  2504                           ;	Chosen strategy is simple_byte
  2505  018E  0873               	movf	??_Envio,w
  2506  018F  3A00               	xorlw	0	; case 0
  2507  0190  1903               	skipnz
  2508  0191  2911               	goto	i1l1462
  2509  0192  3A01               	xorlw	1	; case 1
  2510  0193  1903               	skipnz
  2511  0194  2927               	goto	i1l1470
  2512  0195  3A03               	xorlw	3	; case 2
  2513  0196  1903               	skipnz
  2514  0197  2935               	goto	i1l1478
  2515  0198  3A01               	xorlw	1	; case 3
  2516  0199  1903               	skipnz
  2517  019A  293B               	goto	i1l1486
  2518  019B  3A07               	xorlw	7	; case 4
  2519  019C  1903               	skipnz
  2520  019D  2951               	goto	i1l1494
  2521  019E  3A01               	xorlw	1	; case 5
  2522  019F  1903               	skipnz
  2523  01A0  2935               	goto	i1l1478
  2524  01A1  3A03               	xorlw	3	; case 6
  2525  01A2  1903               	skipnz
  2526  01A3  295F               	goto	i1l1510
  2527  01A4  3A01               	xorlw	1	; case 7
  2528  01A5  1903               	skipnz
  2529  01A6  2975               	goto	i1l1518
  2530  01A7  3A0F               	xorlw	15	; case 8
  2531  01A8  1903               	skipnz
  2532  01A9  2983               	goto	i1l1526
  2533  01AA  29AB               	goto	i1l196
  2534  01AB                     i1l196:
  2535  01AB  0008               	return
  2536  01AC                     __end_of_Envio:
  2537                           
  2538                           	psect	text14
  2539  0272                     __ptext14:	
  2540 ;; *************** function _ASCII *****************
  2541 ;; Defined at:
  2542 ;;		line 22 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
  2543 ;; Parameters:    Size  Location     Type
  2544 ;;  valor           1    wreg     unsigned char 
  2545 ;; Auto vars:     Size  Location     Type
  2546 ;;  valor           1    2[COMMON] unsigned char 
  2547 ;; Return value:  Size  Location     Type
  2548 ;;                  1    wreg      unsigned char 
  2549 ;; Registers used:
  2550 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  2551 ;; Tracked objects:
  2552 ;;		On entry : 0/0
  2553 ;;		On exit  : 0/0
  2554 ;;		Unchanged: 0/0
  2555 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2556 ;;      Params:         0       0       0       0       0
  2557 ;;      Locals:         1       0       0       0       0
  2558 ;;      Temps:          2       0       0       0       0
  2559 ;;      Totals:         3       0       0       0       0
  2560 ;;Total ram usage:        3 bytes
  2561 ;; Hardware stack levels used:    1
  2562 ;; This function calls:
  2563 ;;		Nothing
  2564 ;; This function is called by:
  2565 ;;		_Envio
  2566 ;; This function uses a non-reentrant model
  2567 ;;
  2568                           
  2569                           
  2570                           ;psect for function _ASCII
  2571  0272                     _ASCII:
  2572                           
  2573                           ;incstack = 0
  2574                           ; Regs used in _ASCII: [wreg-fsr0h+status,2+status,0]
  2575                           ;ASCII@valor stored from wreg
  2576  0272  00F2               	movwf	ASCII@valor
  2577  0273                     i1l1314:
  2578                           
  2579                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 23:     switch(valor){
  2580  0273  2A94               	goto	i1l1414
  2581  0274                     i1l1316:
  2582                           
  2583                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 25:             return 0x30;
  2584  0274  3030               	movlw	48
  2585  0275  2ACE               	goto	i1l34
  2586  0276                     i1l1322:
  2587                           
  2588                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 28:             return 0x31;
  2589  0276  3031               	movlw	49
  2590  0277  2ACE               	goto	i1l34
  2591  0278                     i1l1328:
  2592                           
  2593                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 31:             return 0x32;
  2594  0278  3032               	movlw	50
  2595  0279  2ACE               	goto	i1l34
  2596  027A                     i1l1334:
  2597                           
  2598                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 34:             return 0x33;
  2599  027A  3033               	movlw	51
  2600  027B  2ACE               	goto	i1l34
  2601  027C                     i1l1340:
  2602                           
  2603                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 37:             return 0x34;
  2604  027C  3034               	movlw	52
  2605  027D  2ACE               	goto	i1l34
  2606  027E                     i1l1346:
  2607                           
  2608                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 40:             return 0x35;
  2609  027E  3035               	movlw	53
  2610  027F  2ACE               	goto	i1l34
  2611  0280                     i1l1352:
  2612                           
  2613                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 43:             return 0x36;
  2614  0280  3036               	movlw	54
  2615  0281  2ACE               	goto	i1l34
  2616  0282                     i1l1358:
  2617                           
  2618                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 46:             return 0x37;
  2619  0282  3037               	movlw	55
  2620  0283  2ACE               	goto	i1l34
  2621  0284                     i1l1364:
  2622                           
  2623                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 49:             return 0x38;
  2624  0284  3038               	movlw	56
  2625  0285  2ACE               	goto	i1l34
  2626  0286                     i1l1370:
  2627                           
  2628                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 52:             return 0x39;
  2629  0286  3039               	movlw	57
  2630  0287  2ACE               	goto	i1l34
  2631  0288                     i1l1376:
  2632                           
  2633                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 55:             return 0x41;
  2634  0288  3041               	movlw	65
  2635  0289  2ACE               	goto	i1l34
  2636  028A                     i1l1382:
  2637                           
  2638                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 58:             return 0x42;
  2639  028A  3042               	movlw	66
  2640  028B  2ACE               	goto	i1l34
  2641  028C                     i1l1388:
  2642                           
  2643                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 61:             return 0x43;
  2644  028C  3043               	movlw	67
  2645  028D  2ACE               	goto	i1l34
  2646  028E                     i1l1394:
  2647                           
  2648                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 64:             return 0x44;
  2649  028E  3044               	movlw	68
  2650  028F  2ACE               	goto	i1l34
  2651  0290                     i1l1400:
  2652                           
  2653                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 67:             return 0x45;
  2654  0290  3045               	movlw	69
  2655  0291  2ACE               	goto	i1l34
  2656  0292                     i1l1406:
  2657                           
  2658                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 70:             return 0x46;
  2659  0292  3046               	movlw	70
  2660  0293  2ACE               	goto	i1l34
  2661  0294                     i1l1414:
  2662  0294  0872               	movf	ASCII@valor,w
  2663  0295  00F0               	movwf	??_ASCII
  2664  0296  01F1               	clrf	??_ASCII+1
  2665                           
  2666                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2667                           ; Switch size 1, requested type "simple"
  2668                           ; Number of cases is 1, Range of values is 0 to 0
  2669                           ; switch strategies available:
  2670                           ; Name         Instructions Cycles
  2671                           ; simple_byte            4     3 (average)
  2672                           ; direct_byte           11     8 (fixed)
  2673                           ; jumptable            260     6 (fixed)
  2674                           ;	Chosen strategy is simple_byte
  2675  0297  0871               	movf	??_ASCII+1,w
  2676  0298  3A00               	xorlw	0	; case 0
  2677  0299  1903               	skipnz
  2678  029A  2A9C               	goto	i1l1736
  2679  029B  2ACE               	goto	i1l34
  2680  029C                     i1l1736:
  2681                           
  2682                           ; Switch size 1, requested type "simple"
  2683                           ; Number of cases is 16, Range of values is 0 to 15
  2684                           ; switch strategies available:
  2685                           ; Name         Instructions Cycles
  2686                           ; simple_byte           49    25 (average)
  2687                           ; direct_byte           56     8 (fixed)
  2688                           ; jumptable            260     6 (fixed)
  2689                           ;	Chosen strategy is simple_byte
  2690  029C  0870               	movf	??_ASCII,w
  2691  029D  3A00               	xorlw	0	; case 0
  2692  029E  1903               	skipnz
  2693  029F  2A74               	goto	i1l1316
  2694  02A0  3A01               	xorlw	1	; case 1
  2695  02A1  1903               	skipnz
  2696  02A2  2A76               	goto	i1l1322
  2697  02A3  3A03               	xorlw	3	; case 2
  2698  02A4  1903               	skipnz
  2699  02A5  2A78               	goto	i1l1328
  2700  02A6  3A01               	xorlw	1	; case 3
  2701  02A7  1903               	skipnz
  2702  02A8  2A7A               	goto	i1l1334
  2703  02A9  3A07               	xorlw	7	; case 4
  2704  02AA  1903               	skipnz
  2705  02AB  2A7C               	goto	i1l1340
  2706  02AC  3A01               	xorlw	1	; case 5
  2707  02AD  1903               	skipnz
  2708  02AE  2A7E               	goto	i1l1346
  2709  02AF  3A03               	xorlw	3	; case 6
  2710  02B0  1903               	skipnz
  2711  02B1  2A80               	goto	i1l1352
  2712  02B2  3A01               	xorlw	1	; case 7
  2713  02B3  1903               	skipnz
  2714  02B4  2A82               	goto	i1l1358
  2715  02B5  3A0F               	xorlw	15	; case 8
  2716  02B6  1903               	skipnz
  2717  02B7  2A84               	goto	i1l1364
  2718  02B8  3A01               	xorlw	1	; case 9
  2719  02B9  1903               	skipnz
  2720  02BA  2A86               	goto	i1l1370
  2721  02BB  3A03               	xorlw	3	; case 10
  2722  02BC  1903               	skipnz
  2723  02BD  2A88               	goto	i1l1376
  2724  02BE  3A01               	xorlw	1	; case 11
  2725  02BF  1903               	skipnz
  2726  02C0  2A8A               	goto	i1l1382
  2727  02C1  3A07               	xorlw	7	; case 12
  2728  02C2  1903               	skipnz
  2729  02C3  2A8C               	goto	i1l1388
  2730  02C4  3A01               	xorlw	1	; case 13
  2731  02C5  1903               	skipnz
  2732  02C6  2A8E               	goto	i1l1394
  2733  02C7  3A03               	xorlw	3	; case 14
  2734  02C8  1903               	skipnz
  2735  02C9  2A90               	goto	i1l1400
  2736  02CA  3A01               	xorlw	1	; case 15
  2737  02CB  1903               	skipnz
  2738  02CC  2A92               	goto	i1l1406
  2739  02CD  2ACE               	goto	i1l34
  2740  02CE                     i1l34:
  2741  02CE  0008               	return
  2742  02CF                     __end_of_ASCII:
  2743  007E                     btemp	set	126	;btemp
  2744  007E                     wtemp0	set	126
  2745                           
  2746                           	psect	config
  2747                           
  2748                           ;Config register CONFIG1 @ 0x2007
  2749                           ;	Oscillator Selection bits
  2750                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  2751                           ;	Watchdog Timer Enable bit
  2752                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  2753                           ;	Power-up Timer Enable bit
  2754                           ;	PWRTE = OFF, PWRT disabled
  2755                           ;	RE3/MCLR pin function select bit
  2756                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  2757                           ;	Code Protection bit
  2758                           ;	CP = OFF, Program memory code protection is disabled
  2759                           ;	Data Code Protection bit
  2760                           ;	CPD = OFF, Data memory code protection is disabled
  2761                           ;	Brown Out Reset Selection bits
  2762                           ;	BOREN = OFF, BOR disabled
  2763                           ;	Internal External Switchover bit
  2764                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  2765                           ;	Fail-Safe Clock Monitor Enabled bit
  2766                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  2767                           ;	Low Voltage Programming Enable bit
  2768                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  2769                           ;	In-Circuit Debugger Mode bit
  2770                           ;	DEBUG = 0x1, unprogrammed default
  2771  2007                     	org	8199
  2772  2007  20D4               	dw	8404
  2773                           
  2774                           ;Config register CONFIG2 @ 0x2008
  2775                           ;	Brown-out Reset Selection bit
  2776                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  2777                           ;	Flash Program Memory Self Write Enable bits
  2778                           ;	WRT = OFF, Write protection off
  2779  2008                     	org	8200
  2780  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         10
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      9      11
    BANK0            80     23      31
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    _isr->_Envio
    _Envio->_ASCII

Critical Paths under _main in BANK0

    _Setup->_I2C_Master_Init
    _I2C_Master_Init->___lldiv
    _I2C_RTC_Init->_I2C_Master_Write

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0     523
                                             22 BANK0      1     1      0
                    _I2C_Master_Read
                   _I2C_Master_Start
                    _I2C_Master_Stop
                   _I2C_Master_Write
                       _I2C_RTC_Init
                              _Setup
 ---------------------------------------------------------------------------------
 (1) _Setup                                                0     0      0     434
                    _I2C_Master_Init
                            _initOsc
                           _initUART
 ---------------------------------------------------------------------------------
 (2) _initUART                                             0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _initOsc                                              3     3      0      22
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Init                                      8     4      4     412
                                             14 BANK0      8     4      4
                            ___lldiv
 ---------------------------------------------------------------------------------
 (3) ___lldiv                                             14     6      8     314
                                              0 BANK0     14     6      8
 ---------------------------------------------------------------------------------
 (1) _I2C_RTC_Init                                         2     2      0      22
                                              1 BANK0      2     2      0
                   _I2C_Master_Start
                    _I2C_Master_Stop
                   _I2C_Master_Write
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Write                                     1     1      0      22
                                              0 BANK0      1     1      0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Stop                                      0     0      0       0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Start                                     0     0      0       0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (1) _I2C_Master_Read                                      5     5      0      45
                                              0 BANK0      5     5      0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (3) _I2C_Master_Wait                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (4) _isr                                                  4     4      0      22
                                              5 COMMON     4     4      0
                              _Envio
 ---------------------------------------------------------------------------------
 (5) _Envio                                                2     2      0      22
                                              3 COMMON     2     2      0
                              _ASCII
 ---------------------------------------------------------------------------------
 (6) _ASCII                                                3     3      0      22
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _I2C_Master_Read
     _I2C_Master_Wait
   _I2C_Master_Start
     _I2C_Master_Wait
   _I2C_Master_Stop
     _I2C_Master_Wait
   _I2C_Master_Write
     _I2C_Master_Wait
   _I2C_RTC_Init
     _I2C_Master_Start
       _I2C_Master_Wait
     _I2C_Master_Stop
       _I2C_Master_Wait
     _I2C_Master_Write
       _I2C_Master_Wait
   _Setup
     _I2C_Master_Init
       ___lldiv
     _initOsc
     _initUART

 _isr (ROOT)
   _Envio
     _ASCII

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      9       B       1       78.6%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      2A       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50     17      1F       5       38.8%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      2A      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Feb 28 23:05:11 2021

                        l6 0218                          l7 0270                          l8 021E  
                        l9 0224                         l10 022A                         l11 0230  
                       l12 0236                         l13 023C                         l14 0242  
                       l15 0248                         l16 0271                         l29 03FB  
                       l70 0409                         l73 0415                         l90 03BE  
                       l82 041E                         l67 0354                         l76 0427  
                       l85 0408                         l88 03B7                         l89 03BA  
    __size_of_I2C_RTC_Init 004C                        l208 031A                        l330 0213  
                      l191 038D                        _DAY 003A                        u200 01BE  
                      u201 01BD                        u220 01D2                        u221 01D1  
                      u215 01C3                        u240 01ED                        u241 01EC  
                      u235 01D4                        u180 040F                        u260 020B  
                      u340 0106                        u181 040E                        u261 020A  
                      u245 01E9                        u341 0105                        u190 0415  
                      u270 0332                        u191 0414                        u255 01FD  
                      u280 03B3                        u281 03B2                        u275 032D  
                      u357 0315                        _isr 03BF                        fsr0 0004  
                     l1300 03E8                       l1310 03F9                       l1302 03F0  
                     l1312 03FA                       l1304 03F4                       l1306 03F5  
                     l1260 0409                       l1420 031B                       l1308 03F6  
                     l1262 040F                       l1270 01CE                       l1430 0353  
                     l1422 031F                       l1432 041F                       l1440 03FF  
                     l1280 01FC                       l1272 01D2                       l1264 01AC  
                     l1424 0322                       l1600 0041                       l1450 03A7  
                     l1434 0424                       l1442 0404                       l1282 0205  
                     l1274 01DB                       l1266 01BE                       l1426 0351  
                     l1610 0061                       l1602 0046                       l1452 03AC  
                     l1444 0391                       l1436 0416                       l1276 01ED  
                     l1268 01C1                       l1284 020B                       l1428 0352  
                     l1292 024E                       l1620 0082                       l1612 0067  
                     l1604 004C                       l1454 03B3                       l1446 0396  
                     l1438 041B                       l1278 01FB                       l1550 036A  
                     l1542 0355                       l1630 00A8                       l1622 008D  
                     l1614 0072                       l1606 0057                       l1456 03BB  
                     l1448 039E                       l1288 0217                       l1560 037A  
                     l1552 036B                       l1544 0367                       l1640 00C8  
                     l1632 00AD                       l1624 0092                       l1616 0077  
                     l1608 005C                       l1562 037E                       l1554 036C  
                     l1546 0368                       l1650 00E8                       l1642 00CD  
                     l1634 00B2                       l1626 0097                       l1618 007C  
                     l1564 02CF                       l1732 0256                       l1556 0372  
                     l1548 0369                       l1660 0109                       l1652 00EE  
                     l1644 00D3                       l1636 00B8                       l1628 009D  
                     l1566 030F                       l1558 0377                       l1654 00F9  
                     l1646 00DE                       l1638 00C3                       l1590 0026  
                     l1656 00FE                       l1648 00E3                       l1592 002B  
                     l1658 0106                       l1594 0030                       l1596 0036  
                     l1588 0021                       l1598 003C                       ?_isr 0070  
                     _DATE 0039                       i1l34 02CE                       _HOUR 003B  
                     _TMR0 0001                       _YEAR 0037                       _main 0021  
                     btemp 007E                       start 000E               _I2C_RTC_Init 02CF  
                    ??_isr 0075           ?_I2C_Master_Init 002E           ?_I2C_Master_Read 0070  
         ?_I2C_Master_Wait 0070           ?_I2C_Master_Stop 0070                      ?_main 0070  
                    _ASCII 0272                      _ANSEL 0188            __end_of___lldiv 0214  
                    i1l179 03DF                      i1l196 01AB                      _MONTH 0038  
                    u30_25 0144                      u31_25 0168                      u32_20 03C4  
                    u32_21 03C3                      u33_20 03D3                      u33_21 03D2  
                    _SPBRG 0099                      _PORTA 0005                      _PORTB 0006  
                    _PORTC 0007                      _PORTD 0008                      _PORTE 0009  
                    u29_25 011A                      _TRISA 0085                      _TRISB 0086  
                    _TRISC 0087                      _TRISD 0088                      _TRISE 0089  
                    _TXREG 0019                      _Envio 0110                      _Setup 0355  
          __end_of_initOsc 0272                      pclath 000A                      status 0003  
                    wtemp0 007E            __initialization 0011               __end_of_main 0110  
                   ??_main 0036                     ?_ASCII 0070          ?_I2C_Master_Start 0070  
        ?_I2C_Master_Write 0070                     ?_Envio 0070                     ?_Setup 0070  
       ??_I2C_Master_Start 0020         ??_I2C_Master_Write 0020                initOsc@IRCF 0022  
                   _ANSELH 0189                     _FLAGTX 007A                     i1l1400 0290  
                   i1l1322 0276                     i1l1314 0273                     i1l1340 027C  
                   i1l1316 0274                     i1l1406 0292                     i1l1334 027A  
                   i1l1414 0294                     i1l1510 015F                     i1l1352 0280  
                   i1l1328 0278                     i1l1520 0179                     i1l1512 0163  
                   i1l1370 0286                     i1l1346 027E                     i1l1364 0284  
                   i1l1460 0110                     i1l1382 028A                     i1l1358 0282  
                   i1l1526 0183                     i1l1518 0175                     i1l1470 0127  
                   i1l1462 0111                     i1l1376 0288                     i1l1528 0184  
                   i1l1480 0139                     i1l1472 012B                     i1l1464 0115  
                   i1l1536 0186                     i1l1394 028E                     i1l1388 028C  
                   i1l1580 03CD                     i1l1572 03BF                     i1l1734 018E  
                   i1l1494 0151                     i1l1486 013B                     i1l1478 0135  
                   i1l1582 03D3                     i1l1574 03C4                     i1l1736 029C  
                   i1l1496 0155                     i1l1488 013F                     i1l1584 03DB  
                   i1l1576 03C8                     i1l1586 03DE                     i1l1578 03CC  
                   _SPBRGH 009A                     _WDTCON 0105                     _SSPADD 0093  
                   _SSPCON 0014                     _SSPBUF 0013                  ??___lldiv 0028  
         __end_of_initUART 03FC                  ??_initOsc 0020                     saved_w 007E  
  __end_of__initialization 001D              __end_of_ASCII 02CF              __end_of_Envio 01AC  
           __pcstackCOMMON 0070              __end_of_Setup 038E                    ??_ASCII 0070  
                  ??_Envio 0073                    ??_Setup 0036                 __pbssBANK0 0037  
               __pmaintext 0021                 __pintentry 0004                    _FLAGI2C 0079  
                  _MINUTES 003C                    _SECONDS 003D                    _SSPCON2 0091  
                  _SSPSTAT 0094                  ?_initUART 0070                    ___lldiv 01AC  
               ASCII@valor 0072                    __ptext1 0355                    __ptext2 03E8  
                  __ptext3 0214                    __ptext4 031B                    __ptext5 01AC  
                  __ptext6 02CF                    __ptext7 03FC                    __ptext8 0416  
                  __ptext9 041F                    _initOsc 0214               __size_of_isr 0029  
 __size_of_I2C_Master_Init 003A   __size_of_I2C_Master_Read 0031   __size_of_I2C_Master_Wait 000D  
 __size_of_I2C_Master_Stop 0009       end_of_initialization 001D                 ??_initUART 0020  
__size_of_I2C_Master_Start 0009  __size_of_I2C_Master_Write 000D            ___lldiv@divisor 0020  
          ___lldiv@counter 002D                  _RCSTAbits 0018           I2C_Master_Init@c 002E  
         I2C_Master_Read@a 0024                  _TRISCbits 0087                  _TXSTAbits 0098  
              _BAUDCTLbits 0187        start_initialization 0011                __end_of_isr 03E8  
        ??_I2C_Master_Init 0032          ??_I2C_Master_Read 0020          ??_I2C_Master_Wait 0020  
        ??_I2C_Master_Stop 0020              ?_I2C_RTC_Init 0070                __pbssCOMMON 0079  
                ___latbits 0002              __pcstackBANK0 0020          __size_of_initUART 0014  
         _I2C_Master_Start 041F           _I2C_Master_Write 03FC             ??_I2C_RTC_Init 0021  
                 ?___lldiv 0020             __size_of_ASCII 005D                   ?_initOsc 0070  
           __size_of_Envio 009C             __size_of_Setup 0039                   _CONTADOR 003E  
        interrupt_function 0004                   _PIE1bits 008C                   _PIR1bits 000C  
      I2C_Master_Read@temp 0022           __size_of___lldiv 0068            _I2C_Master_Init 031B  
          _I2C_Master_Read 038E            _I2C_Master_Wait 0409            _I2C_Master_Stop 0416  
         __size_of_initOsc 005E       __end_of_I2C_RTC_Init 031B                   __ptext10 038E  
                 __ptext11 0409                   __ptext12 03BF                   __ptext13 0110  
                 __ptext14 0272                   _initUART 03E8              __size_of_main 00EF  
 __end_of_I2C_Master_Start 0428   __end_of_I2C_Master_Write 0409                 _INTCONbits 000B  
                 intlevel1 0000           ___lldiv@dividend 0024                 _OSCCONbits 008F  
  __end_of_I2C_Master_Init 0355    __end_of_I2C_Master_Read 03BF    __end_of_I2C_Master_Wait 0416  
  __end_of_I2C_Master_Stop 041F                 _OPTION_REG 0081           ___lldiv@quotient 0029  
        I2C_Master_Write@d 0020                _SSPCON2bits 0091  
