Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Feb  5 12:52:54 2019
| Host         : W0DA01E54C1964C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopComponent_timing_summary_routed.rpt -pb TopComponent_timing_summary_routed.pb -rpx TopComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : TopComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: inFast (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compClock2Hz/clockOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.227        0.000                      0                  202        0.198        0.000                      0                  202        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
C100Mhz_pin                     {0.000 5.000}      10.000          100.000         
compClockManager/inst/in100mhz  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager         {0.000 5.000}      10.000          100.000         
  out100mhz_ClockManager        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                           3.610        0.000                      0                   55        0.245        0.000                      0                   55        4.500        0.000                       0                    30  
compClockManager/inst/in100mhz                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                           7.845        0.000                       0                     3  
  out100mhz_ClockManager              5.800        0.000                      0                   74        0.198        0.000                      0                   74        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       C100Mhz_pin             out100mhz_ClockManager        2.227        0.000                      0                   73        1.387        0.000                      0                   73  
**async_default**       out100mhz_ClockManager  out100mhz_ClockManager        6.126        0.000                      0                   73        0.789        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.438ns (42.103%)  route 3.353ns (57.897%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.716    10.870    compDebouncer/p_0_in
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    compDebouncer/inClock
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    compDebouncer/highCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.438ns (42.103%)  route 3.353ns (57.897%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.716    10.870    compDebouncer/p_0_in
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.438    14.779    compDebouncer/inClock
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[8]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y27         FDRE (Setup_fdre_C_R)       -0.524    14.480    compDebouncer/highCount_reg[8]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.438ns (42.205%)  route 3.339ns (57.795%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.702    10.856    compDebouncer/p_0_in
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.778    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    compDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.438ns (42.205%)  route 3.339ns (57.795%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.702    10.856    compDebouncer/p_0_in
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.778    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    compDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.438ns (42.205%)  route 3.339ns (57.795%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.702    10.856    compDebouncer/p_0_in
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.778    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X54Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    compDebouncer/highCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.438ns (42.121%)  route 3.350ns (57.879%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.713    10.867    compDebouncer/p_0_in
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    compDebouncer/inClock
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[11]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_R)       -0.524    14.496    compDebouncer/highCount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.438ns (42.121%)  route 3.350ns (57.879%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.713    10.867    compDebouncer/p_0_in
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    compDebouncer/inClock
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[12]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_R)       -0.524    14.496    compDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.629ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.438ns (42.121%)  route 3.350ns (57.879%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.713    10.867    compDebouncer/p_0_in
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    compDebouncer/inClock
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[15]/C
                         clock pessimism              0.273    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y28         FDRE (Setup_fdre_C_R)       -0.524    14.496    compDebouncer/highCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  3.629    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.438ns (42.397%)  route 3.312ns (57.603%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.676    10.830    compDebouncer/p_0_in
    SLICE_X54Y30         FDRE                                         r  compDebouncer/highCount_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    compDebouncer/inClock
    SLICE_X54Y30         FDRE                                         r  compDebouncer/highCount_reg[19]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.483    compDebouncer/highCount_reg[19]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.438ns (42.397%)  route 3.312ns (57.603%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.778     6.335    compDebouncer/highCount[0]
    SLICE_X55Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.086 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.086    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.200 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.314    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.428    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.741 r  compDebouncer/highCount0_inferred__0/i__carry__3/O[3]
                         net (fo=2, routed)           0.615     8.356    compDebouncer/highCount0[20]
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  compDebouncer/highCount[26]_i_6/O
                         net (fo=2, routed)           0.819     9.481    compDebouncer/highCount[26]_i_6_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.124     9.605 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.425    10.030    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.154 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.676    10.830    compDebouncer/p_0_in
    SLICE_X54Y30         FDRE                                         r  compDebouncer/highCount_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.441    14.782    compDebouncer/inClock
    SLICE_X54Y30         FDRE                                         r  compDebouncer/highCount_reg[26]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y30         FDRE (Setup_fdre_C_R)       -0.524    14.483    compDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  3.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.159%)  route 0.192ns (50.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.439    compDebouncer/inClock
    SLICE_X55Y28         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  compDebouncer/lastState_reg/Q
                         net (fo=40, routed)          0.192     1.772    compDebouncer/lastState
    SLICE_X54Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  compDebouncer/highCount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.817    compDebouncer/highCount[7]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.824     1.951    compDebouncer/inClock
    SLICE_X54Y27         FDRE                                         r  compDebouncer/highCount_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.120     1.572    compDebouncer/highCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.554     1.437    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  compDebouncer/highCount_reg[3]/Q
                         net (fo=3, routed)           0.174     1.775    compDebouncer/highCount[3]
    SLICE_X54Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  compDebouncer/highCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    compDebouncer/highCount[3]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     1.949    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.120     1.557    compDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.444    compDebouncer/inClock
    SLICE_X56Y31         FDRE                                         r  compDebouncer/highCount_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  compDebouncer/highCount_reg[21]/Q
                         net (fo=2, routed)           0.175     1.783    compDebouncer/highCount[21]
    SLICE_X56Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.828 r  compDebouncer/highCount[21]_i_1/O
                         net (fo=3, routed)           0.000     1.828    compDebouncer/highCount[21]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  compDebouncer/highCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.955    compDebouncer/inClock
    SLICE_X56Y31         FDRE                                         r  compDebouncer/highCount_reg[21]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.120     1.564    compDebouncer/highCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  compDebouncer/highCount_reg[16]/Q
                         net (fo=3, routed)           0.175     1.781    compDebouncer/highCount[16]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.826 r  compDebouncer/highCount[16]_i_1/O
                         net (fo=1, routed)           0.000     1.826    compDebouncer/highCount[16]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.826     1.953    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[16]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.120     1.562    compDebouncer/highCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.441    compDebouncer/inClock
    SLICE_X57Y28         FDRE                                         r  compDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  compDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.179     1.762    compDebouncer/highCount[1]
    SLICE_X57Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  compDebouncer/highCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    compDebouncer/highCount[1]_i_1_n_0
    SLICE_X57Y28         FDRE                                         r  compDebouncer/highCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     1.952    compDebouncer/inClock
    SLICE_X57Y28         FDRE                                         r  compDebouncer/highCount_reg[1]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.091     1.532    compDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.560     1.443    compDebouncer/inClock
    SLICE_X56Y30         FDRE                                         r  compDebouncer/highCount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  compDebouncer/highCount_reg[20]/Q
                         net (fo=3, routed)           0.187     1.795    compDebouncer/highCount[20]
    SLICE_X56Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  compDebouncer/highCount[20]_i_1/O
                         net (fo=1, routed)           0.000     1.840    compDebouncer/highCount[20]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  compDebouncer/highCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.827     1.954    compDebouncer/inClock
    SLICE_X56Y30         FDRE                                         r  compDebouncer/highCount_reg[20]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.120     1.563    compDebouncer/highCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X54Y31         FDRE                                         r  compDebouncer/highCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  compDebouncer/highCount_reg[17]/Q
                         net (fo=3, routed)           0.187     1.794    compDebouncer/highCount[17]
    SLICE_X54Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  compDebouncer/highCount[17]_i_1/O
                         net (fo=1, routed)           0.000     1.839    compDebouncer/highCount[17]_i_1_n_0
    SLICE_X54Y31         FDRE                                         r  compDebouncer/highCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.828     1.955    compDebouncer/inClock
    SLICE_X54Y31         FDRE                                         r  compDebouncer/highCount_reg[17]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.120     1.562    compDebouncer/highCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.558     1.441    compDebouncer/inClock
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  compDebouncer/highCount_reg[15]/Q
                         net (fo=4, routed)           0.200     1.805    compDebouncer/highCount[15]
    SLICE_X56Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.850 r  compDebouncer/highCount[15]_i_1/O
                         net (fo=1, routed)           0.000     1.850    compDebouncer/highCount[15]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.825     1.952    compDebouncer/inClock
    SLICE_X56Y28         FDRE                                         r  compDebouncer/highCount_reg[15]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.120     1.561    compDebouncer/highCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.507%)  route 0.242ns (56.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.439    compDebouncer/inClock
    SLICE_X55Y28         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  compDebouncer/lastState_reg/Q
                         net (fo=40, routed)          0.242     1.822    compDebouncer/lastState
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.867 r  compDebouncer/highCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    compDebouncer/highCount[4]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     1.949    compDebouncer/inClock
    SLICE_X54Y26         FDRE                                         r  compDebouncer/highCount_reg[4]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    compDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.140%)  route 0.233ns (52.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  compDebouncer/highCount_reg[13]/Q
                         net (fo=3, routed)           0.233     1.839    compDebouncer/highCount[13]
    SLICE_X56Y29         LUT4 (Prop_lut4_I0_O)        0.044     1.883 r  compDebouncer/highCount[13]_i_1/O
                         net (fo=1, routed)           0.000     1.883    compDebouncer/highCount[13]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.826     1.953    compDebouncer/inClock
    SLICE_X56Y29         FDRE                                         r  compDebouncer/highCount_reg[13]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.133     1.575    compDebouncer/highCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  inClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y29   compDebouncer/Output_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y29   compDebouncer/highCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y26   compDebouncer/highCount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y27   compDebouncer/highCount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   compDebouncer/highCount_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   compDebouncer/highCount_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   compDebouncer/highCount_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   compDebouncer/lastState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   compDebouncer/highCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y31   compDebouncer/highCount_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   compDebouncer/highCount_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   compDebouncer/highCount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   compDebouncer/highCount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   compDebouncer/highCount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   compDebouncer/highCount_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   compDebouncer/highCount_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   compDebouncer/lastState_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   compDebouncer/highCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y31   compDebouncer/highCount_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   compDebouncer/Output_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   compDebouncer/highCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y27   compDebouncer/highCount_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   compDebouncer/highCount_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   compDebouncer/highCount_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   compDebouncer/highCount_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   compDebouncer/lastState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   compDebouncer/highCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   compDebouncer/highCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   compDebouncer/highCount_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  compClockManager/inst/in100mhz
  To Clock:  compClockManager/inst/in100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         compClockManager/inst/in100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/in100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.828ns (20.122%)  route 3.287ns (79.878%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     2.080 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           1.022     3.102    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.226 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.811     4.037    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.161 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.454     5.615    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.739 r  compClock1Hz/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.739    compClock1Hz/counter[3]_i_1__1_n_0
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    11.502    compClock1Hz/out100mhz
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.080    11.582    
                         clock uncertainty           -0.074    11.508    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    11.539    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.135%)  route 3.284ns (79.865%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     2.080 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           1.022     3.102    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.226 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.811     4.037    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.161 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.452     5.613    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  compClock1Hz/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.737    compClock1Hz/counter[2]_i_1__1_n_0
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    11.502    compClock1Hz/out100mhz
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.080    11.582    
                         clock uncertainty           -0.074    11.508    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    11.537    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.061ns (26.300%)  route 2.973ns (73.700%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.619     1.619    compClock2Hz/out100mhz
    SLICE_X59Y26         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.893    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.154     3.047 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.722    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.327     4.049 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.481     5.530    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.654 r  compClock2Hz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.654    compClock2Hz/counter[1]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[1]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.029    11.541    compClock2Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.061ns (26.306%)  route 2.972ns (73.694%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.619     1.619    compClock2Hz/out100mhz
    SLICE_X59Y26         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.893    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.154     3.047 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.722    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.327     4.049 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.480     5.529    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.653 r  compClock2Hz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.653    compClock2Hz/counter[2]_i_1_n_0
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[2]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.031    11.543    compClock2Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.061ns (26.048%)  route 3.012ns (73.952%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.619     1.619    compClock2Hz/out100mhz
    SLICE_X59Y26         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.893    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.154     3.047 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.722    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.327     4.049 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.520     5.569    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.693 r  compClock2Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.693    compClock2Hz/counter[0]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[0]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.077    11.589    compClock2Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.091ns (27.577%)  route 2.865ns (72.423%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 11.507 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     2.080 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           1.022     3.102    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X60Y29         LUT4 (Prop_lut4_I2_O)        0.156     3.258 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.671     3.929    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.355     4.284 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.173     5.457    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.581 r  compClock1Hz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     5.581    compClock1Hz/counter[24]_i_1__0_n_0
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.507    11.507    compClock1Hz/out100mhz
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.094    11.601    
                         clock uncertainty           -0.074    11.527    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.079    11.606    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 1.061ns (27.246%)  route 2.833ns (72.754%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.619     1.619    compClock2Hz/out100mhz
    SLICE_X59Y26         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.893    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.154     3.047 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.722    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.327     4.049 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.341     5.390    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.514 r  compClock2Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     5.514    compClock2Hz/counter[10]_i_1_n_0
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[10]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X59Y22         FDCE (Setup_fdce_C_D)        0.029    11.539    compClock2Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.970%)  route 3.121ns (79.030%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     2.080 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           1.022     3.102    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.226 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.811     4.037    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.161 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.288     5.449    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.573 r  compClock1Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     5.573    compClock1Hz/counter[7]_i_1__1_n_0
    SLICE_X60Y25         FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.501    11.501    compClock1Hz/out100mhz
    SLICE_X60Y25         FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.094    11.595    
                         clock uncertainty           -0.074    11.521    
    SLICE_X60Y25         FDCE (Setup_fdce_C_D)        0.079    11.600    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -5.573    
  -------------------------------------------------------------------
                         slack                                  6.027    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.828ns (21.333%)  route 3.053ns (78.667%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.456     2.080 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           1.022     3.102    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X60Y29         LUT3 (Prop_lut3_I0_O)        0.124     3.226 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.811     4.037    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124     4.161 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.221     5.382    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.506 r  compClock1Hz/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.506    compClock1Hz/counter[8]_i_1__1_n_0
    SLICE_X62Y25         FDCE                                         r  compClock1Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.502    11.502    compClock1Hz/out100mhz
    SLICE_X62Y25         FDCE                                         r  compClock1Hz/counter_reg[8]/C
                         clock pessimism              0.080    11.582    
                         clock uncertainty           -0.074    11.508    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.029    11.537    compClock1Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 1.061ns (26.989%)  route 2.870ns (73.011%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.619     1.619    compClock2Hz/out100mhz
    SLICE_X59Y26         FDCE                                         r  compClock2Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.456     2.075 f  compClock2Hz/counter_reg[21]/Q
                         net (fo=3, routed)           0.818     2.893    compClock2Hz/counter_reg_n_0_[21]
    SLICE_X59Y25         LUT3 (Prop_lut3_I1_O)        0.154     3.047 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.674     3.722    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.327     4.049 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.378     5.427    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.551 r  compClock2Hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.551    compClock2Hz/counter[3]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[3]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.081    11.593    compClock2Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  6.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 compChangeReset/lastState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compChangeReset/outResetPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/lastState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  compChangeReset/lastState_reg[0]/Q
                         net (fo=1, routed)           0.062     0.774    compChangeReset/lastState_reg_n_0_[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.099     0.873 r  compChangeReset/outResetPulse_i_1/O
                         net (fo=1, routed)           0.000     0.873    compChangeReset/outResetPulse_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.854     0.854    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
                         clock pessimism             -0.269     0.585    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.091     0.676    compChangeReset/outResetPulse_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.397%)  route 0.156ns (45.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compClock1Hz/out100mhz
    SLICE_X59Y29         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.156     0.882    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.927 r  compClock1Hz/counter[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.927    compClock1Hz/counter[20]_i_1__0_n_0
    SLICE_X60Y28         FDCE                                         r  compClock1Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.852     0.852    compClock1Hz/out100mhz
    SLICE_X60Y28         FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism             -0.254     0.598    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.120     0.718    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.113%)  route 0.164ns (46.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.582     0.582    compClock250Hz/out100mhz
    SLICE_X65Y24         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.164     0.887    compClock250Hz/counter[15]
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.932 r  compClock250Hz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.932    compClock250Hz/counter[11]_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     0.688    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.962%)  route 0.165ns (47.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.582     0.582    compClock250Hz/out100mhz
    SLICE_X65Y24         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.165     0.888    compClock250Hz/counter[15]
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.933 r  compClock250Hz/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.933    compClock250Hz/counter[10]_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.091     0.687    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compClock250Hz/out100mhz
    SLICE_X63Y21         FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.726 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.894    compClock250Hz/counter[0]
    SLICE_X63Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.939 r  compClock250Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    compClock250Hz/counter[0]_i_1__0_n_0
    SLICE_X63Y21         FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.854     0.854    compClock250Hz/out100mhz
    SLICE_X63Y21         FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     0.676    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.584     0.584    compClock2Hz/out100mhz
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.164     0.748 f  compClock2Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     0.923    compClock2Hz/counter_reg_n_0_[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.968 r  compClock2Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.968    compClock2Hz/counter[0]_i_1_n_0
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.852     0.852    compClock2Hz/out100mhz
    SLICE_X60Y21         FDCE                                         r  compClock2Hz/counter_reg[0]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.120     0.704    compClock2Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 compClock2Hz/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.584     0.584    compClock2Hz/out100mhz
    SLICE_X59Y27         FDCE                                         r  compClock2Hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  compClock2Hz/counter_reg[25]/Q
                         net (fo=29, routed)          0.191     0.916    compClock2Hz/counter_reg_n_0_[25]
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.961 r  compClock2Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.961    compClock2Hz/counter[25]_i_1_n_0
    SLICE_X59Y27         FDCE                                         r  compClock2Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock2Hz/out100mhz
    SLICE_X59Y27         FDCE                                         r  compClock2Hz/counter_reg[25]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X59Y27         FDCE (Hold_fdce_C_D)         0.091     0.675    compClock2Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.544%)  route 0.251ns (57.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.582     0.582    compClock250Hz/out100mhz
    SLICE_X65Y24         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.251     0.974    compClock250Hz/counter[15]
    SLICE_X65Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.019 r  compClock250Hz/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.019    compClock250Hz/counter[9]_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock250Hz/out100mhz
    SLICE_X65Y23         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     0.688    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.582     0.582    compClock1Hz/out100mhz
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.242     0.965    compClock1Hz/counter_reg_n_0_[0]
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.010 r  compClock1Hz/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.010    compClock1Hz/counter[0]_i_1__1_n_0
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.850     0.850    compClock1Hz/out100mhz
    SLICE_X62Y24         FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.092     0.674    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100mhz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.243%)  route 0.265ns (58.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.582     0.582    compClock250Hz/out100mhz
    SLICE_X65Y24         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     0.723 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.265     0.988    compClock250Hz/counter[15]
    SLICE_X65Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.033 r  compClock250Hz/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.033    compClock250Hz/counter[6]_i_1__0_n_0
    SLICE_X65Y22         FDCE                                         r  compClock250Hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock250Hz/out100mhz
    SLICE_X65Y22         FDCE                                         r  compClock250Hz/counter_reg[6]/C
                         clock pessimism             -0.255     0.598    
    SLICE_X65Y22         FDCE (Hold_fdce_C_D)         0.092     0.690    compClock250Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100mhz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y28     compChangeReset/lastState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y28     compChangeReset/lastState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y28     compChangeReset/lastState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y28     compChangeReset/outResetPulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27     compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y24     compClock1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y26     compClock1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X60Y26     compClock1Hz/counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/lastState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/outResetPulse_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y28     compChangeReset/outResetPulse_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y27     compClock1Hz/clockOut_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y24     compClock1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29     compClock1Hz/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29     compClock1Hz/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y29     compClock1Hz/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y29     compClock1Hz/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y29     compClock1Hz/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y29     compClock1Hz/counter_reg[26]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y24     compClock1Hz/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25     compClock1Hz/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25     compClock1Hz/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y25     compClock1Hz/counter_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C100Mhz_pin
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.580ns (16.012%)  route 3.042ns (83.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.974     8.702    compClock2Hz/reset
    SLICE_X59Y21         FDCE                                         f  compClock2Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[1]/C
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.173    11.333    
    SLICE_X59Y21         FDCE (Recov_fdce_C_CLR)     -0.405    10.928    compClock2Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.580ns (16.012%)  route 3.042ns (83.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.974     8.702    compClock2Hz/reset
    SLICE_X59Y21         FDCE                                         f  compClock2Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[2]/C
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.173    11.333    
    SLICE_X59Y21         FDCE (Recov_fdce_C_CLR)     -0.405    10.928    compClock2Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.580ns (15.981%)  route 3.049ns (84.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     8.709    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[5]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.012    compClock2Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.580ns (15.981%)  route 3.049ns (84.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     8.709    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[6]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.012    compClock2Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.580ns (15.981%)  route 3.049ns (84.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     8.709    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[7]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.012    compClock2Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.580ns (15.981%)  route 3.049ns (84.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     8.709    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[8]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.012    compClock2Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[10]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.580ns (16.429%)  route 2.950ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     8.610    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[10]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    10.926    compClock2Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[11]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.580ns (16.429%)  route 2.950ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     8.610    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[11]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    10.926    compClock2Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.580ns (16.429%)  route 2.950ns (83.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     8.610    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[9]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.173    11.331    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    10.926    compClock2Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         10.926    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[12]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.580ns (16.660%)  route 2.901ns (83.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.558     5.079    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           1.069     6.604    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.728 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.832     8.561    compClock2Hz/reset
    SLICE_X59Y23         FDCE                                         f  compClock2Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    11.503    compClock2Hz/out100mhz
    SLICE_X59Y23         FDCE                                         r  compClock2Hz/counter_reg[12]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.173    11.330    
    SLICE_X59Y23         FDCE (Recov_fdce_C_CLR)     -0.405    10.925    compClock2Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  2.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.174%)  route 0.692ns (78.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.267     2.321    compClock1Hz/reset
    SLICE_X62Y27         FDCE                                         f  compClock1Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X62Y27         FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X62Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.934    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.604%)  route 0.717ns (79.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.291     2.345    compClock1Hz/reset
    SLICE_X60Y28         FDCE                                         f  compClock1Hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.852     0.852    compClock1Hz/out100mhz
    SLICE_X60Y28         FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.173     1.025    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.958    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.283%)  route 0.779ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     2.407    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[13]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.957    compClock1Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.283%)  route 0.779ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     2.407    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[14]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.957    compClock1Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.283%)  route 0.779ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     2.407    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[15]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.957    compClock1Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.283%)  route 0.779ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     2.407    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[16]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.957    compClock1Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.486%)  route 0.769ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.343     2.397    compClock1Hz/reset
    SLICE_X62Y26         FDCE                                         f  compClock1Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X62Y26         FDCE                                         r  compClock1Hz/counter_reg[10]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.486%)  route 0.769ns (80.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.343     2.397    compClock1Hz/reset
    SLICE_X62Y26         FDCE                                         f  compClock1Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X62Y26         FDCE                                         r  compClock1Hz/counter_reg[12]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.173     1.024    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.932    compClock1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.153%)  route 0.839ns (81.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.413     2.467    compClock1Hz/reset
    SLICE_X60Y29         FDCE                                         f  compClock1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[22]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.153%)  route 0.839ns (81.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.559     1.442    compDebouncer/inClock
    SLICE_X57Y29         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  compDebouncer/Output_reg/Q
                         net (fo=1, routed)           0.426     2.009    compChangeReset/Output
    SLICE_X62Y28         LUT2 (Prop_lut2_I1_O)        0.045     2.054 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.413     2.467    compClock1Hz/reset
    SLICE_X60Y29         FDCE                                         f  compClock1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[22]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.173     1.026    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.959    compClock1Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.508    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  out100mhz_ClockManager
  To Clock:  out100mhz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        6.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.974     4.981    compClock2Hz/reset
    SLICE_X59Y21         FDCE                                         f  compClock2Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[1]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X59Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.107    compClock2Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.126ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.580ns (17.281%)  route 2.776ns (82.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.974     4.981    compClock2Hz/reset
    SLICE_X59Y21         FDCE                                         f  compClock2Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.506    11.506    compClock2Hz/out100mhz
    SLICE_X59Y21         FDCE                                         r  compClock2Hz/counter_reg[2]/C
                         clock pessimism              0.080    11.586    
                         clock uncertainty           -0.074    11.512    
    SLICE_X59Y21         FDCE (Recov_fdce_C_CLR)     -0.405    11.107    compClock2Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  6.126    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.580ns (17.245%)  route 2.783ns (82.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     4.988    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[5]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.191    compClock2Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.580ns (17.245%)  route 2.783ns (82.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     4.988    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[6]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.191    compClock2Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.580ns (17.245%)  route 2.783ns (82.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     4.988    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[7]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.191    compClock2Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.580ns (17.245%)  route 2.783ns (82.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.981     4.988    compClock2Hz/reset
    SLICE_X60Y22         FDCE                                         f  compClock2Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X60Y22         FDCE                                         r  compClock2Hz/counter_reg[8]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X60Y22         FDCE (Recov_fdce_C_CLR)     -0.319    11.191    compClock2Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[10]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.769%)  route 2.684ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     4.889    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[10]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    11.105    compClock2Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[11]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.769%)  route 2.684ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     4.889    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[11]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    11.105    compClock2Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.580ns (17.769%)  route 2.684ns (82.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.881     4.889    compClock2Hz/reset
    SLICE_X59Y22         FDCE                                         f  compClock2Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.504    11.504    compClock2Hz/out100mhz
    SLICE_X59Y22         FDCE                                         r  compClock2Hz/counter_reg[9]/C
                         clock pessimism              0.080    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X59Y22         FDCE (Recov_fdce_C_CLR)     -0.405    11.105    compClock2Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.105    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[12]/CLR
                            (recovery check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100mhz_ClockManager rise@10.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.580ns (18.039%)  route 2.635ns (81.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.624     1.624    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     2.080 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.803     2.883    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.124     3.007 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         1.832     4.840    compClock2Hz/reset
    SLICE_X59Y23         FDCE                                         f  compClock2Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          1.503    11.503    compClock2Hz/out100mhz
    SLICE_X59Y23         FDCE                                         r  compClock2Hz/counter_reg[12]/C
                         clock pessimism              0.080    11.583    
                         clock uncertainty           -0.074    11.509    
    SLICE_X59Y23         FDCE (Recov_fdce_C_CLR)     -0.405    11.104    compClock2Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.104    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[20]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.648%)  route 0.569ns (75.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.291     1.339    compClock1Hz/reset
    SLICE_X60Y28         FDCE                                         f  compClock1Hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.852     0.852    compClock1Hz/out100mhz
    SLICE_X60Y28         FDCE                                         r  compClock1Hz/counter_reg[20]/C
                         clock pessimism             -0.234     0.618    
    SLICE_X60Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.551    compClock1Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.468%)  route 0.544ns (74.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.267     1.315    compClock1Hz/reset
    SLICE_X62Y27         FDCE                                         f  compClock1Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X62Y27         FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism             -0.255     0.598    
    SLICE_X62Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.506    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[13]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.781%)  route 0.630ns (77.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     1.401    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[13]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    compClock1Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[14]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.781%)  route 0.630ns (77.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     1.401    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[14]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    compClock1Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.781%)  route 0.630ns (77.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     1.401    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[15]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    compClock1Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.781%)  route 0.630ns (77.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.353     1.401    compClock1Hz/reset
    SLICE_X60Y27         FDCE                                         f  compClock1Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X60Y27         FDCE                                         r  compClock1Hz/counter_reg[16]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X60Y27         FDCE (Remov_fdce_C_CLR)     -0.067     0.550    compClock1Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.064%)  route 0.620ns (76.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.343     1.391    compClock1Hz/reset
    SLICE_X62Y26         FDCE                                         f  compClock1Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X62Y26         FDCE                                         r  compClock1Hz/counter_reg[10]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    compClock1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.064%)  route 0.620ns (76.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.343     1.391    compClock1Hz/reset
    SLICE_X62Y26         FDCE                                         f  compClock1Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.851     0.851    compClock1Hz/out100mhz
    SLICE_X62Y26         FDCE                                         r  compClock1Hz/counter_reg[12]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X62Y26         FDCE (Remov_fdce_C_CLR)     -0.092     0.504    compClock1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.220%)  route 0.691ns (78.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.413     1.461    compClock1Hz/reset
    SLICE_X60Y29         FDCE                                         f  compClock1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.552    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 compChangeReset/outResetPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[22]/CLR
                            (removal check against rising-edge clock out100mhz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100mhz_ClockManager rise@0.000ns - out100mhz_ClockManager rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.186ns (21.220%)  route 0.691ns (78.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.585     0.585    compChangeReset/CLK
    SLICE_X62Y28         FDRE                                         r  compChangeReset/outResetPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     0.726 f  compChangeReset/outResetPulse_reg/Q
                         net (fo=1, routed)           0.278     1.003    compChangeReset/outResetPulse
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.048 f  compChangeReset/signalCounter[2]_i_3/O
                         net (fo=100, routed)         0.413     1.461    compClock1Hz/reset
    SLICE_X60Y29         FDCE                                         f  compClock1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100mhz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100mhz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=77, routed)          0.853     0.853    compClock1Hz/out100mhz
    SLICE_X60Y29         FDCE                                         r  compClock1Hz/counter_reg[22]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X60Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.552    compClock1Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.910    





