<!DOCTYPE HTML>
<html lang="zh-CN">


<head>
    <meta charset="utf-8">
    <meta name="keywords" content="IC FPGA, JackHCC">
    <meta name="description" content="数字集成电路设计笔记">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=no">
    <meta name="renderer" content="webkit|ie-stand|ie-comp">
    <meta name="mobile-web-app-capable" content="yes">
    <meta name="format-detection" content="telephone=no">
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <title>IC FPGA | JackHCC</title>
    <link rel="icon" type="image/png" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/favicon.png">

    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/awesome/css/all.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/materialize/materialize.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/aos/aos.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/animate/animate.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/lightGallery/css/lightgallery.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/matery.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/my.css">
    
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/jquery/jquery.min.js"></script>
    
<meta name="generator" content="Hexo 4.2.0"><link rel="alternate" href="/atom.xml" title="JackHCC" type="application/atom+xml">
<link rel="stylesheet" href="/css/prism-hopscotch.css" type="text/css">
<link rel="stylesheet" href="/css/prism-line-numbers.css" type="text/css"></head>


<body>
    <header class="navbar-fixed">
    <nav id="headNav" class="bg-color nav-transparent">
        <div id="navContainer" class="nav-wrapper head-container">
            <div class="brand-logo">
                <a href="/" class="waves-effect waves-light">
                    
                    <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/me.jpg" class="logo-img" alt="LOGO">
                    
                    <span class="logo-span">JackHCC</span>
                </a>
            </div>
            

<a href="#" data-target="mobile-nav" class="sidenav-trigger button-collapse"><i class="fas fa-bars"></i></a>
<ul class="right nav-menu">
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/" class="waves-effect waves-light">
      
      <i class="fas fa-home" style="zoom: 0.6;"></i>
      
      <span>首页</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/tags" class="waves-effect waves-light">
      
      <i class="fas fa-tags" style="zoom: 0.6;"></i>
      
      <span>标签</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/categories" class="waves-effect waves-light">
      
      <i class="fas fa-bookmark" style="zoom: 0.6;"></i>
      
      <span>分类</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/archives" class="waves-effect waves-light">
      
      <i class="fas fa-archive" style="zoom: 0.6;"></i>
      
      <span>归档</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="" class="waves-effect waves-light">

      
      <i class="fas fa-list" style="zoom: 0.6;"></i>
      
      <span>Tools</span>
      <i class="fas fa-chevron-down" aria-hidden="true" style="zoom: 0.6;"></i>
    </a>
    <ul class="sub-nav menus_item_child ">
      
      <li>
        <a href="https://creativecc.cn/" target="_blank" rel="noopener">
          
          <i class="fas fa-book" style="margin-top: -20px; zoom: 0.6;"></i>
          
          <span>Creative工具导航</span>
        </a>
      </li>
      
      <li>
        <a href="https://blog.creativecc.cn/Arxiv-NLP-Reporter/" target="_blank" rel="noopener">
          
          <i class="fas fa-film" style="margin-top: -20px; zoom: 0.6;"></i>
          
          <span>NLP每日论文</span>
        </a>
      </li>
      
      <li>
        <a href="http://chat.creativecc.cn/" target="_blank" rel="noopener">
          
          <i class="fas fa-music" style="margin-top: -20px; zoom: 0.6;"></i>
          
          <span>RocketChat聊天室</span>
        </a>
      </li>
      
      <li>
        <a href="/contact">
          
          <i class="fas fa-comments" style="margin-top: -20px; zoom: 0.6;"></i>
          
          <span>Contact留言板</span>
        </a>
      </li>
      
    </ul>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/friends" class="waves-effect waves-light">
      
      <i class="fas fa-address-book" style="zoom: 0.6;"></i>
      
      <span>友情链接</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/about" class="waves-effect waves-light">
      
      <i class="fas fa-user-circle" style="zoom: 0.6;"></i>
      
      <span>关于</span>
    </a>
    
  </li>
  
  <li>
    <a href="#searchModal" class="modal-trigger waves-effect waves-light">
      <i id="searchIcon" class="fas fa-search" title="搜索" style="zoom: 0.85;"></i>
    </a>
  </li>
</ul>

<div id="mobile-nav" class="side-nav sidenav">

    <div class="mobile-head bg-color">
        
        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/me.jpg" class="logo-img circle responsive-img">
        
        <div class="logo-name">JackHCC</div>
        <div class="logo-desc">
            
            Make the world betterrrr!!!
            
        </div>
    </div>

    

    <ul class="menu-list mobile-menu-list">
        
        <li class="m-nav-item">
	  
		<a href="/" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-home"></i>
			
			首页
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/tags" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-tags"></i>
			
			标签
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/categories" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-bookmark"></i>
			
			分类
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/archives" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-archive"></i>
			
			归档
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="javascript:;">
			
				<i class="fa-fw fas fa-list"></i>
			
			Tools
			<span class="m-icon"><i class="fas fa-chevron-right"></i></span>
		</a>
            <ul  style="background:  ;" >
              
                <li>   
				
                  <a href="https://creativecc.cn/ " target="_blank" rel="noopener" style="margin-left:75px";>
				  
				   <i class="fa fas fa-book" style="position: absolute;left:50px" ></i>
			      
		          <span>Creative工具导航</span>
                  </a>
                </li>
              
                <li>   
				
                  <a href="https://blog.creativecc.cn/Arxiv-NLP-Reporter/ " target="_blank" rel="noopener" style="margin-left:75px";>
				  
				   <i class="fa fas fa-film" style="position: absolute;left:50px" ></i>
			      
		          <span>NLP每日论文</span>
                  </a>
                </li>
              
                <li>   
				
                  <a href="http://chat.creativecc.cn/ " target="_blank" rel="noopener" style="margin-left:75px";>
				  
				   <i class="fa fas fa-music" style="position: absolute;left:50px" ></i>
			      
		          <span>RocketChat聊天室</span>
                  </a>
                </li>
              
                <li>   
				
                  <a href="/contact " style="margin-left:75px";>
				  
				   <i class="fa fas fa-comments" style="position: absolute;left:50px" ></i>
			      
		          <span>Contact留言板</span>
                  </a>
                </li>
               
            </ul>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/friends" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-address-book"></i>
			
			友情链接
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/about" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-user-circle"></i>
			
			关于
		</a>
          
        </li>
        
        
        <li><div class="divider"></div></li>
        <li>
            <a href="https://github.com/JackHCC/JackHCC.github.io" class="waves-effect waves-light" target="_blank">
                <i class="fab fa-github-square fa-fw"></i>Fork Me
            </a>
        </li>
        
    </ul>
</div>

        </div>

        
            <style>
    .nav-transparent .github-corner {
        display: none !important;
    }

    .github-corner {
        position: absolute;
        z-index: 10;
        top: 0;
        right: 0;
        border: 0;
        transform: scale(1.1);
    }

    .github-corner svg {
        color: #0f9d58;
        fill: #fff;
        height: 64px;
        width: 64px;
    }

    .github-corner:hover .octo-arm {
        animation: a 0.56s ease-in-out;
    }

    .github-corner .octo-arm {
        animation: none;
    }

    @keyframes a {
        0%,
        to {
            transform: rotate(0);
        }
        20%,
        60% {
            transform: rotate(-25deg);
        }
        40%,
        80% {
            transform: rotate(10deg);
        }
    }
</style>

<a href="https://github.com/JackHCC/JackHCC.github.io" class="github-corner tooltipped hide-on-med-and-down" target="_blank"
   data-tooltip="Fork Me" data-position="left" data-delay="50">
    <svg viewBox="0 0 250 250" aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor" class="octo-body"></path>
    </svg>
</a>
        
    </nav>

</header>

    
<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/cryptojs/crypto-js.min.js"></script>
<script>
    (function() {
        let pwd = '';
        if (pwd && pwd.length > 0) {
            if (pwd !== CryptoJS.SHA256(prompt('请输入访问本文章的密码')).toString(CryptoJS.enc.Hex)) {
                alert('密码错误，将返回主页！');
                location.href = '/';
            }
        }
    })();
</script>




<div class="bg-cover pd-header post-cover" style="background-image: url('https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/14.jpg')">
    <div class="container" style="right: 0px;left: 0px;">
        <div class="row">
            <div class="col s12 m12 l12">
                <div class="brand">
                    <h1 class="description center-align post-title">IC FPGA</h1>
                </div>
            </div>
        </div>
    </div>
</div>




<main class="post-container content">

    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/tocbot/tocbot.css">
<style>
    #articleContent h1::before,
    #articleContent h2::before,
    #articleContent h3::before,
    #articleContent h4::before,
    #articleContent h5::before,
    #articleContent h6::before {
        display: block;
        content: " ";
        height: 100px;
        margin-top: -100px;
        visibility: hidden;
    }

    #articleContent :focus {
        outline: none;
    }

    .toc-fixed {
        position: fixed;
        top: 64px;
    }

    .toc-widget {
        width: 345px;
        padding-left: 20px;
    }

    .toc-widget .toc-title {
        margin: 35px 0 15px 0;
        padding-left: 17px;
        font-size: 1.5rem;
        font-weight: bold;
        line-height: 1.5rem;
    }

    .toc-widget ol {
        padding: 0;
        list-style: none;
    }

    #toc-content {
        height: calc(100vh - 250px);
        overflow: auto;
    }

    #toc-content ol {
        padding-left: 10px;
    }

    #toc-content ol li {
        padding-left: 10px;
    }

    #toc-content .toc-link:hover {
        color: #42b983;
        font-weight: 700;
        text-decoration: underline;
    }

    #toc-content .toc-link::before {
        background-color: transparent;
        max-height: 25px;
    }

    #toc-content .is-active-link {
        color: #42b983;
    }

    #toc-content .is-active-link::before {
        background-color: #42b983;
    }

    #floating-toc-btn {
        position: fixed;
        right: 30px;
        bottom: 146px;
        padding-top: 15px;
        margin-bottom: 0;
        z-index: 998;
    }

    #floating-toc-btn .btn-floating {
        width: 48px;
        height: 48px;
    }

    #floating-toc-btn .btn-floating i {
        line-height: 48px;
        font-size: 1.4rem;
    }
</style>
<div class="row">
    <div id="main-content" class="col s12 m12 l9">
        <!-- 文章内容详情 -->
<div id="artDetail">
    <div class="card">
        <div class="card-content article-info">
            <div class="row tag-cate">
                <div class="col s7">
                    
                    <div class="article-tag">
                        
                            <a href="/tags/FPGA/">
                                <span class="chip bg-color">FPGA</span>
                            </a>
                        
                    </div>
                    
                </div>
                <div class="col s5 right-align">
                    
                    <div class="post-cate">
                        <i class="fas fa-bookmark fa-fw icon-category"></i>
                        
                            <a href="/categories/IC-Design/" class="post-category">
                                IC Design
                            </a>
                        
                    </div>
                    
                </div>
            </div>

            <div class="post-info">
                
                <div class="post-date info-break-policy">
                    <i class="far fa-calendar-minus fa-fw"></i>发布日期:&nbsp;&nbsp;
                    2021-10-19
                </div>
                

                
                <div class="post-date info-break-policy">
                    <i class="far fa-calendar-check fa-fw"></i>更新日期:&nbsp;&nbsp;
                    2021-12-30
                </div>
                

                
                <div class="info-break-policy">
                    <i class="far fa-file-word fa-fw"></i>文章字数:&nbsp;&nbsp;
                    43.8k
                </div>
                

                
                <div class="info-break-policy">
                    <i class="far fa-clock fa-fw"></i>阅读时长:&nbsp;&nbsp;
                    182 分
                </div>
                

                
                    <div id="busuanzi_container_page_pv" class="info-break-policy">
                        <i class="far fa-eye fa-fw"></i>阅读次数:&nbsp;&nbsp;
                        <span id="busuanzi_value_page_pv"></span>
                    </div>
				
            </div>

        </div>
        <hr class="clearfix">
        <div class="card-content article-card-content">
            <div id="articleContent">
                <p>👉网页版：<a href="https://blog.creativecc.cn/posts/embedded-ic-design.html" target="_blank" rel="noopener">集成电路设计知识点与笔记</a></p>
<p>👉作业代码及复习总结：<a href="https://github.com/JackHCC/Digital-Integrated-Circuit-Design" target="_blank" rel="noopener">Github地址</a></p>
<h1 id="Key-Word"><a href="#Key-Word" class="headerlink" title="Key Word"></a>Key Word</h1><p>集成电路设计名词：</p>
<ul>
<li><strong>Synthesis</strong>：综合，包括translation + optimization + mapping</li>
<li><strong>工艺无关性</strong>：设计可以应用到任何工艺</li>
<li><strong>HDL Compiler</strong>：HDL Compiler将HDL描述转换为Synopsys 设计块，并传送给Design Compiler</li>
<li><strong>Design Compiler</strong>：Design Compiler将 Synopsys设计块映射到用户指定库的门级设计</li>
<li><strong>Design(设计)</strong>：完成一个或多个逻辑功能的电路 </li>
<li><strong>Cell (单元)</strong> ：一个设计在另一个设计中的实例 </li>
<li><strong>Reference (引用)</strong> ：单元(Cell)指向的原始设计，如verilog module </li>
<li><strong>Port (端口)</strong> ：设计的输入或输出接口 </li>
<li><strong>Pin (引脚)</strong> ：单元(Cell)的输入或输出接口 </li>
<li><strong>Net (网线)</strong> ：Port-Pin或Pin-Pin之间的连接线 </li>
<li><strong>Clock (时钟)</strong> ：指定为时钟源的Port或Pin</li>
<li><strong>时序弧</strong>：一段连接线(net)延时或一个单元(cell)延时</li>
<li><strong>环境约束</strong>：对电路工作的外在环境，包括电路的工作电压、工作温度以及工艺变化，以及电路与周边其它电路的关系，包括输入引脚的延时及驱动能力，输出引脚的负载及输出延时。</li>
<li><strong>Load Budget：负载预算</strong>，即输出端口驱动能力最小单元驱动（反相器），限制每个输入端口的输入电容，估算输出端口驱动模块的数目。</li>
<li><strong>Wire Load Model</strong>：wire load model根据芯片面积和标准单元的扇出估算连接线上的电容，分为top，enclosed，segmented三种类型。</li>
<li><strong>Constraint：约束</strong>，Design Compiler优化一个设计到目标工艺库的目标</li>
<li><strong>设计规则约束</strong>：与工艺相关的限制，如最大的传输时间、最大的扇出、最大电容等。 </li>
<li><strong>优化约束</strong>：设计目标及要求。如最大延时、最小延时、最大面积、最大功耗等。</li>
<li><strong>PAD</strong>：IO pad是一个芯 管脚处理模块，即可以将芯片管脚的信号经过处理送给芯片内部，又可以讲芯片内部输出的信号经过处理送到芯片管脚</li>
<li><strong>上升（下降）延时</strong>：信号从 10%电平上升（下降）到 90%电平所需要的时间</li>
<li><strong>False Path</strong>：在电路中一种有物理连接的路径，是不传播信号的通路，或是忽略这个通路上的时序约束</li>
<li><strong>多周期通路</strong>：在有些情况下，两个寄存器之间的组合逻辑延迟可能要求多于一个时钟周期，这些通路应设置为Multi-Cycle通路，解决办法有dont_touch、ungroup、uniquify<ul>
<li>最简单的方法是uniquify, 但需要较多的存储器和编译时间</li>
<li>如果希望保留设计层次并资源共享，使用dont_touch</li>
<li>如果希望得到一个最好的结果，推荐使用 ungroup，但需要的存储器和编译时间最多。</li>
</ul>
</li>
<li><strong>逻辑级优化</strong>：technology  independent optimization，对电路的布尔表达式进行优化，对整个设计面积/速度特性有全局的影响，包括flatten ( 缺省为关 ) : 清除所有中间变量，使用布尔分配定律去除所有括号；structure : 提取公用逻辑</li>
<li><strong>门级优化</strong>：从工艺库中选择元件以实现这些逻辑结构，以满足电路指定的时间、设计规则和面积目标，包括map，使设计与工艺相关</li>
<li><strong>Slack</strong>：要求时间与实际到达时间的差值结果。</li>
<li><strong>资源共享</strong>：指多节代码共享一组逻辑。</li>
<li><strong>CTLF</strong>：（Compiled Timing Library Format）编译的时序库格式。特定工艺元件数据的标准格式。</li>
<li><strong>GCF</strong>：（General constraint Format)通用约束格式。约束数据的标准格式。</li>
<li><strong>MIPD</strong>：（Module Input Port Delay)模块输入端口延时。模块输入或输入输出端口的固有互连延时</li>
<li><strong>MITD</strong>：(Multi-source Interconnect Transport Delay)多重互连传输延时。与SITD相似，但支持多个来源的不同延时。</li>
<li><strong>PLI</strong>：（Programming Language Interface）编程语言界面。基于C的对Verilog数据结构的程序访问。</li>
<li><strong>SDF</strong>：Standard Delay Format.(标准延迟格式)。时序数据OVI标准格式。</li>
<li><strong>SITD</strong>：Single-Source Interconnect Transprot Delay，单一源互连传输延迟。和MIPD相似，但支持带脉冲控制的传输延迟。</li>
<li><strong>SPF</strong>：Standard Parasitic Format.（标准寄生参数格式）。提取的寄生参数数据的标准格式。</li>
<li><strong>IOPATH延时</strong>：器件从输入端口到输出端口的一个合法路径上的延时</li>
<li><strong>惯性延迟</strong>：若路径延时小于门的固有延时，信号会被淹没。</li>
<li><strong>传输延迟</strong>：输入上每个变化都会反映到输出上。</li>
<li><strong>模块路径(module path)</strong>：穿过模块，连接模块输入(input端口或inout端口）到模块输出(output端口或inout端口）的路径。</li>
<li><strong>路径延时(path delay)</strong>：与特定路径相关的延时</li>
<li><strong>时序检查(timing check)</strong>：监视两个输入信号的时间关系并进行检查的系统任务，以保证电路能正确工作。</li>
<li><strong>时序驱动设计(timing driven design)</strong>：从前端到后端的整个设计流程中，用时序信息连接不同的设计阶段。</li>
<li><strong>块延时</strong>：将全部延时集中到最后一个门上。这种模型简单但不够精确，只适用于简单电路。因为当到输出端有多个路径时不能描述不同路径的不同延时。</li>
<li><strong>分布延时</strong>：将延时分散到每一个门。在相同的输出端上，不同的路径有不同的延时。</li>
<li><strong>路径延时</strong>：在专用的specify块描述模块从输入端到输出端的路径延时。</li>
<li><strong>SDPD，状态依赖路径延时</strong>：在说明的条件成立时赋予路径一个延时。</li>
<li><strong>NonRecurring-Engineering ( NRE )</strong>：集成电路产品的研制开发费，设计人工费，计算机软硬件 设备折旧费以及试制过程中所需的制版、工艺加工、测试分析等研发过程中的一次性开支。 </li>
<li><strong>Wafer Size</strong>： 晶圆大小，4英寸， 6英寸，8英寸，12英寸 </li>
<li><strong>Feature size</strong>：特征尺寸 </li>
<li><strong>Die size</strong>：芯片棵柆尺寸 </li>
<li><strong>Moore’s Law</strong>：加工能力每18个月翻一番 </li>
<li><strong>等效门</strong>：一个等效门是一个二输入NAND门 </li>
<li><strong>RTL</strong>：寄存器传输级 </li>
<li><strong>HDL</strong>：硬件描述语言 </li>
<li><strong>Defect density</strong>：缺陷密度，影响成品率 </li>
<li><strong>yield</strong>：成品率（良率）</li>
<li><strong>FPGA</strong>：现场可编程阵列</li>
<li><strong>系统级设计</strong>：确定算法，完成行为级模型并对系统功能进行验证，完成系统软硬件划分，确定系统功能框图。由系统工程师完成。要求系统工程师熟悉硬件设计、软件设计、PCB设计等。主要工具：SPW、matlab等。 </li>
<li><strong>前端设计</strong>：根据系统框图和算法，完成RTL设计及其验证。将RTL设计进行综合，并完成综合后验证，得到门级网表。由前端工程师完成。主要工具：schematic editor、Verilog/VHDL simulator、Synopsys Design Compiler、Power Compiler、Prime Time、DFT、Formality等。 </li>
<li><strong>后端设计</strong>：根据网表及综合约束，完成版图设计及验证。由后端工程师完成，主要工具：ultra/SoC Encounter、 Prime Time /layout editor、DRC、ERC、LVS的Calibra。</li>
<li><strong>MPW(Multi-Project Wafer）</strong>：将多种具有相同工艺的集成电路设计放在同一个硅圆片。</li>
<li><strong>仿真器</strong>：读入HDL并进行解释及执行的一种软件 </li>
<li><strong>抽象级</strong>：描述方式的详细程度，如行为级和门级 </li>
<li><strong>ASIC</strong>：专用集成电路(Application Specific Integrated Circuit) </li>
<li><strong>ASIC Vender</strong>：芯片制造商，开发并提供单元库 </li>
<li><strong>Bottom-up design flow</strong> ：一种先构建底层单元，然后由底层单元构造更大的系统的设计方法 </li>
<li><strong>Top-down design flow</strong> ：一种设计方法，先用高抽象级构造系统，然后再设计下层单元</li>
<li><strong>Tcl</strong>：Tool command Language, 向交互程序输入命令的描述语言</li>
<li><strong>行为级</strong>：用功能块之间的数据流对系统进行描述；在需要时在函数块之间进行调度赋值</li>
<li><strong>RTL级/功能级</strong>：用功能块内部或功能块之间的数据流和控制信号描述系统；基于一个已定义的时钟的周期来定义系统模型 </li>
<li><strong>结构级/门级</strong>：用基本单元(primitive)或低层元件(component)的连接来描述系统以得到更高的精确性，特别是时序方面；逻辑综合时用特定工艺和低层元件将RTL描述映射到门级网表</li>
<li><strong>primitives(基本单元)</strong> : Verilog语言已定义的具有简单逻辑功能的功能模型(models)</li>
<li><strong>扇出（fan-out）</strong>：是一个定义单个逻辑门能够驱动的数字信号输入最大量的专业术语</li>
</ul>
<h1 id="集成电路设计流程"><a href="#集成电路设计流程" class="headerlink" title="集成电路设计流程"></a>集成电路设计流程</h1><h3 id="参考书目"><a href="#参考书目" class="headerlink" title="参考书目"></a>参考书目</h3><ul>
<li><p>《Verilog HDL 设计与验证》人民邮电出版社，EDA先锋工作室 吴继华 </p>
</li>
<li><p>《Verilog HDL数字设计与综合》 电子工业出版社，Samir Palnitkar，夏宇闻等译。</p>
</li>
<li><p>《硬件描述语言Verilog》 清华大学出版社，Thomas &amp;Moorby，刘明业等译</p>
</li>
</ul>
<h3 id="VMware虚拟机"><a href="#VMware虚拟机" class="headerlink" title="VMware虚拟机"></a>VMware虚拟机</h3><ul>
<li><p>VMWare虚拟机软件可以在一台机器上同时运行两个以上Windows、LINUX操作系统。多启动系统在一个时刻只能运行一个系统，在系统切换时需要重新启动机器。</p>
</li>
<li><p>VMWare是真正“同时”运行多个操作系统在主系统的平台上，就象标准Windows应用程序那样切换。而且每个操作系统你都可以进行虚拟的分区、配置而不影响真实硬盘的数据，可以通过网卡将几台虚拟机用网卡连接为一个局域网。</p>
</li>
</ul>
<h3 id="Icarus-仿真工具"><a href="#Icarus-仿真工具" class="headerlink" title="Icarus 仿真工具"></a>Icarus 仿真工具</h3><ul>
<li><p>Icarus仿真工具是一个轻量、免费、开源的Verilog编译器，基于C++实现。安装文件中已经包含 GTKWave，支持Verilog/VHDL文件的编译和仿真，以命令行方式操作，通过testbench文件可以生成对应的仿真波形数据文件，通过自带的GTKWave可以查看仿真波形图，支持将Verilog转换为VHDL文件。</p>
</li>
<li><p>可以检查Verilog文件的语法错误，并进行一些基本的时序仿真。Icarus Verilog 显得极其小巧，最新版安装包大小仅有17MB，支持全平台：Windows+ Linux+MacOS，并且源代码开源。</p>
</li>
</ul>
<h3 id="Yosys综合工具"><a href="#Yosys综合工具" class="headerlink" title="Yosys综合工具"></a>Yosys综合工具</h3><ul>
<li><p><a href="http://eduhub.cn" target="_blank" rel="noopener">http://eduhub.cn</a></p>
</li>
<li><p><a href="http://www.clifford.at/yosys/about.html" target="_blank" rel="noopener">http://www.clifford.at/yosys/about.html</a></p>
</li>
<li><p>支持 Verilog-2005 的可综合的设计</p>
</li>
<li><p>将Verilog转换为其他的设计格式（BLIF/EDIF/BTOR/ SMT-LIB/ simple RTL Verilog）</p>
</li>
<li><p>内建的Formal功能</p>
</li>
<li><p>将RTL综合为针对AISC标准单元库的门级网表（在有ASIC标准单元的Liberty库的前提下面）</p>
</li>
<li><p>将RTL设计综合映射为Xilinx 7系和Lattice iCE40 FPGA</p>
</li>
</ul>
<h3 id="IC设计的挑战-技术问题"><a href="#IC设计的挑战-技术问题" class="headerlink" title="IC设计的挑战-技术问题"></a>IC设计的挑战-技术问题</h3><ul>
<li>设计复杂度的提高<ul>
<li>硬件复杂度</li>
<li>软件复杂度</li>
</ul>
</li>
</ul>
<p><strong>规模</strong>，特征尺寸的缩小，时钟频率提高，低功耗问题，可测试性</p>
<p>IC设计方法的变化</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180019614.png" alt=""></p>
<h2 id="集成电路设计的一些基本概念"><a href="#集成电路设计的一些基本概念" class="headerlink" title="集成电路设计的一些基本概念"></a><strong>集成电路设计的一些基本概念</strong></h2><ul>
<li><p><strong>nonrecurring-engineering ( NRE )</strong>：集成电路产品的研制开发费，设计人工费，计算机软硬件设备折旧费以及试制过程中所需的制版、工艺加工、测试分析等研发过程中的一次性开支。</p>
</li>
<li><p><strong>wafer size</strong>： 4英寸， 6英寸，8英寸，12英寸</p>
</li>
<li><p><strong>feature size</strong>：特征尺寸</p>
</li>
<li><p><strong>die size</strong>：芯片棵柆尺寸</p>
</li>
<li><p><strong>Moore’s Law</strong>：加工能力每18个月翻一番</p>
</li>
<li><p><strong>等效门</strong>：一个等效门是一个二输入NAND门</p>
</li>
<li><p><strong>RTL</strong>：寄存器传输级</p>
</li>
<li><p><strong>HDL</strong>：硬件描述语言</p>
</li>
<li><p><strong>defect density</strong>：缺陷密度，影响成品率</p>
</li>
<li><p><strong>yield</strong>：成品率（良率）</p>
</li>
</ul>
<h3 id="集成电路设计方法分类"><a href="#集成电路设计方法分类" class="headerlink" title="集成电路设计方法分类"></a><strong>集成电路设计方法分类</strong></h3><ul>
<li><p>全定制设计</p>
</li>
<li><p>基于门阵列的设计</p>
</li>
<li><p>基于现场可编程阵列FPGA的设计  (Field Programmable Gate Array )</p>
</li>
<li><p>基于标准单元的设计</p>
</li>
</ul>
<h3 id="全定制设计-Full-custom"><a href="#全定制设计-Full-custom" class="headerlink" title="全定制设计(Full-custom)"></a>全定制设计(Full-custom)</h3><ul>
<li><p>全定制设计：从晶体管开始手工完成集成电路的电路设计、仿真、版图设计的一种方法。</p>
</li>
<li><p>设计的精度很高，可以最大程度优化芯片的性能，不会浪费太多芯片资源。</p>
</li>
<li><p>花费更多的人力和时间成本。</p>
</li>
</ul>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018180352840.png" style="zoom: 67%;">

<h3 id="基于门阵列的设计方法"><a href="#基于门阵列的设计方法" class="headerlink" title="基于门阵列的设计方法"></a><strong>基于门阵列的设计方法</strong></h3><ul>
<li><p>门阵列是指由半导体厂商准备出已经在硅片上形成了被称为基本单元的逻辑门的母板,通过按照用户希望的电路进行布线,在母板上形成电路的半客户定制品芯片。 </p>
</li>
<li><p>门阵列可分为有信道和无信道两种。 </p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180449272.png" alt=""></p>
<p><strong>特点</strong>：</p>
<ul>
<li><p>可大幅度的缩短生产工期；</p>
</li>
<li><p>低成本：即使是小批量的数字电路，仍能实现低成本，原因在于实现相同的功能，FPGA使用LUT等浪费的资源比较多，而门阵列则不存在这个问题，所以实现相同的功能，门阵列所使用的资源数量要远远小于FPGA，从而减少电路面积，降低总成本。  </p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180528227.png" alt=""></p>
<ul>
<li>安全性：FPGA的电路编程数据存储在ROM。可通过监控启动时ROM和FPGA之间的位流，截取和复制电路数据。门阵列的专用电路设计在半定制IC上硬连线实现，从而使其不可能被复制。</li>
</ul>
<p><strong>产品</strong>：</p>
<ul>
<li><p>瑞萨的门阵列产品</p>
</li>
<li><p>NEC电子近日推出了一种可将微控制器和门阵列封入到一个封装中的新型ASIC “PFESiP”</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180631589.png" alt=""></p>
<h3 id="现场可编程阵列-FPGA"><a href="#现场可编程阵列-FPGA" class="headerlink" title="现场可编程阵列 FPGA"></a>现场可编程阵列 FPGA</h3><ul>
<li>主要特点：</li>
</ul>
<ol>
<li><p>小批量系统提高系统集成度、可靠性的最佳选择之一。</p>
</li>
<li><p>不需要投片生产，就能得到合用的芯片。</p>
</li>
<li><p>可做其它全定制或半定制ASIC电路的中试样片。</p>
</li>
<li><p>设计周期短、开发费用最低、风险最小</p>
</li>
</ol>
<ul>
<li>主要提供商：</li>
</ul>
<ol>
<li><p>Altera PLD的发明者</p>
</li>
<li><p>Xilinx　FPGA的发明者</p>
</li>
<li><p>Actel  采用非易失工艺（反熔丝或Flash工艺）</p>
</li>
</ol>
<ul>
<li><p>结构</p>
<ul>
<li><p>FPGA芯片集成了丰富的门及各种IO</p>
</li>
<li><p>存储器SRAM</p>
</li>
<li><p>高速存储器接口DDR4</p>
</li>
<li><p>时钟 PLL 及DCM</p>
</li>
<li><p>DSP IP</p>
</li>
<li><p>XADC</p>
</li>
<li><p>高速通信接口PCIe</p>
</li>
<li><p>CPU</p>
</li>
<li><p>IP种类丰富</p>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180838022.png" alt=""></p>
<ul>
<li>Xilinx公司成立于1984年， 1985年推出第一片FPGA，已经有近30年的历史 </li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180930707.png" alt=""></p>
<h3 id="标准单元库"><a href="#标准单元库" class="headerlink" title="标准单元库"></a>标准单元库</h3><ul>
<li><p>单元库是进行集成电路设计的一个重要部分，可由制造厂家，或第三方提供，也可自己开发。</p>
</li>
<li><p>为了支持不同层次的设计，单元库的内容包括：</p>
<ul>
<li>行为模型（behavioral model ）</li>
<li>Verilog/VHDL模型（verilog/VHDL model ）</li>
<li>电路原理图（circuit schematic ）</li>
<li>单元符号 （cell icon，symbol ）</li>
<li>详细的时序模型 （detailed timing model ）</li>
<li>测试策略 （test strategy）</li>
<li>线负载模型（wire-load model ）</li>
<li>布线模型（routing model ）</li>
<li>物理版图 （physical layout ）</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181037015.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181045628.png" alt=""></p>
<h3 id="EDA工具提供商"><a href="#EDA工具提供商" class="headerlink" title="EDA工具提供商"></a>EDA工具提供商</h3><ul>
<li><p>Cadence</p>
</li>
<li><p>Synopsys</p>
<ul>
<li>电路设计及仿真版图输出及验证、逻辑综合、版图自动设计</li>
</ul>
</li>
<li><p>Mentor</p>
<ul>
<li>FPGA设计、Modelsim、Calibre、DFT PCB设计</li>
</ul>
</li>
<li><p>华大九天</p>
<ul>
<li>电路设计及仿真版图输出及验证</li>
</ul>
</li>
</ul>
<h2 id="集成电路设计流程-1"><a href="#集成电路设计流程-1" class="headerlink" title="集成电路设计流程"></a><strong>集成电路设计流程</strong></h2><ul>
<li>IC设计涉及到大量的EDA工具，要求每个工程师对这些工具都有些了解</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181234454.png" alt=""></p>
<p>完成一个IC设计，从系统的角度来看，主要分为三个阶段：</p>
<ul>
<li><p>系统级设计：确定算法，完成行为级模型并对系统功能进行验证，完成系统软硬件划分，确定系统功能框图。由系统工程师完成。要求系统工程师熟悉硬件设计、软件设计、PCB设计等。主要工具：SPW、matlab等。</p>
</li>
<li><p>前端设计：根据系统框图和算法，完成RTL设计及其验证。将RTL设计进行综合，并完成综合后验证，得到门级网表。由前端工程师完成。主要工具：schematic editor、Verilog/VHDL simulator、Synopsys Design Compiler、Power Compiler、Prime Time、DFT、Formality等。</p>
</li>
<li><p>后端设计：根据网表及综合约束，完成版图设计及验证。由后端工程师完成，主要工具：ultra/SoC Encounter、 Prime Time /layout editor、DRC、ERC、LVS的Calibra。</p>
</li>
</ul>
<h3 id="软-硬件协同设计技术"><a href="#软-硬件协同设计技术" class="headerlink" title="软/硬件协同设计技术"></a>软/硬件协同设计技术</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181352405.png" alt=""></p>
<p>软硬件详细设计完成划分后的软件和硬件的设计实现。</p>
<p>硬件综合是在厂家综合库的支持下，完成行为级、RTL以及逻辑级的综合。</p>
<p>代码优化完成对设计实现后的系统进行优化，主要是与处理器相关的优化和与处理器无关的优化。与处理器相关的优化受不同的处理器类型影响很大，一般根据处理器进行代码选择、主要是指令的选择；指令的调度(并行、流水线等)、寄存器的分配策略等；与处理器无关的优化主要有常量优化、变量优化和代换、表达式优化、消除无用变量、控制流优化和循环内优化等。</p>
<p>软硬件协同仿真和验证完成设计好的系统的仿真和验证，保证目标系统的功能实现、满足性能要求和限制条件，从整体上验证整个系统。</p>
<p>软硬件协同设计在实际应用中表现为软硬件协同设计平台的开发。从系统组成的角度，可以用图1来表述软硬件协同设计平台的系统组成。其中设计空间搜索部分由体系结构库、设计库、成本库、系统功能描述和系统设计约束条件组成。设计空间搜索的任务是对不同的目标要求找到恰当的解决办法。体系结构库是存放协同设计支持的各种体系结构数据库，一般是通过不同的模型表现出来。到目前为止，使用较多的模型有状态转换模型(有限状态机)、事件驱动模型、物理结构组成模型、数据流程模型和混合模型等。</p>
<p>体系结构的丰富程度决定了对目标系统的软硬件协同设计的支持力度。设计库中包含可以使用的程序或网表的设计执行数据库，为新的设计提供参考依据。成本库中提供设计成本的计算方法以及由目标系统的资源消耗、电源消耗、芯片面积、实时要求等组成的数据库，是工作在给定平台上的明确界定。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181500049.png" alt=""></p>
<p>调度模型主要确定软件各个任务子程序之间执行次序。</p>
<p>通信模型主要确定硬件之间的通信和软件与硬件之间的通信模式。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181545363.png" alt=""></p>
<h3 id="基于标准单元的设计流程"><a href="#基于标准单元的设计流程" class="headerlink" title="基于标准单元的设计流程"></a><strong>基于标准单元的设计流程</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181702398.png" alt=""></p>
<p>到目前为止，集成电路设计流程有发展有四个阶段在：</p>
<p>（1）基于逻辑图的设计流程</p>
<p>（2）基于RTL的设计流程，80年代之后</p>
<p>（3）深亚微米集成电路设计流程</p>
<p>（4）基于IP的设计流程</p>
<p>后三个流程大体相似，后两者需要更多的验证。</p>
<h4 id="RTL设计及验证"><a href="#RTL设计及验证" class="headerlink" title="RTL设计及验证"></a>RTL设计及验证</h4><ul>
<li><p>采用HDL(Hardware Description Language)完成电路设计</p>
</li>
<li><p>HDL主要有两种：Verilog和VHDL</p>
</li>
<li><p>Verilog 1983年由Phil Moorby所创</p>
<ul>
<li>1995年制定IEEE-1364标准。</li>
<li>2001年推出Verilog-2001标准</li>
<li>2005年推出Verilog-2005标准，即SystemVerilog</li>
</ul>
</li>
<li><p>VHDL：IEEE 1706-1985标准。</p>
</li>
</ul>
<p>什么是逻辑综合？</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182039674.png" alt=""></p>
<h4 id="逻辑综合-Synthesis"><a href="#逻辑综合-Synthesis" class="headerlink" title="逻辑综合-Synthesis"></a>逻辑综合-Synthesis</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182204444.png" alt=""></p>
<ul>
<li><p>RTL代码 + 设计约束 + 设计库</p>
</li>
<li><p>提交综合工具</p>
</li>
<li><p>综合工具主要：synopsys：design compiler/physical compiler</p>
</li>
</ul>
<p>​           cadence: build gates/RTL compiler</p>
<p>​           magma: blaster create</p>
<h4 id="物理综合"><a href="#物理综合" class="headerlink" title="物理综合"></a>物理综合</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182324718.png" alt=""></p>
<p>对于深亚微米（0.18um以下）设计，设计过程不同。在之前，延时主要在门上。连接线上的延时主要是按照wireload模型进行估算。</p>
<p>到0.18um,特别是0.13um以下，连接线延时占70％以上，而工作时钟频率往往也比较高，在400M以上。因此必须在综合时能够比较精确估算延时。</p>
<p>采用物理综合流程进行设计。</p>
<p>首先是进行预布局，得到门的位置后，再估算连接延时。这些延时反标注后，再进行电路综合。</p>
<p>预布局的过程是：面积估算、IP自动布局、手工调整。门逻辑预布局。这个时候，可以对电路性能进行初步估算。如果达不到性能要求-》修改设计，因为此时往往面积估得会小一些。</p>
<h4 id="版图设计（layout）"><a href="#版图设计（layout）" class="headerlink" title="版图设计（layout）"></a>版图设计（layout）</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182426957.png" alt=""></p>
<p>后端设计工具很多，synopsys:applo/ultra、cadence:SE/SocENcounter, magma/blaster fusion，都是很好的工具。没有优劣。差别再于细节处理不同。</p>
<p>Magma简单易用，内部有一个设计流程，并把设计流程中许多细节包括在一个大的命令（实际是TCL）中。对于专家，可以修改这些命令。</p>
<p>工艺支持最好的是synopsys的ultra。有人抱怨SE不好用，没有undo。</p>
<h4 id="后端Layout设计"><a href="#后端Layout设计" class="headerlink" title="后端Layout设计"></a>后端Layout设计</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182503634.png" alt=""></p>
<p>后端设计基本上包括以下几个步骤：</p>
<ul>
<li><p>设计准备</p>
</li>
<li><p>布局</p>
</li>
<li><p>时钟产生</p>
</li>
<li><p>布线</p>
</li>
<li><p>分析</p>
</li>
<li><p>验证</p>
</li>
</ul>
<h2 id="设计流程"><a href="#设计流程" class="headerlink" title="设计流程"></a>设计流程</h2><p>版图设计是一个基于时序的 floorplan, place、route工具</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182536187.png" alt=""></p>
<h3 id="设计准备"><a href="#设计准备" class="headerlink" title="设计准备"></a>设计准备</h3><ul>
<li>输入数据并对设计进行初始化</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182731736.png" alt=""></p>
<h3 id="导入网表及时序文件"><a href="#导入网表及时序文件" class="headerlink" title="导入网表及时序文件"></a>导入网表及时序文件</h3><ul>
<li>建立物理数据库：导入库，网表，以及时序信息</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182759702.png" alt=""></p>
<h3 id="Floorplan"><a href="#Floorplan" class="headerlink" title="Floorplan"></a>Floorplan</h3><ul>
<li>不放置任何单元，只控制芯片的芯片的大小、长宽比率，建立横向或纵向的core和I/O row</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183058415.png" alt=""></p>
<h3 id="Building-the-Floorplan"><a href="#Building-the-Floorplan" class="headerlink" title="Building the Floorplan"></a>Building the Floorplan</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183113932.png" alt=""></p>
<h3 id="Placing-Block"><a href="#Placing-Block" class="headerlink" title="Placing Block"></a>Placing Block</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183140358.png" alt=""></p>
<h3 id="I-O-Placed"><a href="#I-O-Placed" class="headerlink" title="I/O Placed"></a>I/O Placed</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183154077.png" alt=""></p>
<h3 id="Power-Planning"><a href="#Power-Planning" class="headerlink" title="Power Planning"></a>Power Planning</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183209324.png" alt=""></p>
<h3 id="Plan-Power-–-Strips"><a href="#Plan-Power-–-Strips" class="headerlink" title="Plan Power – Strips"></a>Plan Power – Strips</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183229479.png" alt=""></p>
<h3 id="Place-Cells"><a href="#Place-Cells" class="headerlink" title="Place Cells"></a>Place Cells</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183257926.png" alt=""></p>
<h2 id="时钟树设计流程"><a href="#时钟树设计流程" class="headerlink" title="时钟树设计流程"></a>时钟树设计流程</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183324203.png" alt=""></p>
<h3 id="时钟树设计"><a href="#时钟树设计" class="headerlink" title="时钟树设计"></a>时钟树设计</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183341326.png" alt=""></p>
<h3 id="Using-the-CT-Gen-Integration-in-SE"><a href="#Using-the-CT-Gen-Integration-in-SE" class="headerlink" title="Using the CT- Gen Integration in SE"></a>Using the CT- Gen Integration in SE</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183419315.png" alt=""></p>
<h3 id="Setting-the-Clock-Tree-Constraints"><a href="#Setting-the-Clock-Tree-Constraints" class="headerlink" title="Setting the Clock Tree Constraints"></a>Setting the Clock Tree Constraints</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183437975.png" alt=""></p>
<h3 id="Routing-flow"><a href="#Routing-flow" class="headerlink" title="Routing flow"></a>Routing flow</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183453146.png" alt=""></p>
<h3 id="Routed-Design"><a href="#Routed-Design" class="headerlink" title="Routed Design"></a>Routed Design</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183537405.png" alt=""></p>
<h3 id="Verify"><a href="#Verify" class="headerlink" title="Verify"></a>Verify</h3><p>完成布线后，如果有violation，final router将在数据库中保留信息标记。这时，可以用Verify Connectivity和Verify Geometry命令来做进一步的检查。</p>
<ul>
<li><p>Verify Connectivity检查是否完成了所有的连接，并在连接线上加入信息（info)。</p>
</li>
<li><p>使用Report Info 来产生信息报告。</p>
</li>
<li><p>Verify Geometry检查短路和设计规则violation并产生图形化的信息标记。用户应在执行了 Verify Connectivity和Verify Geometry后产生一个报告。</p>
</li>
</ul>
<h3 id="Report-Delay-SDF"><a href="#Report-Delay-SDF" class="headerlink" title="Report Delay(SDF)"></a>Report Delay(SDF)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183646381.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183700422.png" alt=""></p>
<h2 id="MPW-Multi-Project-Wafer）"><a href="#MPW-Multi-Project-Wafer）" class="headerlink" title="MPW(Multi-Project Wafer）"></a>MPW(Multi-Project Wafer）</h2><ul>
<li><p>MPW将多种具有相同工艺的集成电路设计放在同一个硅圆片。</p>
</li>
<li><p>实验费用就由所有参加多项目晶圆的项目按照各自所占的芯片面积分摊，极大地降低了实验成本（90%）。</p>
</li>
<li><p>可以得到数十片芯片样品，用于设计开发阶段的实验、测试。</p>
</li>
<li><p>多项目晶圆提高了设计效率，降低了开发成本。</p>
</li>
</ul>
<h1 id="Verilog语言简介"><a href="#Verilog语言简介" class="headerlink" title="Verilog语言简介"></a><strong>Verilog语言简介</strong></h1><h2 id="术语定义-terms-and-definitions"><a href="#术语定义-terms-and-definitions" class="headerlink" title="术语定义(terms and definitions)"></a><strong>术语定义(terms and definitions)</strong></h2><ul>
<li><p>硬件描述语言HDL：描述电路硬件及时序的一种编程语言</p>
</li>
<li><p>仿真器：读入HDL并进行解释及执行的一种软件</p>
</li>
<li><p>抽象级：描述方式的详细程度，如行为级和门级</p>
</li>
<li><p>ASIC：专用集成电路(Application Specific Integrated Circuit)</p>
</li>
<li><p>ASIC Vender：芯片制造商，开发并提供单元库</p>
</li>
<li><p>Bottom-up design flow ：一种先构建底层单元，然后由底层单元构造更大的系统的设计方法 。</p>
</li>
<li><p>Top-down design flow ：一种设计方法，先用高抽象级构造系统，然后再设计下层单元。</p>
</li>
<li><p>RTL level：寄存器传输级(Register Transfer Level)，可综合的一种设计抽象级</p>
</li>
<li><p>Tcl：Tool command Language, 向交互程序输入命令的描述语言</p>
</li>
</ul>
<h3 id="什么是硬件描述语言HDL"><a href="#什么是硬件描述语言HDL" class="headerlink" title="什么是硬件描述语言HDL"></a>什么是硬件描述语言HDL</h3><ul>
<li><p>具有特殊结构能够对硬件逻辑电路的功能进行描述的一种高级编程语言</p>
</li>
<li><p>这种特殊结构能够：</p>
<ul>
<li>描述电路的连接</li>
<li>描述电路的功能</li>
<li>以不同的抽象级描述电路</li>
<li>描述电路的<strong>时序</strong></li>
<li>描述具有<strong>并行性</strong></li>
</ul>
</li>
<li><p>HDL主要有两种：Verilog和VHDL</p>
<ul>
<li>Verilog起源于C语言，因此非常类似于C语言，容易掌握</li>
<li>VHDL起源于ADA语言，格式严谨，不易学习</li>
<li>VHDL出现较晚，但标准化早。IEEE 1706-1985标准</li>
</ul>
</li>
</ul>
<h3 id="Verilog的历史"><a href="#Verilog的历史" class="headerlink" title="Verilog的历史"></a>Verilog的历史</h3><ul>
<li><p>Verilog HDL是在1983年由GDA(GateWay Design Automation)公司的Phil Moorby所创。Phil Moorby后来成为Verilog-XL的主要设计者和Cadence公司的第一个合伙人。</p>
</li>
<li><p>在1984~1985年间，Moorby设计出了第一个Verilog-XL的仿真器。</p>
</li>
<li><p>1986年，Moorby提出了用于快速门级仿真的XL算法。</p>
</li>
<li><p>1990年，Cadence公司收购了GDA公司</p>
</li>
<li><p>1991年，Cadence公司公开发表Verilog语言，成立了OVI(Open Verilog International)组织来负责Verilog HDL语言的发展。</p>
</li>
<li><p>1995年制定了Verilog HDL的IEEE标准，即IEEE1364。</p>
</li>
<li><p>2001年推出Verilog-2001标准</p>
</li>
<li><p>2005年推出Verilog-2005标准，即SystemVerilog</p>
</li>
<li><p>IEEE Std 1800-xxxx：SystemVerilog现行标准</p>
</li>
<li><p>Verilog-AMS：模拟及混合信号描述 的Verilog扩展</p>
</li>
</ul>
<h3 id="Verilog的用途"><a href="#Verilog的用途" class="headerlink" title="Verilog的用途"></a>Verilog的用途</h3><ul>
<li>Verilog的主要应用包括：<ul>
<li>ASIC和FPGA工程师编写可综合的RTL代码</li>
<li>使用高抽象级描述仿真系统，进行系统建模开发</li>
<li>测试工程师用于编写各种层次的测试程序</li>
<li>用于ASIC和FPGA单元或更高层次的模块的仿真模型开发</li>
</ul>
</li>
</ul>
<h3 id="抽象级-Levels-of-Abstraction"><a href="#抽象级-Levels-of-Abstraction" class="headerlink" title="抽象级(Levels of Abstraction)"></a>抽象级(Levels of Abstraction)</h3><ul>
<li><p>Verilog既是一种行为描述的语言也是一种结构描述语言。</p>
</li>
<li><p>Verilog模型可以是实际电路的不同级别的抽象。</p>
</li>
<li><p>这些抽象的级别包括：</p>
<ul>
<li>行为级(系统说明)：设计文档/算法描述</li>
<li>RTL/功能级：Verilog</li>
<li>门级/结构级：Verilog</li>
<li>版图/物理级：几何图形</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185005013.png" alt=""></p>
<p>Verilog可以在三种抽象级上进行描述：</p>
<ul>
<li><p>行为级</p>
<ul>
<li>用功能块之间的数据流对系统进行描述</li>
<li>在需要时在函数块之间进行调度赋值。</li>
</ul>
</li>
<li><p>RTL级/功能级</p>
<ul>
<li>用功能块内部或功能块之间的数据流和控制信号描述系统</li>
<li>基于一个已定义的时钟的周期来定义系统模型</li>
</ul>
</li>
<li><p>结构级/门级</p>
<ul>
<li>用基本单元(primitive)或低层元件(component)的连接来描述系统以得到更高的精确性，特别是时序方面。</li>
<li>逻辑综合时用特定工艺和低层元件将RTL描述映射到门级网表</li>
</ul>
</li>
</ul>
<h2 id="Verilog语言结构"><a href="#Verilog语言结构" class="headerlink" title="Verilog语言结构"></a>Verilog语言结构</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185237060.png" alt=""></p>
<h3 id="Verilog-2001语言结构"><a href="#Verilog-2001语言结构" class="headerlink" title="Verilog-2001语言结构"></a>Verilog-2001语言结构</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>    q   <span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>  qb <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>  d   <span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">// input data</span>
                          clk<span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">/*input clock */</span> 
                          clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token punctuation">,</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="SystemVerilog"><a href="#SystemVerilog" class="headerlink" title="SystemVerilog"></a><strong>SystemVerilog</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>     q    <span class="token punctuation">,</span>
                <span class="token keyword">wire</span>   qb  <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>   d    <span class="token punctuation">,</span>    <span class="token comment" spellcheck="true">// input data</span>
                           clk <span class="token punctuation">,</span>  <span class="token comment" spellcheck="true">/*input clock */</span> 
                           clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="空白符和注释"><a href="#空白符和注释" class="headerlink" title="空白符和注释"></a>空白符和注释</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185421651.png" alt=""></p>
<h4 id="某标准制定的注释规则"><a href="#某标准制定的注释规则" class="headerlink" title="某标准制定的注释规则"></a>某标准制定的注释规则</h4><ol>
<li><p>注释每一个功能逻辑，说明该功能逻辑的功能以及意图；</p>
</li>
<li><p>注释的文本内容与注释符之间至少留有一个空格；</p>
</li>
<li><p>验证修改时产生的无用代码应删除，而不能仅与以变更为注释；</p>
</li>
<li><p>对所有的端口、信号、变量、函数、过程、常量、任务声明进行注释，应说明其意义、方向、有效值、作用等，宜注释与声明同行，如果注释过长，则将注释置于声明的上一行；</p>
</li>
<li><p>注释应放在靠近被注释的代码附近，注释应简洁、精练；</p>
</li>
<li><p>过程、任务、函数的注释应放在其代码之前，不应插入其中，避免中断代码的连贯性；</p>
</li>
<li><p>在结束标识符、关键字（end、endcase等）后注明当前结束哪一个程序段,注释与结束标识符之间留有适当的间隔；</p>
</li>
<li><p>局部区域内的注释应列对齐，以增强代码的可读性，如下图：</p>
</li>
</ol>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185526899.png" alt=""></p>
<h3 id="属性-Attributes"><a href="#属性-Attributes" class="headerlink" title="属性(Attributes)"></a>属性(Attributes)</h3><p>(* begins an attribute, terminated by a *).</p>
<ul>
<li><p>属性指定Verilog的对象或语句的特殊属性，供特定软件工具（如逻辑综合）使用。属性是在Verilog-2001标准增加的。</p>
</li>
<li><p>属性可以作为声明、module、语句或端口的前缀出现。</p>
</li>
<li><p>属性可以作为运算符的或对函数调用的后缀出现。</p>
</li>
<li><p>属性可以被赋值。如果未指定值，则默认值为1。</p>
</li>
<li><p>可以指定多个属性，用逗号隔开。</p>
</li>
<li><p>Verilog-2001标准没有定义标准属性；软件工具或其他标准可以根据需要定义属性。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185816958.png" alt=""></p>
<h3 id="标识符-identifiers"><a href="#标识符-identifiers" class="headerlink" title="标识符(identifiers)"></a>标识符(identifiers)</h3><ul>
<li><p>标识符是用户在描述时给Verilog对象 定义的名称</p>
</li>
<li><p>标识符必须以字母(a-z, A-Z)或( _ )开头，后面可以是字母、数字、$ 或 _ 。</p>
</li>
<li><p>最长可以是1023个字符；标识符<strong>区分大小写</strong>，sel和SEL是不同的标识符；模块、端口和实例的名称都是标识符</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185922118.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog">有效标识符举例：
       shift_reg_a
       busa_index
       _bus3
无效标识符举例：
      <span class="token number">34</span>net        <span class="token comment" spellcheck="true">// 开头不是字母或“_”</span>
      a<span class="token operator">*</span>b_net   <span class="token comment" spellcheck="true">// 包含了非字母或数字， “$” “_”</span>
      n@<span class="token number">238</span>     <span class="token comment" spellcheck="true">//包含了非字母或数字， “$” “_”</span>
Verilog区分大小写，所有Verilog关键词使用小写字母。
转义符，主要是EDA工具使用
      \<span class="token number">34</span>net     <span class="token comment" spellcheck="true">// 合法</span>
      \a<span class="token operator">*</span>b_net   <span class="token comment" spellcheck="true">// 合法</span>
      \n@<span class="token number">238</span>     <span class="token comment" spellcheck="true">// 合法</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="某标准中的信号命名规则"><a href="#某标准中的信号命名规则" class="headerlink" title="某标准中的信号命名规则"></a>某标准中的信号命名规则</h4><ol>
<li><p>信号、变量名称不应超过32个（英文/数字）字符；</p>
</li>
<li><p>信号、变量名称一律采用小写英文字母或数字；clk_32M, mux4x1</p>
</li>
<li><p>同一个时钟源驱动的时钟在不同模块和设计层级采用相同的时钟信号名称；</p>
</li>
<li><p>使用同一复位信号的所有模块采用一致的复位信号名称；</p>
</li>
<li><p>定义总线时，采用一致的位排列顺序。对于Verilog，使用[x:0]；</p>
</li>
<li><p>低电平有效信号名称后缀为“_n”。例如：enable_n，reset_n；</p>
</li>
<li><p>时钟信号名称前缀为“clk”。例如：clk_cpu；</p>
</li>
<li><p>复位信号名称前缀为“rst”。例如：rst_n；</p>
</li>
<li><p>三态信号名称后缀为“_z”。例如：data_z；大写？</p>
</li>
<li><p>异步信号名称后缀为“_a”。例如：strobe_a；asyn</p>
</li>
<li><p>寄存器输出信号名称后缀为“_r”。例如：count_r；reg</p>
</li>
<li><p>状态变量命名使用不同的后缀。例如<name>_cs当前状态，<name>_ns下一状态；</name></name></p>
</li>
<li><p>寄存器数据输入信号如果与寄存器同名，则添加后缀“_i”或者“_in”；</p>
</li>
<li><p>测试相关信号名称后缀为“_t”；</p>
</li>
<li><p>模块输入信号添加前缀“_i”，输出信号添加前缀“_o”。</p>
</li>
</ol>
<h3 id="整数常数和实数常数"><a href="#整数常数和实数常数" class="headerlink" title="整数常数和实数常数"></a>整数常数和实数常数</h3><p>Verilog中，常量(literals)可是整数也可以是实数</p>
<ul>
<li>整数的大小可以定义也可以不定义。整数表示为：</li>
</ul>
<pre><code> &lt;size&gt;'&lt;base&gt;&lt;value&gt;</code></pre><p>​     其中 size ：十进制数表示的二进制位数(bit)，缺省为32位</p>
<p>​           base：数基，可为b、o、d、h进制，缺省为10进制</p>
<p>​           value：是所选数基内任意有效数字，包括X、Z。</p>
<ul>
<li>实数常量可以用十进制或科学表示法表示。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190127902.png" alt=""></p>
<ul>
<li><p>整数的大小可以定义也可以不定义。整数表示为：</p>
<ul>
<li>数字中（_）忽略，便于阅读，但不能出现在数字的首位。</li>
<li>没有定义大小(size)整数缺省为32位</li>
<li>缺省数基为十进制</li>
<li>数基(base)和数字(16进制)中的字母无大小写之分</li>
<li>当数值value大于指定的位数时，截去高位。如 2’b1101表示的是2’b01；小于指定的位数？</li>
</ul>
</li>
<li><p>实数常量</p>
<ul>
<li>实数可用科学表示法或十进制表示</li>
<li>科学表示法表示方式：</li>
</ul>
<p>​         &lt;尾数&gt;&lt;e或E&gt;&lt;指数&gt;， 表示： 尾数×10^指数</p>
</li>
</ul>
<h3 id="字符串（string"><a href="#字符串（string" class="headerlink" title="字符串（string)"></a>字符串（string)</h3><p>Verilog中，字符串大多用于显示信息的命令中。Verilog没有字符串数据类型.</p>
<ul>
<li><p>字符串要在一行中用<strong>双引号括起来,不能跨行</strong>。</p>
</li>
<li><p>字符串中可以使用一些C语言转义(escape)符，如\t \n</p>
</li>
<li><p>可以使用一些C语言格式符(如%b)在仿真时产生格式化输出：</p>
</li>
</ul>
<p>​      ” This is a normal string”</p>
<p>​      ”This string has a \t tab and ends with a new line\n”</p>
<p>​      ”This string formats a value: val = %b”</p>
<p>转义符及格式符将在验证支持部分讨论</p>
<p> <strong>格式符</strong></p>
<table>
<thead>
<tr>
<th><strong>%h</strong></th>
<th><strong>%o</strong></th>
<th><strong>%d</strong></th>
<th><strong>%b</strong></th>
<th><strong>%c</strong></th>
<th><strong>%s</strong></th>
<th><strong>%v</strong></th>
<th><strong>%m</strong></th>
<th><strong>%t</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>hex</strong></td>
<td><strong>oct</strong></td>
<td><strong>dec</strong></td>
<td><strong>bin</strong></td>
<td><strong>ACSII</strong></td>
<td><strong>string</strong></td>
<td><strong>strength</strong></td>
<td><strong>module</strong></td>
<td><strong>time</strong></td>
</tr>
</tbody></table>
<p><strong>转义符</strong></p>
<table>
<thead>
<tr>
<th><strong>\t</strong></th>
<th><strong>\n</strong></th>
<th><strong>\</strong></th>
<th><strong>\”</strong></th>
<th><strong>&lt;1-3 digit octal number&gt;</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>tab</strong></td>
<td><strong>换行</strong></td>
<td><strong>反斜杠</strong></td>
<td><strong>双引号</strong></td>
<td><strong>ASCII representation of above</strong></td>
</tr>
</tbody></table>
<p>格式符%0d表示没有前导0的十进制数</p>
<h3 id="输入输出信号及数据类型"><a href="#输入输出信号及数据类型" class="headerlink" title="输入输出信号及数据类型"></a>输入输出信号及数据类型</h3><p><strong>三种端口：</strong></p>
<ul>
<li>input</li>
<li>output</li>
<li>inout</li>
</ul>
<p><strong>三类(class)数据类型：</strong></p>
<ul>
<li><p>net（连线） : 表示器件之间的物理连接</p>
</li>
<li><p>register（寄存器） ：表示抽象存储元件</p>
</li>
<li><p>parameter(参数) : 运行时的常数(run-time constants)</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>    q   <span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>  qb <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>  d   <span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">// input data</span>
                  clk<span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">/*input clock */</span> 
                  clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk ， <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="net的分类"><a href="#net的分类" class="headerlink" title="net的分类"></a>net的分类</h4><ul>
<li>有多种net类型用于设计(design-specific)建模和工艺(technology-specific)建模</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190812256.png" alt=""></p>
<ul>
<li>没有声明的net的缺省类型为 1 位无符号wire类型。但这个缺省类型可由下面的编译指令改变：</li>
</ul>
<pre><code>   `default_nettype &lt;nettype&gt;</code></pre><h4 id="register类的类型"><a href="#register类的类型" class="headerlink" title="register类的类型"></a>register类的类型</h4><ul>
<li>寄存器类有五种数据类型</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190917403.png" alt=""></p>
<ul>
<li>不要混淆寄存器数据类型与结构级存储元件，如udp_dff</li>
</ul>
<h4 id="Verilog中net和register声明语法"><a href="#Verilog中net和register声明语法" class="headerlink" title="Verilog中net和register声明语法"></a>Verilog中net和register声明语法</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191008770.png" alt=""></p>
<p>举例：</p>
<pre><code>    reg                a;              //一个标量寄存器
    wand            w;              // 一个标量wand类型net
    wire signed [3 : 0] d;     // 一个标量wand类型net
    reg   [ 3 :  0]  v;              // 从MSB到LSB的4位寄存器向量
    reg   signed [ 7 : 0]  m, n;         // 两个有符号的8位寄存器
    tri     [15:  0]  busa;        // 16位三态总线
    wire      [ 0: 31]  w1, w2;    // 两个32位wire，MSB为bit0
    integer  i;                               // 32位整数i</code></pre><h4 id="选择正确的数据类型"><a href="#选择正确的数据类型" class="headerlink" title="选择正确的数据类型"></a>选择正确的数据类型</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191213075.png" alt=""></p>
<ul>
<li>输入只能是net</li>
<li>输出没有限制</li>
<li>过程赋值必须reg</li>
</ul>
<h4 id="参数（parameters"><a href="#参数（parameters" class="headerlink" title="参数（parameters)"></a>参数（parameters)</h4><ul>
<li><p>用参数声明一个可变常量，常用于定义延时及宽度变量。</p>
</li>
<li><p>参数定义的语法：parameter &lt;赋值语句列表&gt;;</p>
</li>
<li><p>可一次定义多个参数，用逗号隔开。</p>
</li>
<li><p>在使用常数(literal)的地方都可以使用参数。</p>
</li>
<li><p>参数的定义是局部的，只在当前模块中有效。</p>
</li>
<li><p>参数定义可使用以前定义的整数和实数参数。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>q<span class="token punctuation">,</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> n <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">,</span>
           m <span class="token operator">=</span> n<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span>n <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">input</span>   <span class="token punctuation">[</span>m <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> d<span class="token punctuation">;</span>
    <span class="token keyword">input</span>  clk<span class="token punctuation">,</span>  clr<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>n – <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span>m <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> d<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>  clk<span class="token punctuation">,</span> clr<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191414557.png" alt=""></p>
<h4 id="参数重载（overriding"><a href="#参数重载（overriding" class="headerlink" title="参数重载（overriding)"></a>参数重载（overriding)</h4><p>Defparam语句（现在综合工具还不支持）</p>
<ul>
<li><p>可用defparam语句在编译时重载参数值。</p>
</li>
<li><p>defparam语句引用参数的层次化名称。</p>
</li>
<li><p>使用defparam语句可单独重载任何参数值。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191507038.png" alt=""></p>
<h2 id="功能描述"><a href="#功能描述" class="headerlink" title="功能描述"></a>功能描述</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191543720.png" alt=""></p>
<h3 id="持续赋值-continuous-assignment"><a href="#持续赋值-continuous-assignment" class="headerlink" title="持续赋值(continuous assignment)"></a>持续赋值(continuous assignment)</h3><ul>
<li><p>描述的是<strong>组合逻辑</strong></p>
</li>
<li><p>在过程块外部使用。</p>
</li>
<li><p>对net类型的信号赋值。</p>
</li>
<li><p>在等式左边可以有一个简单延时说明。</p>
</li>
<li><p>只限于在表达式左边用#delay形式</p>
</li>
<li><p>可以是显式或隐含表示。</p>
</li>
</ul>
<p>语法：</p>
<pre><code>&lt;assign&gt; [#delay] [strength] &lt;net_name&gt; = &lt;expressions&gt;;</code></pre><pre><code>wire     out;
assign #2 out  = a &amp; b; // 显式
wire     inv  = ~in; // 隐含</code></pre><h3 id="过程块语句"><a href="#过程块语句" class="headerlink" title="过程块语句"></a>过程块语句</h3><p>块语句用来将多个语句组织在一起，使得他们在语法上如同一个语句。</p>
<p>块语句分为两类：</p>
<ul>
<li><p>顺序块：语句置于关键字begin和end之间，块中的语句以顺序方式执行。</p>
</li>
<li><p>并行块：关键字fork和join之间的是并行块语句，块中的语句并行执行。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191738386.png" alt=""></p>
<ul>
<li>Fork和join语句常用于test bench描述。这是因为可以一起给出矢量及其绝对时间，而不必描述所有先前事件的时间。</li>
</ul>
<h4 id="过程块-procedural-block"><a href="#过程块-procedural-block" class="headerlink" title="过程块(procedural block)"></a>过程块(procedural block)</h4><p><strong>过程语句有两种：</strong></p>
<ul>
<li><p><strong>initial</strong>  ：只执行一次</p>
</li>
<li><p><strong>always</strong> ：循环执行</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191903588.png" alt=""></p>
<p>所有过程在时间0执行一次</p>
<ul>
<li><p>过程块之间</p>
</li>
<li><p>assign语句之间并行执行</p>
</li>
<li><p>过程块与assign语句</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192003586.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192018137.png" alt=""></p>
<h3 id="过程赋值-procedural-assignment"><a href="#过程赋值-procedural-assignment" class="headerlink" title="过程赋值(procedural assignment)"></a>过程赋值(procedural assignment)</h3><ul>
<li><p>在过程块中的赋值称为过程赋值。</p>
</li>
<li><p>表达式左边的信号必须是寄存器类型（如reg类型）</p>
</li>
<li><p>等式右边可以是任何有效的表达式，数据类型也没有限制。</p>
</li>
<li><p>如果信号没有声明则缺省为wire类型。使用过程赋值语句给wire赋值会产生错误。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192158915.png" alt=""></p>
<h3 id="持续赋值描述"><a href="#持续赋值描述" class="headerlink" title="持续赋值描述"></a>持续赋值描述</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>           a    <span class="token punctuation">,</span> 
                                   b    <span class="token punctuation">,</span>
                                   cin  <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//     reg               half_sum;</span>

    <span class="token keyword">assign</span>  half_sum   <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> cin <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// OK</span>
    <span class="token keyword">assign</span>  half_carry  <span class="token operator">=</span> a <span class="token operator">&amp;</span> b <span class="token operator">|</span> a <span class="token operator">&amp;</span> <span class="token operator">!</span>b <span class="token operator">&amp;</span> cin <span class="token operator">|</span> <span class="token operator">!</span>a <span class="token operator">&amp;</span> b <span class="token operator">&amp;</span> cin <span class="token punctuation">;</span> 
    <span class="token keyword">assign</span>  out             <span class="token operator">=</span> <span class="token operator">{</span>half_carry<span class="token punctuation">,</span> half_sum<span class="token operator">}</span> <span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
   always @( a or b or cin)    begin
      half_sum  = a ^ b ^ cin ; // OK
      half_carry = a &amp; b | a &amp; !b &amp; cin | !a &amp; b &amp; cin ; 
      out            = {half_carry, half_sum} ;
   end
*/</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192330456.png" alt=""></p>
<h3 id="过程时序控制的种类"><a href="#过程时序控制的种类" class="headerlink" title="过程时序控制的种类"></a>过程时序控制的种类</h3><p>在过程块中可以说明过程时序。过程时序控制有三类：</p>
<ul>
<li><p>简单延时(#delay)：延迟指定时间步后执行</p>
</li>
<li><p>边沿敏感的时序控制：<code>@(&lt;signal&gt;)</code></p>
<ul>
<li>在信号发生翻转后执行。</li>
<li>可以说明信号有效沿是上升沿(posedge)还是下降沿(negedge)。</li>
<li>可以用关键字 or 或 ， 指定多个参数。</li>
</ul>
</li>
<li><p>电平敏感的时序控制：<code>wait(&lt;expr&gt;)</code></p>
<ul>
<li>直至expr值为真时（非零）才执行。</li>
<li>若expr已经为真则立即执行。</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> wait_test<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">,</span>  waito<span class="token punctuation">,</span>  edgeo<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> clk<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> edgeo<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> waito<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token important">always </span><span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span>  <span class="token number">#2</span> edgeo <span class="token operator">=</span> <span class="token operator">~</span>edgeo<span class="token punctuation">;</span>
    <span class="token important">always </span><span class="token function">wait</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span>  <span class="token number">#2</span>  waito <span class="token operator">=</span> <span class="token operator">~</span>waito<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192453313.png" alt=""></p>
<h4 id="简单延时"><a href="#简单延时" class="headerlink" title="简单延时"></a>简单延时</h4><p>在test bench中使用简单延时（#延时）施加激励，或在行为模型中模拟实际延时。</p>
<pre><code>module muxtwo (
      input     a, b, sl;
      output  reg out
     );
always @( sl or a or b)
      if (! sl)
            #10 out = a; 
// 从a到out延时10个时间单位
      else
            #12 out = b;
//从b到out延时12个时间单位
endmodule</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192658475.png" alt=""></p>
<h4 id="编译指令-Compiler-Directives"><a href="#编译指令-Compiler-Directives" class="headerlink" title="编译指令(Compiler Directives)"></a>编译指令(Compiler Directives)</h4><ul>
<li><p>( `)符号说明一个编译指令</p>
</li>
<li><p>这些编译指令使仿真编译器进行一些特殊的操作</p>
</li>
<li><p>编译指令一直保持有效直到被覆盖或解除</p>
</li>
<li><p><strong>`</strong>resetall 复位所有的编译指令为缺省值，应该在其它编译指令之前使用</p>
</li>
</ul>
<h4 id="timescale"><a href="#timescale" class="headerlink" title="`timescale"></a>`timescale</h4><ul>
<li><p>`timescale 说明时间单位及精度</p>
<p>格式：`timescale <time_unit> / <time_precision></time_precision></time_unit></p>
<p>如：`timescale 1 ns / 100 ps</p>
</li>
</ul>
<p>​     time_unit: 延时或时间的测量单位</p>
<p>​     time_precision: 延时值超出精度要先舍入后使用</p>
<ul>
<li>`timescale必须在模块之前出现</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018193100148.png" alt=""></p>
<ul>
<li><p>time_precision不能大于time_unit</p>
</li>
<li><p>time_precision和time_unit的表示方法：integer unit_string</p>
<ul>
<li>integer : 可以是1， 10， 100</li>
<li>unit_string: 可以是s(second), ms(millisecond), us(microsecond), ns(nanosecond), ps(picosecond), fs(femtosecond)</li>
<li>以上integer和unit_string可任意组合</li>
</ul>
</li>
<li><p>precision的时间单位应尽量与设计的实际精度相同。</p>
<ul>
<li>precision是仿真器的仿真时间步。</li>
<li>若time_unit与precision_unit差别很大将严重影响仿真速度。</li>
<li>如说明一个<code>timescale 1s / 1ps，则仿真器在1秒内要扫描其事件序列1012次；而</code>timescale 1s/1ms则只需扫描103次。</li>
</ul>
</li>
<li><p>如果没有timescale说明将使用缺省值，一般是s。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018193229619.png" alt=""></p>
<h4 id="边沿敏感时序"><a href="#边沿敏感时序" class="headerlink" title="边沿敏感时序"></a>边沿敏感时序</h4><p>时序控制@可以用在RTL级或行为级组合逻辑或时序逻辑描述中。可以用关键字<em>posedge</em>和<em>negedge</em>限定信号敏感边沿。敏感表中可以有多个信号，用关键字<em>or</em>或 ，连接。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> reg_ adder <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">input</span> clk<span class="token punctuation">;</span>
      <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
      <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 若a或b发生任何变化，执行</span>
      <span class="token number">#5</span> sum <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 在clk上升沿执行</span>
           out <span class="token operator">=</span> sum<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：事件控制符or和位或操作符|及逻辑或操作符||没有任何关系。</p>
<p>注2：如果信号列表中一个信号指定了边沿，则其它信号也必须指定边沿。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> reg_adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> rst<span class="token punctuation">;</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
      <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  sum<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
     always @( posedge clk, rst) // 错误
           if(!rst)  out &lt;= 0;
           else       out &lt;= a + b;
*/</span>
     <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> rst<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 正确</span>
           <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>rst<span class="token punctuation">)</span>  out <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
           <span class="token keyword">else</span>       out <span class="token operator">&lt;=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="wait语句"><a href="#wait语句" class="headerlink" title="wait语句"></a>wait语句</h4><p>wait用于行为级代码中电平敏感的时序控制。</p>
<p>下面 的输出锁存的加法器的行为描述中，使用了用关键字or的边沿敏感时序以及用wait语句描述的电平敏感时序。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> latch_adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>            enable<span class="token punctuation">,</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  a<span class="token punctuation">,</span> 
                           b<span class="token punctuation">,</span>
      <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b<span class="token punctuation">)</span>   <span class="token keyword">begin</span>
            <span class="token keyword">wait</span> <span class="token punctuation">(</span><span class="token operator">!</span>enable<span class="token punctuation">)</span>   <span class="token comment" spellcheck="true">// 当enable为低电平时执行加法</span>
            out <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：综合工具还不支持wait语句。</p>
<h3 id="条件语句（if分支语句）"><a href="#条件语句（if分支语句）" class="headerlink" title="条件语句（if分支语句）"></a>条件语句（if分支语句）</h3><p><strong><em>if</em> 和 <em>if-else</em> 语句：</strong></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token important">always </span><span class="token number">#20</span>
      <span class="token keyword">if</span> <span class="token punctuation">(</span>index <span class="token operator">></span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 开始外层 if</span>
               <span class="token keyword">if</span> <span class="token punctuation">(</span>rega <span class="token operator">></span> regb<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 开始内层第一层 if</span>
                     result <span class="token operator">=</span> rega<span class="token punctuation">;</span>
                  <span class="token keyword">else</span>
                     result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 结束内层第一层 if</span>
          <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>index <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span>  
                   <span class="token keyword">begin</span>
                      <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">" Note : Index is zero"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
                      result <span class="token operator">=</span> regb<span class="token punctuation">;</span>
                   <span class="token keyword">end</span>
                <span class="token keyword">else</span>
                    <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">" Note : Index is negative"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018193638891.png" style="zoom:50%;">

<ul>
<li><p>可以多层嵌套。在嵌套<em>if</em>序列中，<em>else</em>和前面最近的if相关。</p>
</li>
<li><p>为提高可读性及确保正确关联，使用begin…end块语句指定其作用域。</p>
</li>
</ul>
<h3 id="条件语句（case分支语句）"><a href="#条件语句（case分支语句）" class="headerlink" title="条件语句（case分支语句）"></a>条件语句（case分支语句）</h3><p>在Verilog中重复说明case项是合法的，因为Verilog的case语句只执行第一个符合项。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> compute <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega     <span class="token punctuation">,</span> 
                       regb     <span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opcode <span class="token punctuation">,</span>
    <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token important">always @</span><span class="token punctuation">(</span> rega <span class="token punctuation">,</span> regb <span class="token punctuation">,</span> opcode<span class="token punctuation">)</span>
      <span class="token keyword">case</span> <span class="token punctuation">(</span>opcode<span class="token punctuation">)</span>
            <span class="token number">3'b000</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b001</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">-</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b010</span> <span class="token punctuation">,</span>                 <span class="token comment" spellcheck="true">// 多个case有同一个结果</span>
            <span class="token number">3'b100</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">/</span> regb<span class="token punctuation">;</span>
            <span class="token keyword">default</span> <span class="token punctuation">:</span>  <span class="token keyword">begin</span>
                 result <span class="token operator">=</span> <span class="token number">'bx</span><span class="token punctuation">;</span>
                 <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" no match"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
             <span class="token keyword">end</span>
       <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>case语句是测试表达式与另外一系列表达式分支是否匹配的多路条件语句。</p>
<ul>
<li><p>case语句进行逐位比较以求完全匹配（包括x和z）。</p>
</li>
<li><p>default语句可选，在没有任何条件成立时执行。此时如果未说明default，Verilog不执行任何动作。</p>
</li>
<li><p>多个default语句是非法的。</p>
</li>
</ul>
<p>重要内容：</p>
<p>使用default语句是一个很好的编程习惯，特别是用于检测x和z。</p>
<p>Casez和casex为case语句的变体，允许比较无关(don‘t-care）值。</p>
<ul>
<li><p>case表达式的任何位为无关值时，在比较过程中该位不予考虑。</p>
</li>
<li><p>在casez语句中，? 和 z 被当作无关值。</p>
</li>
<li><p>在casex语句中，?，z 和 x 被当作无关值。</p>
</li>
</ul>
<pre><code>case (表达式)
        &lt;表达式&gt;, &lt;表达式&gt;：赋值语句或空语句；
        &lt;表达式&gt;, &lt;表达式&gt;：赋值语句或空语句；
                                default：赋值语句或空语句；
endcase</code></pre><h4 id="casez语句"><a href="#casez语句" class="headerlink" title="casez语句"></a>casez语句</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">coding3_8</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> o
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
        <span class="token function">casez</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
            <span class="token number">8'b1???_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token number">8'b01??_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b001?_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_1???</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_01??</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_001?</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0001</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>         o <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="casex语句"><a href="#casex语句" class="headerlink" title="casex语句"></a>casex语句</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">coding3_8</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> o
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
        <span class="token function">casex</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
            <span class="token number">8'b1xxx_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token number">8'b01xx_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b001x_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_1xxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_01xx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_001x</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0001</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>                o <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="循环-looping-语句"><a href="#循环-looping-语句" class="headerlink" title="循环(looping)语句"></a>循环(looping)语句</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194024001.png" alt=""></p>
<h4 id="循环-looping-语句-repeat"><a href="#循环-looping-语句-repeat" class="headerlink" title="循环(looping)语句-repeat"></a>循环(looping)语句-repeat</h4><p><em>repeat</em>：将一块语句循环执行确定次数。</p>
<p>repeat (次数表达式） 语句</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> multiplier #<span class="token punctuation">(</span>
      <span class="token keyword">parameter</span> size <span class="token operator">=</span> <span class="token number">8</span>
      <span class="token punctuation">)</span> <span class="token punctuation">(</span>
      <span class="token keyword">input</span>   <span class="token keyword">wire</span> <span class="token punctuation">[</span>size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>        op_a<span class="token punctuation">,</span> op_b<span class="token punctuation">,</span>
      <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token operator">*</span> size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>   result
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token operator">*</span> size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span> shift_opa<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span>size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span> shift_opb<span class="token punctuation">;</span>
      <span class="token important">always @</span><span class="token punctuation">(</span> op_a <span class="token keyword">or</span> op_b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
            result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
            shift_opa <span class="token operator">=</span> op_a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 零扩展至16位</span>
            shift_opb <span class="token operator">=</span> op_b<span class="token punctuation">;</span>
            <span class="token keyword">repeat</span> <span class="token punctuation">(</span>size<span class="token punctuation">)</span> <span class="token keyword">begin</span>
                  <span class="token number">#10</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>shift_opb<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span> result <span class="token operator">=</span> result <span class="token operator">+</span> shift_opa<span class="token punctuation">;</span>
                  shift_opa <span class="token operator">=</span> shift_opa <span class="token operator">&lt;&lt;</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Shift left</span>
                  shift_opb <span class="token operator">=</span> shift_opb <span class="token operator">>></span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Shift right</span>
            <span class="token keyword">end</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>上述程序是模拟手工乘法</p>
<pre><code>    5  0 1 0 1   opa
    3  0 0 1 1   opb -&gt; shift_opb
----------------------
       0 1 0 1   shift_opa
     0 1 0 1        
   0 0 0 0
 0 0 0 0
----------------------
0 0 0 0 1 1 1 1    15 &lt;- result</code></pre><h4 id="循环语句–while"><a href="#循环语句–while" class="headerlink" title="循环语句–while"></a>循环语句–while</h4><p><em>while</em>：只要表达式为真(不为0)，则重复执行一条语句(或语句块)</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">tmp</span><span class="token punctuation">(</span>
     <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
     <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count
     <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> tempreg<span class="token punctuation">;</span>

     <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
          count <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
          tempreg <span class="token operator">=</span> a<span class="token punctuation">;</span>
          <span class="token keyword">while</span> <span class="token punctuation">(</span>tempreg<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 统计tempreg中 1 的个数</span>
          <span class="token keyword">begin</span>
                <span class="token keyword">if</span> <span class="token punctuation">(</span>tempreg<span class="token punctuation">[</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span> count <span class="token operator">=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
                tempreg <span class="token operator">=</span> tempreg <span class="token operator">>></span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 右移</span>
          <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：While(A): A如果是个二进制串，中每一位都不为1的时候跳出</p>
<h4 id="循环语句–forever"><a href="#循环语句–forever" class="headerlink" title="循环语句–forever"></a>循环语句–forever</h4><p><em>forever</em>：一直执行到仿真结束</p>
<p>​    forever应该是过程块中最后一条语句。其后的语句将永远不会执行。</p>
<p>​    forever语句不可综合，通常用于test bench描述。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
<span class="token keyword">initial</span>
      <span class="token keyword">begin</span>
      clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token keyword">forever</span>
            <span class="token keyword">begin</span>
                 <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
                 <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
<span class="token keyword">end</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>这种行为描述方式可以非常灵活的描述时钟，可以控制时钟的开始时间及周期占空比。仿真效率也高。</p>
</li>
<li><p>Forever 可以实现各种占空比的时钟信号</p>
</li>
</ul>
<h4 id="循环语句–for"><a href="#循环语句–for" class="headerlink" title="循环语句–for"></a>循环语句–for</h4><p><em>for</em>：只要条件为真就一直执行</p>
<p>  条件表达式若是简单的与0比较通常处理得更快一些。但综合工具可能不支持与0的比较。(循环变量可以声明为integer或reg矢量）</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">integer</span> index<span class="token punctuation">,</span> i<span class="token punctuation">,</span> j<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// X检测</span>
Initial <span class="token keyword">begin</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>index <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> index <span class="token operator">&lt;</span> size<span class="token punctuation">;</span> index <span class="token operator">=</span> index <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>val<span class="token punctuation">[</span> index<span class="token punctuation">]</span> <span class="token operator">===</span> <span class="token number">1'bx</span><span class="token punctuation">)</span>
                <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" found an X"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token comment" spellcheck="true">// 存储器初始化; “!= 0”仿真效率高</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> size<span class="token punctuation">;</span> i <span class="token operator">!=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
          memory<span class="token punctuation">[</span> i<span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment" spellcheck="true">// 阶乘序列</span>
    factorial <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>j <span class="token operator">=</span> num<span class="token punctuation">;</span> j <span class="token operator">!=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">=</span> j <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
          factorial <span class="token operator">=</span> factorial <span class="token operator">*</span> j<span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注意：verilog 不支持 i++ 的写法， i=i+1 代替</p>
<h3 id="模块实例化（module-instances）"><a href="#模块实例化（module-instances）" class="headerlink" title="模块实例化（module instances）"></a>模块实例化（<strong>module instances</strong>）</h3><p>通过模块实例化构造设计的层次体系</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194631085.png" alt=""></p>
<h1 id="Verilog操作符"><a href="#Verilog操作符" class="headerlink" title="Verilog操作符"></a>Verilog操作符</h1><h2 id="操作符类型"><a href="#操作符类型" class="headerlink" title="操作符类型"></a>操作符类型</h2><p>下表以优先级顺序列出了Verilog操作符。注意“与”操作符的优先级总是比相同类型的“或”操作符高。本章将对每个操作符用一个例子作出解释。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194809664.png" alt=""></p>
<h3 id="变量的位数与符号"><a href="#变量的位数与符号" class="headerlink" title="变量的位数与符号"></a>变量的位数与符号</h3><ul>
<li><p>Verilog根据表达式中变量的长度对表达式的值自动地进行调整。</p>
</li>
<li><p>Verilog自动截断或扩展赋值语句中右边的值以适应左边变量的长度。</p>
</li>
<li><p>当一个负数赋值给无符号变量如reg时，Verilog自动完成二进制补码计算</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> sign_size<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  a<span class="token punctuation">,</span> 
                b<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// a是无符号数，因此其值为4’b1111</span>
         b <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> c <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">// b = c = 4’b1000</span>
     <span class="token number">#10</span> b <span class="token operator">=</span> b <span class="token operator">+</span> a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 结果4’b10111截断, b=4’b0111</span>
     <span class="token number">#10</span> c <span class="token operator">=</span> c <span class="token operator">+</span> a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// c = 16’b0000_0000_0001_0111</span>
     <span class="token number">#10</span> c <span class="token operator">=</span> b <span class="token operator">+</span> a<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> sign_size<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span> <span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">15</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
       a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">;</span> 
       c  <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
       c  <span class="token operator">=</span> c <span class="token operator">+</span> a<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="算术操作符"><a href="#算术操作符" class="headerlink" title="算术操作符"></a>算术操作符</h3><pre><code>+    加
-    减
*    乘
/    除
%    模</code></pre><ul>
<li><p>将负数赋值给reg或其它无符号变量使用2的补码算术。</p>
</li>
<li><p>如果操作数的某一位是x或z，则结果为x</p>
</li>
<li><p>在整数除法中，余数舍弃</p>
</li>
<li><p>模运算中使用第一个操作数的符号</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> arithops<span class="token punctuation">;</span>
      <span class="token keyword">parameter</span> five <span class="token operator">=</span> <span class="token number">5</span><span class="token punctuation">;</span>
      <span class="token keyword">integer</span> ans<span class="token punctuation">,</span> <span class="token keyword">int</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      rega <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>
      regb <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
      <span class="token keyword">int</span>    <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">3</span><span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">//int = 1111……1111_1101</span>
   <span class="token keyword">end</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> five <span class="token operator">*</span> <span class="token keyword">int</span><span class="token punctuation">;</span>         <span class="token comment" spellcheck="true">// ans = -15</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token keyword">int</span> <span class="token operator">+</span> <span class="token number">5</span><span class="token punctuation">)</span> <span class="token operator">/</span> <span class="token number">2</span><span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// ans = 1</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> five <span class="token operator">/</span> <span class="token keyword">int</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">// ans = -1</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = 1101</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">// num = 0100</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> <span class="token keyword">int</span><span class="token punctuation">;</span>                   <span class="token comment" spellcheck="true">// num = 1101</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb <span class="token operator">%</span> rega<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1</span>
      <span class="token number">#80</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注意：integer和reg类型在算术运算时的差别。integer是有符号数，而reg是无符号数。</p>
<h4 id="除法及模余"><a href="#除法及模余" class="headerlink" title="除法及模余"></a>除法及模余</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span> ns <span class="token operator">/</span> <span class="token number">1</span> ns

<span class="token keyword">module</span> divider <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        a <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p> 7/ 4 quotient and remainder is 1 3</p>
<p> 7/-4 quotient and remainder is -1 3</p>
<p> -7/ 4 quotient and remainder is -1 -3</p>
<p> -7/-4 quotient and remainder is 1 -3</p>
<ul>
<li><p>在整数除法中，余数舍弃</p>
</li>
<li><p>模运算中使用第一个操作数的符号</p>
</li>
</ul>
<h4 id="有符号数与无符号数混合运算"><a href="#有符号数与无符号数混合运算" class="headerlink" title="有符号数与无符号数混合运算"></a><strong>有符号数与无符号数混合运算</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// -8'd7, 0扩展至8'b0000_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// 8'd14, 0扩展至8'b0000_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b0001_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>进行有有符号数计算，强制regb 是有符号数</p>
<p>如果在设计中regb虽然声明为无符号数，但它实际上是有符号数。在这种情况下，我们需要使用系统函数$signed将其转换为有符号数再参与计算。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd7, 符号扩展至8'b1111_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd2, 符号扩展至8'b1111_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token property">$signed</span> <span class="token punctuation">(</span>regb<span class="token punctuation">)</span> <span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b1111_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>进行有符号数计算，但regb 是无符号数，即正数</p>
<p>如果无符号数要与有符号数进行计算，由于无符号数是正数，因此我们需要将无符号数扩展1位，即高位补0，这个补入的0作为符号参与计算。如前例中，regb是一个无符号数，即正数，要参与计算需先0扩展，再转换为有符号数，如下例所示，regc的计算结果为7。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd7, 符号扩展至8'b1111_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// 8'd14, 符号扩展至8'b0000_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token property">$signed</span> <span class="token punctuation">(</span><span class="token operator">{</span><span class="token number">1</span>’b0<span class="token punctuation">,</span> regb<span class="token operator">}</span><span class="token punctuation">)</span> <span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b0000_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="SYNOPSYS-DesignWare-Library"><a href="#SYNOPSYS-DesignWare-Library" class="headerlink" title="SYNOPSYS DesignWare Library"></a>SYNOPSYS DesignWare Library</h2><ul>
<li><p>DesignWare Library是一组可重用的、可综合的IP块，集成在Synopsys综合环境中。</p>
</li>
<li><p>缺省的DesignWare库是standard.sldb，包括：</p>
<ul>
<li>adder: + , +1</li>
<li>substractor: -, -1</li>
<li>comparator: ==, !=, &lt;, &lt;=, &gt;, &gt;=</li>
<li>mulpilier, divider</li>
<li>sin cos tan</li>
<li>Sqrt FIR IIR</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200134093.png" alt=""></p>
<h3 id="Usage-Through-Operator-Inferencing"><a href="#Usage-Through-Operator-Inferencing" class="headerlink" title="Usage Through Operator Inferencing"></a><strong>Usage Through Operator Inferencing</strong></h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DW01_add_oper <span class="token punctuation">(</span>in1<span class="token punctuation">,</span>  in2<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span> 
    <span class="token keyword">parameter</span> wordlength <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>wordlength<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> <span class="token punctuation">[</span>wordlength<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span> 

     <span class="token keyword">assign</span> sum <span class="token operator">=</span> in1 <span class="token operator">+</span>  in2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">DW01_add_inst</span><span class="token punctuation">(</span> inst_A<span class="token punctuation">,</span> inst_B<span class="token punctuation">,</span> inst_CI<span class="token punctuation">,</span> SUM_inst<span class="token punctuation">,</span> CO_inst <span class="token punctuation">)</span><span class="token punctuation">;</span> 
    <span class="token keyword">parameter</span> width <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_A<span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_B<span class="token punctuation">;</span> 
    <span class="token keyword">input</span> inst_CI<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> SUM_inst<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> CO_inst<span class="token punctuation">;</span> 

<span class="token comment" spellcheck="true">// Instance of DW01_add </span>
DW01_add #<span class="token punctuation">(</span>width<span class="token punctuation">)</span> 
           U1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">A</span><span class="token punctuation">(</span>inst_A<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">B</span><span class="token punctuation">(</span>inst_B<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">CI</span><span class="token punctuation">(</span>inst_CI<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">SUM</span><span class="token punctuation">(</span>SUM_inst<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">CO</span><span class="token punctuation">(</span>CO_inst<span class="token punctuation">)</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200239305.png" alt=""></p>
<h2 id="加法器设计"><a href="#加法器设计" class="headerlink" title="加法器设计"></a>加法器设计</h2><h3 id="行波进位加法器（RPL-RCA）"><a href="#行波进位加法器（RPL-RCA）" class="headerlink" title="行波进位加法器（RPL/RCA）"></a>行波进位加法器（RPL/RCA）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200319727.png" alt=""></p>
<h3 id="超前进位加法器"><a href="#超前进位加法器" class="headerlink" title="超前进位加法器"></a><strong>超前进位加法器</strong></h3><p>CLA(Carry Look-ahead Adder)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200343258.png" alt=""></p>
<h4 id="4位超前进位加法器（CLA）"><a href="#4位超前进位加法器（CLA）" class="headerlink" title="4位超前进位加法器（CLA）"></a>4位超前进位加法器（CLA）</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200415190.png" alt=""></p>
<h4 id="16位CLA加法器"><a href="#16位CLA加法器" class="headerlink" title="16位CLA加法器"></a><strong>16位CLA加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200432160.png" alt=""></p>
<h4 id="块间超前进位加法器"><a href="#块间超前进位加法器" class="headerlink" title="块间超前进位加法器"></a><strong>块间超前进位加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200447348.png" alt=""></p>
<h4 id="快速16位CLA加法器"><a href="#快速16位CLA加法器" class="headerlink" title="快速16位CLA加法器"></a><strong>快速16位CLA加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200506606.png" alt=""></p>
<h3 id="16位选择进位加法器（CSA）"><a href="#16位选择进位加法器（CSA）" class="headerlink" title="16位选择进位加法器（CSA）"></a><strong>16位选择进位加法器（CSA）</strong></h3><p>CSA（Carry Select Adder)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200527367.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200541818.png" alt=""></p>
<h2 id="定点乘法器设计"><a href="#定点乘法器设计" class="headerlink" title="定点乘法器设计"></a><strong>定点乘法器设计</strong></h2><ul>
<li>乘法器是高性能微处理器中的关键部件，是进行高速计算特别是信号处理等方面应用时所必须的。</li>
</ul>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018200644027.png" style="zoom:67%;">

<h3 id="乘法计算方法"><a href="#乘法计算方法" class="headerlink" title="乘法计算方法"></a><strong>乘法计算方法</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200753402.png" alt=""></p>
<ul>
<li>乘法计算过程<ul>
<li>部分积产生</li>
<li>部分积相加</li>
</ul>
</li>
</ul>
<h4 id="乘法运算的关键"><a href="#乘法运算的关键" class="headerlink" title="乘法运算的关键"></a><strong>乘法运算的关键</strong></h4><ul>
<li>要提高乘法计算速度，需要：<ul>
<li>加快部分积的形成</li>
<li>减少部分积数目<ul>
<li>采用多位扫描、跳过连续的0/1串和对乘数重编码（如Booth算法）等处理方法</li>
</ul>
</li>
<li>加快部分积加法运算的速度<ul>
<li>一般是利用进位保留加法器（CSA， Carry Save Adder ）先使参与操作的部分积形成两个数（这两个数分别是伪和与局部进位） </li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="二阶Booth算法"><a href="#二阶Booth算法" class="headerlink" title="二阶Booth算法"></a>二阶Booth算法</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200932013.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200947795.png" alt=""></p>
<p>67×67位乘法器的改进四阶Booth算法实现西安交通大学电子与信息工程学院 </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201011209.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201019490.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201033072.png" alt=""></p>
<h3 id="加法器树-保留进位加法器"><a href="#加法器树-保留进位加法器" class="headerlink" title="加法器树-保留进位加法器"></a>加法器树-保留进位加法器</h3><ul>
<li>基本的加法器单元多采用(2,2)计数器（半加器）、(3,2)计数器、(5,3)计数器和(7,3)计数器等</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201115153.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201335909.png" alt=""></p>
<h4 id="加法器树—4-2压缩加法器"><a href="#加法器树—4-2压缩加法器" class="headerlink" title="加法器树—4-2压缩加法器"></a>加法器树—4-2压缩加法器</h4><ul>
<li>4-2压缩器的加法器单元在乘法器的设计中得到了广泛采用。它可以较快地完成中间伪和的产生，而逻辑又比较简单</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201203978.png" alt=""></p>
<h4 id="加法器树—线性阵列"><a href="#加法器树—线性阵列" class="headerlink" title="加法器树—线性阵列"></a>加法器树—线性阵列</h4><ul>
<li><p>结构最简单规整，速度最慢，需要8级4-2加法器串联</p>
<p>18个部分积：18-4-2-2-2-2-2-2-2=0，共8级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201248448.png" alt=""></p>
<p>!<img src="/images/loading.gif" data-original="../images/basic/image-20211018201323552.png" alt=""></p>
<h4 id="加法器树—Wallace-Tree"><a href="#加法器树—Wallace-Tree" class="headerlink" title="加法器树—Wallace Tree"></a>加法器树—Wallace Tree</h4><ul>
<li><p>速度最快，但结构不规则</p>
<p>18=4×4+2 -&gt; 8+2 =4×2+2 -&gt; 4+2 -&gt; 2+2 -&gt; 2， 共4级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201404440.png" alt=""></p>
<h4 id="加法器树—折衷结构"><a href="#加法器树—折衷结构" class="headerlink" title="加法器树—折衷结构"></a>加法器树—折衷结构</h4><ul>
<li><p>32位乘法器只有18个部分积，可以采用折衷结构：在速度和规则性进行折衷</p>
<p>共5级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201432269.png" alt=""></p>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018201449426.png" style="zoom:67%;">

<h3 id="乘法器结构示意图"><a href="#乘法器结构示意图" class="headerlink" title="乘法器结构示意图"></a><strong>乘法器结构示意图</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201521185.png" alt=""></p>
<h4 id="二级流水乘法器"><a href="#二级流水乘法器" class="headerlink" title="二级流水乘法器"></a><strong>二级流水乘法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201540566.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201547109.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DW02_mult_2_stage_inst  #<span class="token punctuation">(</span>
        <span class="token keyword">parameter</span>  A_width <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">,</span> 
                            B_width <span class="token operator">=</span> <span class="token number">8</span>  
    <span class="token punctuation">)</span><span class="token punctuation">(</span> 
        <span class="token keyword">input</span> <span class="token punctuation">[</span>A_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_A<span class="token punctuation">,</span> 
        <span class="token keyword">input</span> <span class="token punctuation">[</span>B_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_B<span class="token punctuation">,</span> 
        <span class="token keyword">input</span>                            inst_TC<span class="token punctuation">,</span> 
        <span class="token keyword">input</span>                            inst_CLK<span class="token punctuation">,</span> 
        <span class="token keyword">output</span> <span class="token punctuation">[</span>A_width<span class="token operator">+</span>B_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> PRODUCT_inst
    <span class="token punctuation">)</span><span class="token punctuation">;</span> 
      <span class="token comment" spellcheck="true">// Instance of DW02_mult_2_stage </span>
    DW02_mult_2_stage #<span class="token punctuation">(</span>A_width<span class="token punctuation">,</span> B_width<span class="token punctuation">)</span> U1 <span class="token punctuation">(</span> 
    <span class="token punctuation">.</span>A     <span class="token punctuation">(</span>inst_A        <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>B       <span class="token punctuation">(</span>inst_B        <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>TC    <span class="token punctuation">(</span>inst_TC    <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>CLK    <span class="token punctuation">(</span>inst_CLK    <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">PRODUCT</span><span class="token punctuation">(</span>PRODUCT_inst<span class="token punctuation">)</span> 
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="除法器设计"><a href="#除法器设计" class="headerlink" title="除法器设计"></a>除法器设计</h2><h3 id="串行除法-恢复余数除法"><a href="#串行除法-恢复余数除法" class="headerlink" title="串行除法- 恢复余数除法"></a>串行除法- 恢复余数除法</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201705757.png" alt=""></p>
<p>恢复余数除法（Restoring Division Algorithm）：</p>
<ol>
<li><p>将被除数最高位移入，作为被减数R</p>
</li>
<li><p>R = R – D。如果R为负，恢复被减数R。若R为正，则保留余数。</p>
</li>
</ol>
<h3 id="恢复余数除法计算流程"><a href="#恢复余数除法计算流程" class="headerlink" title="恢复余数除法计算流程"></a>恢复余数除法计算流程</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201739070.png" alt=""></p>
<h3 id="不恢复余数除法-Non-RDA"><a href="#不恢复余数除法-Non-RDA" class="headerlink" title="不恢复余数除法(Non-RDA)"></a>不恢复余数除法(Non-RDA)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201828543.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201838735.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201853861.png" alt=""></p>
<h3 id="脉动阵列除法-加法单元"><a href="#脉动阵列除法-加法单元" class="headerlink" title="脉动阵列除法-加法单元"></a>脉动阵列除法-加法单元</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201918048.png" alt=""></p>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018201927732.png" style="zoom:50%;">

<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201946003.png" alt=""></p>
<h3 id="并行除法器"><a href="#并行除法器" class="headerlink" title="并行除法器"></a><strong>并行除法器</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202006021.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202014839.png" alt=""></p>
<h2 id="算术运算的性能"><a href="#算术运算的性能" class="headerlink" title="算术运算的性能"></a><strong>算术运算的性能</strong></h2><ul>
<li><p>SMIC 130nm CMOS工艺32位加法器</p>
</li>
<li><p>门数是以最小2输入与非门的面积统计的（面积：5.0922）</p>
</li>
</ul>
<table>
<thead>
<tr>
<th></th>
<th><strong>最慢</strong></th>
<th><strong>6ns</strong></th>
<th><strong>3ns</strong></th>
<th><strong>最快</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>面积(um2)</strong></td>
<td>1071</td>
<td>1468</td>
<td>1660</td>
<td><strong>3792</strong></td>
</tr>
<tr>
<td><strong>门数</strong></td>
<td>210</td>
<td>288</td>
<td>326</td>
<td><strong>745</strong></td>
</tr>
<tr>
<td><strong>速度(ns)</strong></td>
<td><strong>13.56</strong></td>
<td><strong>6</strong></td>
<td><strong>3</strong></td>
<td><strong>1.23</strong></td>
</tr>
</tbody></table>
<ul>
<li>SMIC 130nm CMOS工艺32位 乘法器</li>
</ul>
<table>
<thead>
<tr>
<th></th>
<th><strong>最慢</strong></th>
<th><strong>8ns</strong></th>
<th><strong>4ns</strong></th>
<th><strong>最快</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>面积(um2)</strong></td>
<td>14003</td>
<td>15140</td>
<td>28215</td>
<td><strong>36268</strong></td>
</tr>
<tr>
<td><strong>门数</strong></td>
<td>2750</td>
<td>2793</td>
<td>5541</td>
<td><strong>7122</strong></td>
</tr>
<tr>
<td><strong>速度(ns)</strong></td>
<td><strong>15</strong></td>
<td><strong>7.75</strong></td>
<td><strong>3.83</strong></td>
<td><strong>3.31</strong></td>
</tr>
</tbody></table>
<h2 id="按位逻辑操作符"><a href="#按位逻辑操作符" class="headerlink" title="按位逻辑操作符"></a>按位逻辑操作符</h2><pre><code>~    not
&amp;    and
|    or
^    xor
~ ^    xnor
^ ~    xnor</code></pre><p>按位操作符对矢量中相对应位运算。</p>
<pre><code>regb = 4'b1 0 1 0
regc = 4'b1 x 1 0
num = regb &amp; regc = 1 0 1 0 ;</code></pre><p> 位值为x时不一定产生x结果。如#50时的or计算。</p>
<p><strong>当两个操作数位数不同时，位数少的操作数零扩展到相同位数。</strong></p>
<pre><code>a = 4'b1011;
b = 8'b01010011;
c = a | b; // a零扩展为 8'b00001011</code></pre><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> bitwise <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>
      regb <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
      regc <span class="token operator">=</span> <span class="token number">4'b11x0</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&amp;</span> <span class="token number">0</span><span class="token punctuation">;</span>         <span class="token comment" spellcheck="true">// num = 0000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega  <span class="token operator">|</span>  regb<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1011</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 10x0</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb   <span class="token operator">|</span> regc<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = 1110</span>
    <span class="token number">#10</span> num <span class="token operator">=</span> rega  <span class="token operator">|</span>  regc<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = ?</span>
      <span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> bitwise <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                  regb <span class="token punctuation">,</span> 
                                  regc <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">)</span> <span class="token keyword">begin</span>
         num <span class="token operator">=</span> <span class="token operator">~</span>rega<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">^</span> regb<span class="token punctuation">;</span>          num <span class="token operator">=</span>    rega <span class="token operator">|</span>   regb    <span class="token operator">|</span> regc<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">|</span>   regb  <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span> 
         num <span class="token operator">=</span> <span class="token punctuation">(</span>  rega <span class="token operator">|</span>  regb<span class="token punctuation">)</span> <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span> 
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="逻辑操作符"><a href="#逻辑操作符" class="headerlink" title="逻辑操作符"></a>逻辑操作符</h2><pre><code>！    not
&amp;&amp;    and
||    or</code></pre><ul>
<li><p>逻辑操作符的结果为一位1，0或x。</p>
</li>
<li><p>逻辑操作符只对逻辑值运算。</p>
</li>
<li><p>如操作数为全0，则其逻辑值为false</p>
</li>
<li><p>如操作数有一位为1，则其逻辑值为true</p>
</li>
<li><p>若操作数只包含0、x、z，则逻辑值为x</p>
</li>
</ul>
<p>逻辑反操作符将操作数的逻辑值取反。例如，若操作数为全0，则其逻辑值为0，逻辑反操作值为1。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202509573.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> logical <span class="token punctuation">(</span>
   <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                 regb <span class="token punctuation">,</span> 
   <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  ans
   <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
      ans <span class="token operator">=</span> regb <span class="token operator">&amp;&amp;</span> rega<span class="token punctuation">;</span>
      ans <span class="token operator">=</span> regb <span class="token operator">||</span> rega<span class="token punctuation">;</span>
      ans <span class="token operator">=</span> <span class="token operator">!</span> regb
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="逻辑反与位反的对比"><a href="#逻辑反与位反的对比" class="headerlink" title="逻辑反与位反的对比"></a>逻辑反与位反的对比</h3><pre><code>！ logical  not    逻辑反
~   bit-wise not      位反</code></pre><p>逻辑反的结果为一位1，0或x。位反的结果与操作数的位数相同</p>
<p>逻辑反操作符将操作数的逻辑值取反。例如，若操作数为全0，则其逻辑值为0，逻辑反操作值为1。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202619849.png" alt=""></p>
<h3 id="一元归约操作符"><a href="#一元归约操作符" class="headerlink" title="一元归约操作符"></a>一元归约操作符</h3><pre><code>&amp;    and
|    or
^    xor
~ ^    xnor
^ ~    xnor</code></pre><ul>
<li><p>归约操作符的操作数只有一个。</p>
</li>
<li><p>对操作数的所有位进行位操作。</p>
</li>
<li><p>结果只有一位，可以是0, 1, X。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">reduction</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> val<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">;</span>
      <span class="token keyword">initial</span> <span class="token keyword">begin</span>
            rega <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
            regb <span class="token operator">=</span> <span class="token number">4'b1111</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
      <span class="token keyword">initial</span> <span class="token keyword">begin</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">&amp;</span> rega <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">|</span>  rega <span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">&amp;</span> regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">|</span>  regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">^</span> rega <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">^</span> regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">~|</span> rega<span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// (nor) val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">~&amp;</span> rega<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// (nand) val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">^</span>rega <span class="token operator">&amp;&amp;</span> <span class="token operator">&amp;</span>regb<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// val = 1</span>
                  <span class="token property">$finish</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">reduction</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                  regb <span class="token punctuation">,</span> 
    <span class="token keyword">output</span>  <span class="token keyword">reg</span>           val
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span>  <span class="token keyword">begin</span>
           val <span class="token operator">=</span> <span class="token operator">&amp;</span> rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span>  <span class="token operator">|</span>   rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span> <span class="token operator">^</span>   rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span> <span class="token operator">^</span>   rega <span class="token operator">&amp;&amp;</span> <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span>
     <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="移位操作种类"><a href="#移位操作种类" class="headerlink" title="移位操作种类"></a><strong>移位操作种类</strong></h2><pre><code>&gt;&gt;      逻辑右移
&lt;&lt;      逻辑左移
&gt;&gt;&gt;    算术右移
&lt;&lt;&lt;    算术左移</code></pre><p>第二个操作数（移位位数）是无符号数</p>
<p>若第二个操作数是x或z则结果为x</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202804196.png" alt=""></p>
<p>举例：</p>
<p>​                                 1000_1110</p>
<p>​     算术右移两位： 1110_0011</p>
<p>​     逻辑右移两位： 0010_0011</p>
<p>​     逻辑左移两位： 0011_1000</p>
<p>​     循环右移两位： 1010_0011</p>
<p>若=左右符号位数不一致，则先全部扩展</p>
<p>建议：表达式左右位数一致</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> shift <span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">9</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">,</span> num1<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">;</span>
   <span class="token keyword">initial</span>      rega <span class="token operator">=</span> <span class="token number">8'b00001100</span><span class="token punctuation">;</span> 
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span> <span class="token number">5</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// num = 01_1000_0000</span>
      <span class="token number">#10</span> regb <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span> <span class="token number">5</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// regb =      1000_0000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">>></span> <span class="token number">3</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">// num = 00_0000_0001</span>
      <span class="token number">#10</span> regb  <span class="token operator">=</span> rega <span class="token operator">>></span> <span class="token number">3</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// regb =      0000_0001</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> <span class="token number">10'b11_1111_0000</span><span class="token punctuation">;</span>
      <span class="token number">#10</span> rega <span class="token operator">=</span> num <span class="token operator">&lt;&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">//rega =       1100_0000</span>
      <span class="token number">#10</span>  num1 <span class="token operator">=</span> num <span class="token operator">&lt;&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">//num1=11_1100_0000</span>
      <span class="token number">#10</span> rega <span class="token operator">=</span> num <span class="token operator">>></span> <span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">//rega =       1111_1100</span>
      <span class="token number">#10</span>  num1 <span class="token operator">=</span> num <span class="token operator">>></span> <span class="token number">2</span><span class="token punctuation">;</span><span class="token comment" spellcheck="true">//num1= ?</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202925689.png" alt=""></p>
<ul>
<li>算术右移必须等式左右两边的变量都是有符号数，如果都是无符号数相当于逻辑右移，尽量不要在无符号数使用算术右移</li>
<li>移位的电路实现</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202940459.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> shift <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>   <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega    <span class="token punctuation">,</span> 
      <span class="token keyword">output</span>  <span class="token keyword">reg</span>   <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  num1 <span class="token punctuation">,</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>   <span class="token punctuation">[</span> <span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  index
       <span class="token punctuation">)</span><span class="token punctuation">;</span>         
    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span>  index<span class="token punctuation">)</span>  <span class="token keyword">begin</span>
         num1 <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span>    <span class="token number">2</span><span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">>></span>    <span class="token number">2</span> <span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">>>></span>  <span class="token number">2</span> <span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;&lt;</span>  <span class="token number">2</span> <span class="token punctuation">;</span>  
         num2 <span class="token operator">=</span> rega <span class="token operator">>></span>  index <span class="token punctuation">;</span>  
     <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="循环右移"><a href="#循环右移" class="headerlink" title="循环右移"></a><strong>循环右移</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203016115.png" alt=""></p>
<h3 id="BS的实现（全译码）"><a href="#BS的实现（全译码）" class="headerlink" title="BS的实现（全译码）"></a>BS的实现（全译码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203138183.png" alt=""></p>
<ul>
<li><p>1位：8选1</p>
</li>
<li><p>8位：8个8选1</p>
</li>
<li><p>用管逻辑电路实现</p>
</li>
</ul>
<p><strong>循环右移</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203157330.png" alt=""></p>
<ul>
<li>CMOS电路本质是对电容充放电的过程</li>
</ul>
<p><strong>逻辑右移</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203222931.png" alt=""></p>
<p><strong>算术右移</strong> </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203235007.png" alt=""></p>
<p><strong>右移控制</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203251031.png" alt=""></p>
<p><strong>逻辑左移</strong> </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203319377.png" alt=""></p>
<h3 id="全译码方式"><a href="#全译码方式" class="headerlink" title="全译码方式"></a><strong>全译码方式</strong></h3><ul>
<li><p>对表示移位次数的二进制位进行完全译码，分别给出各种移位的单独控制线。</p>
</li>
<li><p>对于32位字长来说，移位部分有32根控制线SC31~ SC0分别控制移31~0位时的操作</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203355014.png" alt=""></p>
<ul>
<li>桶形移位寄存器，开关阵列规则，电路最规则，最慢</li>
</ul>
<h3 id="BS的实现（全编码）"><a href="#BS的实现（全编码）" class="headerlink" title="BS的实现（全编码）"></a>BS的实现（全编码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203428382.png" alt=""></p>
<ul>
<li>5个叠加就是要移位位数，电路最不规则，最快</li>
</ul>
<h3 id="BS的实现（部分译码）"><a href="#BS的实现（部分译码）" class="headerlink" title="BS的实现（部分译码）"></a>BS的实现（部分译码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203455409.png" alt=""></p>
<ul>
<li>折衷：4×32和8×32的开关阵列组成，快位移每次固定移动四位</li>
</ul>
<h3 id="数据通路"><a href="#数据通路" class="headerlink" title="数据通路"></a><strong>数据通路</strong></h3><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104423535.png" alt=""></p>
<h3 id="桶式移位器BS-Barrel-Shifter"><a href="#桶式移位器BS-Barrel-Shifter" class="headerlink" title="桶式移位器BS(Barrel Shifter)"></a>桶式移位器BS(Barrel Shifter)</h3><ul>
<li><p>是高速微处理器中的常用部件</p>
</li>
<li><p>能在单周期内完成多种方式、各种位数的移位操作。</p>
</li>
<li><p>用于实现移位指令、浮点计算中的小数点对齐等。</p>
</li>
</ul>
<h2 id="关系操作符"><a href="#关系操作符" class="headerlink" title="关系操作符"></a>关系操作符</h2><pre><code>&gt;    大于
&lt;    小于
&gt;=    大于等于
&lt;=    小于等于</code></pre><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104641922.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> relationals <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                   regb <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span>           val
      <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        val <span class="token operator">=</span> rega <span class="token operator">></span>    regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位0，且不是全零</span>
        val <span class="token operator">=</span> rega <span class="token operator">&lt;</span>    regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位1</span>
        val <span class="token operator">=</span> rega <span class="token operator">=</span> <span class="token operator">=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//全0</span>
        val <span class="token operator">=</span> rega <span class="token operator">></span> <span class="token operator">=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位0</span>
        val <span class="token operator">=</span> rega <span class="token operator">&lt;=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位1，或全零</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>判断大小的电路是减法器来实现</p>
</li>
<li><p>上述代码的实现电路需要5位来实现，增加一位符号位</p>
</li>
</ul>
<h2 id="相等操作符"><a href="#相等操作符" class="headerlink" title="相等操作符"></a>相等操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104800590.png" alt=""></p>
<ul>
<li>== 的电路规模小</li>
</ul>
<h2 id="相同操作符"><a href="#相同操作符" class="headerlink" title="相同操作符"></a>相同操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104832479.png" alt=""></p>
<ul>
<li>=== 字母比较</li>
<li>=== 唯一一个不能综合的操作符</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104855978.png" alt=""></p>
<h2 id="条件操作符"><a href="#条件操作符" class="headerlink" title="条件操作符"></a>条件操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105028002.png" alt=""></p>
<ul>
<li><p>三态门实现</p>
</li>
<li><p>数据总线上后来用二选一电路替代三态门</p>
</li>
<li><p>三态门给双向数据端口建模</p>
</li>
</ul>
<p><strong>条件操作符的语法为：</strong></p>
<pre><code>   &lt;LHS&gt; = &lt;condition&gt; ? &lt;true_expression&gt; : &lt;false_expression&gt;</code></pre><p>其意思是：if condition为真, 则 LHS=true_expression, 否则 LHS = false_expression</p>
<p><strong>每个条件操作符必须有三个参数，缺少任何一个都会产生错误。</strong></p>
<pre><code>registger = condition ? true_value : false_value；</code></pre><p>上式中，若condition为真则register等于true_value；若condition为假则register等于false_value。一个很有意思的地方是，如果条件值不确定，且true_value和false_value不相等，则</p>
<pre><code>例如：assign out = (sel == 0) ? a : b;</code></pre><p>若sel为0则out =a；若sel为1则out = b。如果sel为x或z，若a = b =0，则out = 0；若a≠b，则out值不确定。</p>
<h2 id="级联操作符"><a href="#级联操作符" class="headerlink" title="级联操作符"></a>级联操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105409462.png" alt=""></p>
<ul>
<li>必须指定位数，不能缺省！如‘b0</li>
</ul>
<h2 id="复制操作符"><a href="#复制操作符" class="headerlink" title="复制操作符"></a>复制操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105517516.png" alt=""></p>
<h3 id="拼接与复制"><a href="#拼接与复制" class="headerlink" title="拼接与复制"></a>拼接与复制</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> replicate <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span>
                                   regb <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out   <span class="token punctuation">,</span> 
                                    bus
      <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        bus <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">2</span><span class="token operator">{</span> regb<span class="token operator">}}</span><span class="token punctuation">;</span> 

        out <span class="token operator">=</span>  <span class="token operator">{</span>rega<span class="token punctuation">,</span>  regb<span class="token operator">}</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211022105618380.png" alt=""></p>
<h2 id="作业1"><a href="#作业1" class="headerlink" title="作业1"></a>作业1</h2><p>请使用verilog描述一个16位CSA加法器adder_16，如下图所示。其中：</p>
<p>a_in和b_in是输入数据，sum_o是和输出信号，</p>
<p>c_in是进位输入，c_o是进位输出信号。</p>
<p>要求：4位一组，组内使用CLA进位链。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211022105657124.png" alt=""></p>
<p>仿真工具：</p>
<ul>
<li>Modesim</li>
<li>ActiveHDL</li>
<li>iverilog</li>
</ul>
<h1 id="Verilog语言的结构级描述"><a href="#Verilog语言的结构级描述" class="headerlink" title="Verilog语言的结构级描述"></a>Verilog语言的结构级描述</h1><h2 id="术语及定义-terms-and-definations"><a href="#术语及定义-terms-and-definations" class="headerlink" title="术语及定义 (terms and definations)"></a>术语及定义 (terms and definations)</h2><ul>
<li><p>结构描述 : 用门及门的连接描述器件的功能</p>
</li>
<li><p>primitives(基本单元) : Verilog语言已定义的具有简单逻辑功能的功能模型(models)</p>
</li>
</ul>
<h3 id="结构描述"><a href="#结构描述" class="headerlink" title="结构描述"></a>结构描述</h3><ul>
<li>Verilog结构描述表示一个逻辑图</li>
<li>结构描述用已有的元件构造。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029091205981.png" alt=""></p>
<ul>
<li>结构描述等价于逻辑图。它们都是连接简单元件来构成更为复杂的元件。Verilog使用其连接特性完成简单元件的连接。</li>
<li>在描述中使用元件时，通过建立这些元件的实例来完成。</li>
<li>上面的例子中MUX是没有反馈的组合电路，使用中间或内部信号将门连接起来。描述中忽略了门的实例名，并且同一种门的所有实例可以在一个语句中实例化。</li>
<li>上面的锁存器(latch)是一个时序元件，其输出反馈到输入上。它没有使用任何内部信号。它使用了实例名并且对两个<em>nor</em>门使用了分开的实例化语句。</li>
</ul>
<h3 id="Verilog基本单元（primitives"><a href="#Verilog基本单元（primitives" class="headerlink" title="Verilog基本单元（primitives)"></a>Verilog基本单元（primitives)</h3><ul>
<li><p>Verilog基本单元提供基本的逻辑功能，这些基本单元是预定义的，不需要用户定义。</p>
</li>
<li><p>大多数ASIC和FPGA元件库是用这些基本单元开发的。基本单元库是自下而上的设计方法的一部分。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029091342809.png" alt=""></p>
<h4 id="用于底层建模的基本单元"><a href="#用于底层建模的基本单元" class="headerlink" title="用于底层建模的基本单元"></a><strong>用于底层建模的基本单元</strong></h4><ul>
<li><p>上拉、下拉电阻：</p>
<p>–pullup pulldown</p>
</li>
<li><p>MOS管单元：</p>
<p>–cmos rcmos  //r是带电阻的</p>
<p>–pmos rpmos</p>
<p>–nmos rnmos</p>
</li>
<li><p>传输线单元：</p>
<p>–tran rtran</p>
<p>–tranif0  rtranif0  //带三态门</p>
<p>–tranif1 rtranif1</p>
</li>
</ul>
<h4 id="基本单元的引脚-pin-的可扩展性"><a href="#基本单元的引脚-pin-的可扩展性" class="headerlink" title="基本单元的引脚 (pin)的可扩展性"></a><strong>基本单元的引脚 (pin)的可扩展性</strong></h4><ul>
<li>基本单元引脚数目由连接到门上的net的数量决定。因此当基本单元输入或输出的数量变化时用户不需要重定义一个新的逻辑功能。</li>
<li>所有门（除了not和buf）可以有多个输入，但只能有一个输出。</li>
<li>not和buf门可以有多个输出，但只能有一个输入。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092206287.png" alt=""></p>
<h4 id="带条件的基本单元"><a href="#带条件的基本单元" class="headerlink" title="带条件的基本单元"></a>带条件的基本单元</h4><ul>
<li><p>Verilog有四种不同类型的条件基本单元</p>
</li>
<li><p>这四种基本单元只能有三个引脚：output, input, enable</p>
</li>
<li><p>这些单元由enable引脚使能。</p>
<p>当条件基本单元使能信号无效时，输出高阻态Z。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092316033.png" alt=""></p>
<ul>
<li>条件基本单元有三个端口：输出、数据输入、使能输入</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092335425.png" alt=""></p>
<h4 id="基本单元实例化"><a href="#基本单元实例化" class="headerlink" title="基本单元实例化"></a>基本单元实例化</h4><ul>
<li><p>在端口列表中，先说明输出端口，然后是输入端口</p>
</li>
<li><p>实例化时实例的名字是可选项</p>
<p>​    and    (out, in1, in2, in3, in4); // unnamed instance</p>
<p>​    buf b1 (out1, out2, in);       // named instance</p>
</li>
<li><p>延时说明是可选项。所说明的延时是固有延时。输出信号经过所说明的延时才变化。没有说明时延时为0。</p>
<p>​       notif0 #3.1 n1 (out, in, cntrl); // delay specified</p>
</li>
<li><p>信号强度说明是可选项</p>
<p>​      not (strong1, weak0) n1 (inv, bit); // strength specified</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092558145.png" alt=""></p>
<blockquote>
<p>Intrinsic 反相器 Y=~A</p>
<p>惯性，小于#10不取反，起到过滤作用（惯性延迟）</p>
</blockquote>
<h4 id="Module实例化-module-instantiation"><a href="#Module实例化-module-instantiation" class="headerlink" title="Module实例化(module instantiation)"></a>Module实例化(module instantiation)</h4><ul>
<li>模块实例化时实例必须有一个名字。</li>
<li>使用<strong>位置映射</strong>时，端口次序与模块的说明相同。</li>
<li>使用<strong>名称映射</strong>时，端口次序与位置无关</li>
<li>没有连接的输入端口初始化值为<strong>x</strong>。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092844235.png" alt=""></p>
<h4 id="实例数组-Array-of-Instances"><a href="#实例数组-Array-of-Instances" class="headerlink" title="实例数组(Array of Instances)"></a>实例数组(Array of Instances)</h4><ul>
<li><p>实例名字后有范围说明时会创建一个实例数组。在说明实例数组时，实例必须有一个名字 (包括基本单元实例)。其说明语法为：</p>
<p>​     &lt;模块名字&gt; &lt;实例名字&gt; &lt;范围&gt; (&lt;端口&gt;);</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029092937456.png" alt=""></p>
<ul>
<li>如果范围中MSB与LSB相同，则只产生一个实例。</li>
<li>一个实例名字只能有一个范围。</li>
<li>下面以模块comp为例说明这些情况</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029093016770.png" alt=""></p>
<p><strong>generate</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029093055161.png" alt=""></p>
<h4 id="逻辑强度-strength-模型"><a href="#逻辑强度-strength-模型" class="headerlink" title="逻辑强度(strength)模型"></a>逻辑强度(strength)模型</h4><ul>
<li><p>Verilog提供多级逻辑强度。</p>
</li>
<li><p>逻辑强度模型决定信号组合值是可知还是未知的，以更精确的描述硬件的行为。</p>
</li>
<li><p>下面这些情况是常见的需要信号强度才能精确建模的例子。</p>
<p>–开极输出(Open collector output)(需要上拉）</p>
<p>–多个三态驱动器驱动一个信号</p>
<p>–MOS充电存储</p>
<p>–ECL门（emitter dotting)</p>
</li>
<li><p>逻辑强度是Verilog模型的一个重要部分。通常用于元件建模，如ASIC和FPGA库开发工程师才使用这么详细的强度级。但电路设计工程师使用这些精细的模型仿真也应该对此了解。</p>
</li>
</ul>
<h4 id="信号强度值系统"><a href="#信号强度值系统" class="headerlink" title="信号强度值系统"></a>信号强度值系统</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029093233484.png" alt=""></p>
<ul>
<li><p>用户可以给基本单元实例或net定义强度。</p>
</li>
<li><p>基本单元强度说明语法：</p>
<p>​    &lt;基本单元名&gt; &lt;强度&gt; &lt;延时&gt; &lt;实例名&gt; （&lt;端口&gt;）；</p>
<p>   例：nand (strong1, pull0) #( 2: 3: 4) n1 (o, a, b); // strength and delay</p>
<p>​           or (supply0, highz1) (out, in1, in2, in3); // no instance name</p>
</li>
<li><p>用户可以用%v格式符显示net的强度值</p>
<p>​     <code>$monitor ($time,, " output = %v", f);</code></p>
</li>
<li><p>电容强度(large, medium, small)只能用于net类型trireg和基本单元tran</p>
<p>​     例如：trireg (small) tl;</p>
</li>
</ul>
<h4 id="Verilog多种强度决断"><a href="#Verilog多种强度决断" class="headerlink" title="Verilog多种强度决断"></a>Verilog多种强度决断</h4><ul>
<li>在Verilog中，级别高的强度覆盖级别低的强度</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029093400923.png" alt=""></p>
<h2 id="仿真工具及testbench编写"><a href="#仿真工具及testbench编写" class="headerlink" title="仿真工具及testbench编写"></a>仿真工具及testbench编写</h2><ul>
<li>主要有三种仿真算法<ul>
<li>基于时间的(SPICE仿真器)</li>
<li>基于事件的(Verilog-XL和NC Verilog仿真器)</li>
<li>基于周期的(cycle)</li>
</ul>
</li>
</ul>
<h3 id="仿真算法"><a href="#仿真算法" class="headerlink" title="仿真算法"></a>仿真算法</h3><ul>
<li><p>基于时间的算法用于处理连续的时间及变量</p>
<ul>
<li>在每一个时间点对所有电路元件进行计算</li>
<li>效率低。在一个时间点只有约2~10%的电路活动</li>
</ul>
</li>
<li><p>基于事件的算法处理离散的时间、状态和变量</p>
<ul>
<li>只有电路状态发生变化时才进行处理，只模拟哪些可能引起电路状态改变的元件。仿真器响应输入引脚上的事件，并将值在电路中向前传播。</li>
<li>是应用最为广泛的仿真算法</li>
<li>效率高。“evaluate when necessary”</li>
</ul>
</li>
<li><p>基于周期的仿真以时钟周期为处理单位(与时间无关)</p>
<ul>
<li>只在时钟边沿进行计算，不管时钟周期内的时序</li>
<li>使用两值逻辑 (1, 0) </li>
<li>只关心电路功能而不关心时序，对于大型设计，效率高</li>
<li>仅适用于同步电路。</li>
</ul>
</li>
</ul>
<h3 id="基于事件仿真的时轮-time-wheel"><a href="#基于事件仿真的时轮-time-wheel" class="headerlink" title="基于事件仿真的时轮(time wheel)"></a>基于事件仿真的时轮(time wheel)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100303235.png" alt=""></p>
<ul>
<li>仿真器在编译数据结构时建立一个事件队列。</li>
<li>只有当前时间片中所有事件都处理完成后，时间才能向前。</li>
<li>仿真从时间0开始，而且时轮只能向前推进。只有时间0的事件处理完后才能进入下一时片。</li>
<li>在同一个时间片内发生的事件在硬件上是并行的。</li>
<li>理论上时间片可以无限。但实际上受硬件及软件的限制。</li>
</ul>
<h3 id="一个完整的简单例子-test-fixture"><a href="#一个完整的简单例子-test-fixture" class="headerlink" title="一个完整的简单例子 test fixture"></a>一个完整的简单例子 <strong>test fixture</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100347975.png" alt=""></p>
<ul>
<li><p>被测试器件DUT是一个二选一多路器。测试程序(test fixture)提供测试激励及验证机制。</p>
</li>
<li><p>Test fixture使用行为级描述，DUT采用门级描述。下面将给出Test fixture的描述、DUT的描述及如何进行混合仿真。</p>
</li>
</ul>
<h4 id="DUT-被测器件-device-under-test"><a href="#DUT-被测器件-device-under-test" class="headerlink" title="DUT 被测器件 (device under test)"></a>DUT 被测器件 (device under test)</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100428139.png" alt=""></p>
<ul>
<li><p>a, b, sel是输入端口，out是输出端口。所有信号通过这些端口从模块输入/输出。</p>
</li>
<li><p>另一个模块可以通过模块名及端口说明使用多路器。实例化多路器时不需要知道其实现细节。这正是自上而下设计方法的一个重要特点。模块的实现可以是行为级也可以是门级，但并不影响高层次模块对它的使用。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> MUX2_1 <span class="token punctuation">(</span>
<span class="token comment" spellcheck="true">// Port declarations</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> out<span class="token punctuation">,</span>
    <span class="token keyword">input</span>    <span class="token keyword">wire</span>    a<span class="token punctuation">,</span> 
                             b<span class="token punctuation">,</span> 
                             sel
<span class="token punctuation">)</span><span class="token punctuation">;</span>
       <span class="token keyword">wire</span> sel_<span class="token punctuation">,</span> a1<span class="token punctuation">,</span> b1<span class="token punctuation">;</span>

        <span class="token keyword">not</span>  <span class="token punctuation">(</span>sel_<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">and</span> <span class="token punctuation">(</span>a1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> sel_<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">and</span> <span class="token punctuation">(</span>b1<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">or</span>    <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a1<span class="token punctuation">,</span> b1<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="Test-Fixture-—-如何说明实例"><a href="#Test-Fixture-—-如何说明实例" class="headerlink" title="Test Fixture — 如何说明实例"></a>Test Fixture — 如何说明实例</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100504595.png" alt=""></p>
<h4 id="Test-fixture-激励描述"><a href="#Test-fixture-激励描述" class="headerlink" title="Test fixture 激励描述"></a>Test fixture <strong>激励描述</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> testfixture<span class="token punctuation">;</span>
 <span class="token comment" spellcheck="true">// Data type declaration</span>
    <span class="token keyword">reg</span>   a<span class="token punctuation">,</span> d<span class="token punctuation">,</span> s<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> o<span class="token punctuation">;</span>
 <span class="token comment" spellcheck="true">// MUX instance</span>
    MUX2_1 mux <span class="token punctuation">(</span>o<span class="token punctuation">,</span> a<span class="token punctuation">,</span> d<span class="token punctuation">,</span> s<span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token comment" spellcheck="true">// Apply stimulus</span>
    <span class="token keyword">initial</span>
    <span class="token keyword">begin</span>
               a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> d <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> s <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
          <span class="token number">#5</span> d <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
          <span class="token number">#5</span> d <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> s <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
          <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
          <span class="token number">#5</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
 <span class="token comment" spellcheck="true">// Display results</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100626236.png" alt=""></p>
<ul>
<li>例子中，a, d, s说明为reg类数据。reg类数据是寄存器类数据信号，在重新赋值前一直保持当前数据。</li>
<li>#5 用于指示等待5个时间单位。</li>
<li>$<em>finish</em>是结束仿真的系统任务。</li>
</ul>
<h4 id="Test-Fixture-响应产生"><a href="#Test-Fixture-响应产生" class="headerlink" title="Test Fixture 响应产生"></a>Test Fixture 响应产生</h4><p>Verilog提供了一些系统任务和系统函数，包括：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029100836622.png" alt=""></p>
<h4 id="语言专用标记-tokens"><a href="#语言专用标记-tokens" class="headerlink" title="语言专用标记( tokens)"></a>语言专用标记( tokens)</h4><p>系统任务及函数</p>
<p><code>$&lt;identifier&gt;</code></p>
<ul>
<li><p>$符号指示这是系统任务和函数</p>
</li>
<li><p>系统函数有很多，如：</p>
<ul>
<li><p>返回当前仿真时间$time</p>
</li>
<li><p>显示/监视信号值($display, $monitor)</p>
</li>
<li><p>停止仿真$stop</p>
</li>
<li><p>结束仿真$finish</p>
<p> $monitor($time, “a = %b, b = %h”, a, b);</p>
</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>q<span class="token punctuation">,</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">input</span> d<span class="token punctuation">,</span>  <span class="token comment" spellcheck="true">// input data</span>
              clk<span class="token punctuation">,</span> <span class="token comment" spellcheck="true">/*input clock */</span> clr<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and 
  clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="完整的Test-Fixture"><a href="#完整的Test-Fixture" class="headerlink" title="完整的Test Fixture"></a>完整的Test Fixture</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> testfixture<span class="token punctuation">;</span>
  <span class="token comment" spellcheck="true">// 数据类型说明</span>
    <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> s<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> o<span class="token punctuation">;</span>
  <span class="token comment" spellcheck="true">// MUX实例化</span>
    MUX2_1 mux <span class="token punctuation">(</span>o<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> s<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment" spellcheck="true">// 施加激励</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
            a <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> s <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token number">#5</span> b <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>  
        <span class="token number">#5</span> b <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> s <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">#5</span> a <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token number">#5</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token comment" spellcheck="true">// 显示结果</span>
  <span class="token keyword">initial</span>
    <span class="token property">$monitor</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token punctuation">,</span><span class="token string">" o=%b a=%b b=%b s=%b"</span><span class="token punctuation">,</span> o<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> s<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029101214991.png" alt=""></p>
<h3 id="启动Verilog-XL"><a href="#启动Verilog-XL" class="headerlink" title="启动Verilog-XL"></a>启动Verilog-XL</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029101640746.png" alt=""></p>
<h4 id="其它常用选项"><a href="#其它常用选项" class="headerlink" title="其它常用选项"></a>其它常用选项</h4><ul>
<li><p>verilog</p>
<p>​    显示其帮助（所有可用选项）</p>
</li>
<li><p>verilog +gui </p>
<p>​    启动图形界面</p>
</li>
<li><p>verilog –v –y: </p>
<p>​    定义仿真库</p>
</li>
<li><p>verilog +define+&lt;macro&gt;</p>
<p>​    重新定义宏变量</p>
</li>
<li><p>verilog +sdf_file</p>
<p>​    重新指定sdf文件</p>
</li>
</ul>
<h3 id="波形显示工具—simvision"><a href="#波形显示工具—simvision" class="headerlink" title="波形显示工具—simvision"></a>波形显示工具—simvision</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029101818499.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029101831848.png" alt=""></p>
<h4 id="SHM：波形数据库"><a href="#SHM：波形数据库" class="headerlink" title="SHM：波形数据库"></a>SHM：波形数据库</h4><p>波形显示工具从数据库，如SHM数据库中读取数据。使用下面的系统任务可以对SHM数据库进行操作：</p>
<table>
<thead>
<tr>
<th>系统任务</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>$shm_open(“waves.shm”);</td>
<td>打开一个仿真数据库。同时只能打开一个库写入。</td>
</tr>
<tr>
<td>$shm_probe();</td>
<td>选择信号，当它们的值变化时写入仿真库</td>
</tr>
<tr>
<td>$shm_close;  $shm_save;</td>
<td>关闭仿真库  将仿真数据库写到磁盘</td>
</tr>
</tbody></table>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">initial</span>
<span class="token keyword">begin</span>
    <span class="token property">$shm_open</span><span class="token punctuation">(</span>“<span class="token punctuation">.</span><span class="token operator">/</span>data<span class="token operator">/</span>lab<span class="token punctuation">.</span>shm”<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$shm_probe</span><span class="token punctuation">(</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="用-shm-probe设置信号探针"><a href="#用-shm-probe设置信号探针" class="headerlink" title="用$shm_probe设置信号探针"></a>用$shm_probe设置信号探针</h4><ul>
<li><p>$shm_probe的语法：</p>
<p>$shm_probe(scope0, node0, scope1, node1, …);</p>
<ul>
<li><p>每个node都是基于前面scope的说明(层次化的）</p>
</li>
<li><p>scope参数缺省值为当前范围(scope)。node参数缺省值为指定范围的所有输入、输出及输入输出。</p>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029102130759.png" alt=""></p>
<h4 id="模块实例化"><a href="#模块实例化" class="headerlink" title="模块实例化"></a>模块实例化</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029102223946.png" alt=""></p>
<p>在$shm_probe中使用scope/node对作为参数。参数可以使用缺省值或两个参数都设置。例如：</p>
<ul>
<li><p>$shm_probe( ); 观测当前范围(scope)所有端口</p>
</li>
<li><p>$shm_probe(“A”); 观测当前范围所有节点</p>
</li>
<li><p>$shm_probe(alu, adder); 观测实例alu和adder的所有端口</p>
</li>
<li><p>$shm_probe(“S”, top.alu, “AC”); 观测：</p>
<p>   (1): 当前范围及其以下所有端口，除库单元</p>
<p>   (2):top.alu模块及其以下所有节点，包括库单元</p>
</li>
</ul>
<h4 id="VCD数据库"><a href="#VCD数据库" class="headerlink" title="VCD数据库"></a>VCD数据库</h4><p>Verilog提供一系列系统任务用于记录信号值变化保存到标准的VCD(Value Change Dump)格式数据库中。大多数波形显示工具支持VCD格式。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029103006136.png" alt=""></p>
<p>VCD数据库是仿真过程中数据信号变化的记录。它只记录用户指定的信号。</p>
<ul>
<li>用户可以用<em>$dump<em>系统任务打开一个数据库，保存信号并控制信号的保存。除</em>$dumpvars<em>外，其它任务的作用都比较直观。 *$dumpvars</em>将在后面详细描述*。</em></li>
<li>必须首先使用<em>$dumpfile</em>系统任务，并且在一次仿真中只能打开一个VCD数据库。</li>
<li>在仿真前(时间0前)必须先指定要观测的信号，这样才能看到信号完整的变化过程。</li>
<li>仿真时定期的将数据保存到磁盘是一个好的习惯，万一系统出现问题数据也不会全部丢失。</li>
<li>VCD数据库不记录仿真结束时的数据。因此如果希望看到最后一次数据变化后的波形，必须在结束仿真前使用<em>$dumpall</em>。</li>
</ul>
<p>要给$dumpvars提供层次(levels)及范围(scope)参数，例如</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token property">$dumpvars</span><span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// Dump所有层次的信号</span>
<span class="token property">$dumpvars</span> <span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">,</span> top<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Dump top模块中的所有信号</span>
<span class="token property">$dumpvars</span> <span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">,</span> top<span class="token punctuation">.</span>u1<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Dump实例top. u1及其下一层的信号</span>
<span class="token property">$dumpvars</span> <span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> top<span class="token punctuation">.</span>u2<span class="token punctuation">,</span> top<span class="token punctuation">.</span>u1<span class="token punctuation">.</span>u13<span class="token punctuation">.</span>q<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Dump top.u2及其以下所有信号，以及信号top.u1.u13.q。</span>
<span class="token property">$dumpvars</span> <span class="token punctuation">(</span><span class="token number">3</span><span class="token punctuation">,</span> top<span class="token punctuation">.</span>u2<span class="token punctuation">,</span> top<span class="token punctuation">.</span>u1<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Dump top.u1和top.u2及其下两层中的所有信号。</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>用下面的代码可以代替前面test fixture的<em>$monitor</em>命令:</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">initial</span>
        <span class="token keyword">begin</span>
            <span class="token property">$dumpfile</span> <span class="token punctuation">(</span>“verilog<span class="token punctuation">.</span>dump”<span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token property">$dumpvars</span> <span class="token punctuation">(</span><span class="token number">0</span><span class="token punctuation">,</span> testfixture<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="dumpvars语法"><a href="#dumpvars语法" class="headerlink" title="$dumpvars语法"></a>$dumpvars语法</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029103336034.png" alt=""></p>
<h3 id="练习"><a href="#练习" class="headerlink" title="练习"></a>练习</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029103710257.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">adder_rpl</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   a<span class="token punctuation">,</span> 
              b<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>              ci<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>            co<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   s
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  g<span class="token punctuation">,</span> 
                      p<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">4</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  c<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> co <span class="token operator">=</span> c<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> ci<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> ci<span class="token punctuation">;</span>
        g     <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
        p     <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
        c<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> g <span class="token operator">|</span> <span class="token punctuation">(</span>p <span class="token operator">&amp;</span> c<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        s        <span class="token operator">=</span> p <span class="token operator">^</span> c<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">adder_rpl</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   a<span class="token punctuation">,</span> 
              b<span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>              ci<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>            co<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   s
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  g<span class="token punctuation">,</span> 
                      p<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">4</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  c<span class="token punctuation">;</span>
    <span class="token keyword">integer</span>  i<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> co <span class="token operator">=</span> c<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> ci<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> ci<span class="token punctuation">;</span>
        <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> n<span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            g<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token operator">&amp;</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
            p<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token operator">^</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
            c<span class="token punctuation">[</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">]</span>   <span class="token operator">=</span> g<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span>p<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token operator">&amp;</span>c<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            s<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> p<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token operator">^</span>c<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
         <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><strong>请分别给出下面电路的结构级和行为级模型</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115135938.png" alt=""></p>
<h2 id="ALU的功能"><a href="#ALU的功能" class="headerlink" title="ALU的功能"></a><strong>ALU的功能</strong></h2><ul>
<li><p>算术运算</p>
<ul>
<li>加、减法运算</li>
</ul>
</li>
<li><p>逻辑运算</p>
<ul>
<li>按位逻辑计算</li>
<li>and nand or nor xor xnor buf not</li>
<li>输出全0，全1</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115246064.png" alt=""></p>
<h3 id="逻辑运算"><a href="#逻辑运算" class="headerlink" title="逻辑运算"></a><strong>逻辑运算</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115323515.png" alt=""></p>
<p><strong>如何实现逻辑运算？</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115411324.png" alt=""></p>
<h3 id="算术运算"><a href="#算术运算" class="headerlink" title="算术运算"></a><strong>算术运算</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115501176.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115521756.png" alt=""></p>
<p>注：<strong>异或取反是同或，同或取反是异或</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115535765.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115552383.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115610133.png" alt=""></p>
<p>注：<strong>M是控制是逻辑运算还是算术运算，对于第一种方式：0：逻辑运算，1：算术运算</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115632454.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211029115651552.png" alt=""></p>
<h3 id="作业3"><a href="#作业3" class="headerlink" title="作业3"></a>作业3</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105093531628.png" alt=""></p>
<h3 id="ALU计算益出的判断方法"><a href="#ALU计算益出的判断方法" class="headerlink" title="ALU计算益出的判断方法"></a><strong>ALU计算益出的判断方法</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105093608928.png" alt=""></p>
<h1 id="Verilog的可综合描述风格"><a href="#Verilog的可综合描述风格" class="headerlink" title="Verilog的可综合描述风格"></a>Verilog的可综合描述风格</h1><h2 id="描述风格简介"><a href="#描述风格简介" class="headerlink" title="描述风格简介"></a>描述风格简介</h2><ul>
<li><p>如果逻辑输出在任何时候都直接由当前输入组合决定，则为组合逻辑。</p>
</li>
<li><p>如果输出在任何给定时刻不能由输入的状态决定，则为时序逻辑。</p>
</li>
</ul>
<p>通常综合输出不会只是一个纯组合或纯时序逻辑。</p>
<blockquote>
<pre><code>   一定要清楚</code></pre><p>​       所写的源代码会综合出什么类型逻辑，至少要知道其拓朴结构</p>
<p>​       要得到指定的逻辑结构，需要如何描述</p>
<p>这是非常重要的。 </p>
</blockquote>
<h2 id="不支持的Verilog结构"><a href="#不支持的Verilog结构" class="headerlink" title="不支持的Verilog结构"></a>不支持的Verilog结构</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105095746216.png" alt=""></p>
<h3 id="持续赋值"><a href="#持续赋值" class="headerlink" title="持续赋值"></a>持续赋值</h3><p>持续赋值驱动值到net上。因为驱动是持续的，所以输出将随任意输入的改变而随时更新，因此将产生组合逻辑。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orand <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
     <span class="token keyword">output</span> out<span class="token punctuation">;</span>
     <span class="token keyword">assign</span> out <span class="token operator">=</span> e <span class="token operator">&amp;</span> <span class="token punctuation">(</span>a <span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c <span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orand <span class="token punctuation">(</span> <span class="token comment" spellcheck="true">//另类的assign</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>     a<span class="token punctuation">,</span> 
                en<span class="token punctuation">,</span> 
    <span class="token keyword">output</span> <span class="token keyword">wire</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out <span class="token operator">=</span> en <span class="token operator">?</span> a <span class="token punctuation">:</span> out<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105100459175.png" alt=""></p>
<h3 id="延迟赋值语句"><a href="#延迟赋值语句" class="headerlink" title="延迟赋值语句"></a>延迟赋值语句</h3><p>语法： LHS = <timing_ control=""> RHS;</timing_></p>
<ul>
<li><p>时序控制延迟的是赋值而不是右边表达式的计算。</p>
</li>
<li><p>在延迟赋值语句中RHS表达式的值都有一个隐含的临时存储。</p>
</li>
<li><p>可以用来简单精确地模拟寄存器交换和移位。 </p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105100537090.png" alt=""></p>
<h3 id="非阻塞过程赋值语句"><a href="#非阻塞过程赋值语句" class="headerlink" title="非阻塞过程赋值语句"></a>非阻塞过程赋值语句</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105100804305.png" alt=""></p>
<p>阻塞过程赋值执行完成后再执行在顺序块内下一条语句。</p>
<p>非阻塞赋值不阻塞过程流，仿真器读入一条赋值语句并对它进行调度之后，就可以处理下一条赋值语句。</p>
<p>若过程块中的所有赋值都是非阻塞的，赋值按两步进行：</p>
<ol>
<li>仿真器计算所有RHS表达式的值，保存结果，并进行调度在时序控制指定时间的赋值。</li>
<li>在经过相应的延迟后，仿真器通过将保存的值赋给LHS表达式完成赋值。</li>
</ol>
<p><strong>阻塞与非阻塞赋值语句行为差别举例</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105100919800.png" alt=""></p>
<h3 id="过程块语句-1"><a href="#过程块语句-1" class="headerlink" title="过程块语句"></a>过程块语句</h3><ul>
<li><p><strong>任意边沿</strong></p>
<ul>
<li>在所有输入信号的任意边沿进入的过程块称为<strong>组合块</strong>。 </li>
</ul>
<p>​      <code>always @( a or b) // 与门</code></p>
<p>​       <code>y = a &amp; b;</code></p>
</li>
<li><p><strong>单个边沿</strong></p>
<ul>
<li>在一个控制信号的单个边沿上进入的过程块产生同步逻辑。这种过程块称为同步块。</li>
</ul>
<p>​        <code>always @( posedge clk) // D flip-flop</code></p>
<p>​       <code>q &lt;= d;</code></p>
<ul>
<li>同步块也可以对异步复位信号的变化产生敏感</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> rst_<span class="token punctuation">)</span>
     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> rst_<span class="token punctuation">)</span>   
         q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
     <span class="token keyword">else</span>
         q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="组合块描述风格"><a href="#组合块描述风格" class="headerlink" title="组合块描述风格"></a>组合块描述风格</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>q<span class="token punctuation">,</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">input</span> d<span class="token punctuation">,</span>  <span class="token comment" spellcheck="true">// input data</span>
              clk<span class="token punctuation">,</span> <span class="token comment" spellcheck="true">/*input clock */</span> clr<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c…）    <span class="token keyword">begin</span>
        过程赋值语句；
        高级描述语句
            <span class="token keyword">if</span>语句；
            <span class="token keyword">case</span>语句；
            循环语句；
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>任意边沿</p>
<ul>
<li>在所有输入信号的任意边沿进入的过程块称为组合块。 </li>
</ul>
<p>​           always @( a or b) </p>
<p>​            y = a &amp; b;</p>
<ul>
<li><strong>敏感列表</strong>要完全</li>
<li>采用<strong>阻塞赋值</strong>语句</li>
<li>可能产生<strong>组合逻辑或锁存器</strong></li>
<li>过程赋值语句产生组合逻辑</li>
<li>IF或CASE语句可能产生<strong>锁存器</strong></li>
<li>循环语句？</li>
</ul>
</li>
</ul>
<h4 id="组合块：敏感列表要完全"><a href="#组合块：敏感列表要完全" class="headerlink" title="组合块：敏感列表要完全"></a>组合块：敏感列表要完全</h4><p>在下面的例子，a, b, sl是块的输入</p>
<ul>
<li>sl用作条件， a、b用在过程赋值语句的右边</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105101931330.png" alt=""></p>
<p>将块的所有输入都列入敏感表是很好的描述习惯。不同的综合工具对不完全敏感表的处理有所不同。有的将不完全敏感表当作非法。其他的则产生一个警告并假设敏感表是完全的。在这种情况下，综合输出和RTL描述的仿真结果可能不一致。</p>
<h4 id="2001标准对敏感列表的简化"><a href="#2001标准对敏感列表的简化" class="headerlink" title="2001标准对敏感列表的简化"></a>2001标准对敏感列表的简化</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105102004404.png" alt=""></p>
<h3 id="条件语句"><a href="#条件语句" class="headerlink" title="条件语句"></a>条件语句</h3><p><em>if</em> 和 <em>if-else</em> 语句：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105102327596.png" alt=""></p>
<ul>
<li><p>可以多层嵌套。在嵌套<em>if</em>序列中，<em>else</em>和前面最近的if相关。</p>
</li>
<li><p>为提高可读性及确保正确关联，使用begin…end块语句指定其作用域。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> compute <span class="token punctuation">(</span>result<span class="token punctuation">,</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> opcode<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">;</span>
<span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opcode<span class="token punctuation">;</span>
<span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> rega <span class="token keyword">or</span> regb <span class="token keyword">or</span> opcode<span class="token punctuation">)</span>
      <span class="token keyword">case</span> <span class="token punctuation">(</span>opcode<span class="token punctuation">)</span>
            <span class="token number">3'b000</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b001</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">-</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b001</span> <span class="token punctuation">,</span>   <span class="token comment" spellcheck="true">// 多个case有同一个结果</span>
            <span class="token number">3'b010</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">/</span> regb<span class="token punctuation">;</span>
            <span class="token keyword">default</span> <span class="token punctuation">:</span>  <span class="token keyword">begin</span>
                 result <span class="token operator">=</span> <span class="token number">'bx</span><span class="token punctuation">;</span>
                 <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" no match"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
             <span class="token keyword">end</span>
       <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>在Verilog中重复说明case项是合法的，因为Verilog的case语句只执行第一个符合项。</p>
<h4 id="case、if语句可互相代替"><a href="#case、if语句可互相代替" class="headerlink" title="case、if语句可互相代替"></a>case、if语句可互相代替</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105103613643.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105103624249.png" alt=""></p>
<h4 id="会产生锁存器（latch）"><a href="#会产生锁存器（latch）" class="headerlink" title="会产生锁存器（latch）"></a>会产生锁存器（latch）</h4><p>在always块中，条件语句如果没有说明所有条件，即条件不完全，将产生latch。</p>
<p>在下面的例子中，由于没有定义enable为低电平时data的状态，因此enable为低电平时data的值必须保持，综合时将产生一个锁存器</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> latch <span class="token punctuation">(</span>
     <span class="token keyword">input</span>  <span class="token keyword">wire</span>     data<span class="token punctuation">,</span> 
        enable<span class="token punctuation">,</span>
     <span class="token keyword">output</span> <span class="token keyword">reg</span>      q
<span class="token punctuation">)</span><span class="token punctuation">;</span>

     <span class="token important">always @</span><span class="token punctuation">(</span> enable<span class="token punctuation">,</span> data<span class="token punctuation">)</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span>
               q <span class="token operator">=</span> data<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：assign q = en？in，q     //FPGA：锁存器;     ASIC：反馈震荡电路</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105215446816.png" alt=""></p>
<h4 id="自然完全的条件语句"><a href="#自然完全的条件语句" class="headerlink" title="自然完全的条件语句"></a><strong>自然完全的条件语句</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> comcase <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> e
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d<span class="token punctuation">)</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span><span class="token operator">{</span> a<span class="token punctuation">,</span> b<span class="token operator">}</span><span class="token punctuation">)</span>
            <span class="token number">2'b11</span><span class="token punctuation">:</span> e <span class="token operator">=</span> d<span class="token punctuation">;</span>
            <span class="token number">2'b10</span><span class="token punctuation">:</span> e <span class="token operator">=</span> <span class="token operator">~</span>c<span class="token punctuation">;</span>
            <span class="token number">2'b01</span><span class="token punctuation">:</span> e <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
            <span class="token number">2'b00</span><span class="token punctuation">:</span> e <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> compif <span class="token punctuation">(</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> e
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span>
            e <span class="token operator">=</span> d<span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> <span class="token operator">~</span>b<span class="token punctuation">)</span>
            e <span class="token operator">=</span> <span class="token operator">~</span>c<span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span>
            e <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">~</span> a <span class="token operator">&amp;</span> <span class="token operator">~</span>b<span class="token punctuation">)</span>
            e <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>   例中定义了所有可能的选项，综合结果是纯组合逻辑，没有不期望的锁存器产生。</p>
<h4 id="不完全条件语句"><a href="#不完全条件语句" class="headerlink" title="不完全条件语句"></a>不完全条件语句</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105103917069.png" alt=""></p>
<p>在上面的例子中，当a变为零时，不对e赋新值。因此e保存其值直到a变为1。这是锁存器的特性。</p>
<h4 id="default完全条件语句"><a href="#default完全条件语句" class="headerlink" title="default完全条件语句"></a>default完全条件语句</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105104000708.png" alt=""></p>
<p>​    综合工具将 ‘bx作为无关值，因此if语句类似于“ full case”，可以进行更好的优化。 </p>
<p>​    例中没有定义所有选项，但对没有定义的项给出了缺省行为。同样，其综合结果为纯组合逻辑——没有不期望的锁存器产生。</p>
<h4 id="指示完全条件语句"><a href="#指示完全条件语句" class="headerlink" title="指示完全条件语句"></a>指示完全条件语句</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> dircase <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> b<span class="token punctuation">,</span> c<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> d<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c<span class="token punctuation">)</span>
        <span class="token keyword">case</span> <span class="token punctuation">(</span>a<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// synopsys synthesis case = full    synopsys：公司的名字,综合指令指示完全，最好不要用，产生了工具依赖</span>

            <span class="token number">2'b00</span><span class="token punctuation">:</span> d <span class="token operator">=</span> b<span class="token punctuation">;</span>
            <span class="token number">2'b01</span><span class="token punctuation">:</span> d <span class="token operator">=</span> c<span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>和前例一样，没有定义所有case项，但综合指令通知优化器缺少的case项不会发生。结果也为纯组合逻辑，没有不期望锁存器产生。注意如果缺少的case项发生，而其结果未定义，综合结果和RTL的描述的行为可能不同。</p>
<h4 id="综合指令"><a href="#综合指令" class="headerlink" title="综合指令"></a>综合指令</h4><ul>
<li><p>大多数综合工具都能处理综合指令。</p>
</li>
<li><p>综合指令可以嵌在Verilog注释中，因此他们在Verilog仿真时忽略，只在综合工具解析时有意义。</p>
</li>
<li><p>不同工具使用的综合指令在语法上不同。但其目的相同，都是在RTL代码内部进行最优化。</p>
</li>
<li><p>通常综合指令中包含工具或公司的名称。例如，下面介绍的Envisia synopsys synthesis工具的编译指示都以synopsys synthesis开头。</p>
</li>
</ul>
<p><strong>综合指令举例</strong></p>
<ul>
<li><p>这里列出部分Cadence综合工具中综合指令。这些与其他工具，如Synopsys Design Compiler，中的指令很相似。</p>
<p>  // synopsys synthesis on</p>
<p>  // synopsys synthesis off</p>
<p>  // synopsys synthesis case = full, parallel, mux</p>
</li>
<li><p>结构指令</p>
<p>  // synopsys synthesis architecture = cla or rpl</p>
</li>
<li><p>FSM指令</p>
<p>  // synopsys synthesis enum xyz</p>
<p>  // synopsys synthesis state_vector sig state_vector_ flag</p>
</li>
</ul>
<p><strong>综合指令 — case指示</strong></p>
<ul>
<li><p>case语句通常综合为一个优先级编码器，列表中每个case项都比后面的case项的优先级高。</p>
</li>
<li><p>case指令按下面所示指示优化器：</p>
<ul>
<li><p>//synopsys synthesis case = parallel</p>
<p>建立并行的编码逻辑，彼此无优先级。</p>
</li>
<li><p>//synopsys synthesis case = mux</p>
<p>若库中有多路器，使用多路器建立编码逻辑。</p>
</li>
<li><p>//synopsys synthesis case = full</p>
<p>假定所有缺少的case项都是“无关”项，使逻辑更为优化并避免产生锁存器。</p>
</li>
</ul>
</li>
</ul>
<h4 id="条件完全的例外"><a href="#条件完全的例外" class="headerlink" title="条件完全的例外"></a>条件完全的例外</h4><p>有时使用了case full指示，case语句也可能综合出latch。</p>
<p>下面的描述综合时产生了一个latch。</p>
<p>要求：条件语句中各分支的赋值对象一致。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105105243657.png" alt=""></p>
<p>注：条件完全语句指的是同一组信号</p>
<h4 id="带复位、置位的锁存器latch的描述示例"><a href="#带复位、置位的锁存器latch的描述示例" class="headerlink" title="带复位、置位的锁存器latch的描述示例"></a>带复位、置位的锁存器latch的描述示例</h4><p>下面的例子给出了一个复杂一些的复位分支。由于是一个latch，因此敏感表是完全的。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> latch <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> enable<span class="token punctuation">,</span> d<span class="token punctuation">,</span> set<span class="token punctuation">,</span> clr<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token operator">*</span><span class="token punctuation">)</span>     <span class="token keyword">begin</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>set<span class="token punctuation">)</span>
            q <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>clr<span class="token punctuation">)</span>
            q <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>enable<span class="token punctuation">)</span>
            q <span class="token operator">=</span> d<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="异端"><a href="#异端" class="headerlink" title="异端"></a>异端</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> latch <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>     enable <span class="token punctuation">,</span> 
                d <span class="token punctuation">,</span> 
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token operator">*</span><span class="token punctuation">)</span>
    q <span class="token operator">=</span> enable <span class="token operator">?</span> d <span class="token punctuation">:</span> q<span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>


<span class="token keyword">module</span> latch <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>     enable <span class="token punctuation">,</span> 
                d <span class="token punctuation">,</span> 
    <span class="token keyword">output</span> <span class="token keyword">wire</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> q <span class="token operator">=</span> enable <span class="token operator">?</span> d <span class="token punctuation">:</span> q<span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> latch <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>     enable <span class="token punctuation">,</span> 
                d <span class="token punctuation">,</span> 
    <span class="token keyword">output</span> <span class="token keyword">reg</span> q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token operator">*</span><span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span> enable <span class="token punctuation">)</span>
        q <span class="token operator">=</span> d <span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        q <span class="token operator">=</span> q<span class="token punctuation">;</span> 
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="条件互斥与条件非互斥"><a href="#条件互斥与条件非互斥" class="headerlink" title="条件互斥与条件非互斥"></a>条件互斥与条件非互斥</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105110022237.png" alt=""></p>
<p><strong>注：条件互斥产生并行电路，条件不互斥产生带优先级的串行电路</strong></p>
<h4 id="条件非互斥的if语句"><a href="#条件非互斥的if语句" class="headerlink" title="条件非互斥的if语句"></a>条件非互斥的if语句</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105110211954.png" alt=""></p>
<p><strong>电路结构</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105110323236.png" alt=""></p>
<p><strong>互斥的非互斥表达：</strong></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">single_if</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> sl<span class="token punctuation">,</span> z<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sl<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> z<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sel <span class="token operator">=</span> sl <span class="token operator">==</span> <span class="token number">2</span>’b11 ？ <span class="token number">4</span>’b1000：
                              sl <span class="token operator">==</span> <span class="token number">2</span>’b10 ？ <span class="token number">4</span>’b0100：
                              sl <span class="token operator">==</span> <span class="token number">2</span>’b01 ？ <span class="token number">4</span>’b0010：
                                                       <span class="token number">4</span>’b0001<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>＊<span class="token punctuation">)</span>  <span class="token keyword">begin</span>
            <span class="token keyword">if</span> <span class="token punctuation">(</span>sel<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">)</span>            z <span class="token operator">=</span> d<span class="token punctuation">;</span>
            <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>sel<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span>     z <span class="token operator">=</span> c<span class="token punctuation">;</span>
            <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>sel<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span>     z <span class="token operator">=</span> b<span class="token punctuation">;</span>
            <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>sel<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span>     z <span class="token operator">=</span> a<span class="token punctuation">;</span>
            <span class="token keyword">else</span>                     z <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
     <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105215916306.png" alt=""></p>
<p>总结：If语句条件完全：逻辑组合电路，不完全：锁存器；如果完全，互斥，并行电路；完全但是不互斥，串行带优先级电路</p>
<h3 id="for-循环语句"><a href="#for-循环语句" class="headerlink" title="for 循环语句"></a>for 循环语句</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">adder_rpl</span><span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> ci<span class="token punctuation">,</span> co<span class="token punctuation">,</span> s<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> n <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> ci<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span> co<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> s<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> g<span class="token punctuation">,</span> p<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>n <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  c<span class="token punctuation">;</span>
    <span class="token keyword">integer</span>  I<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> co <span class="token operator">=</span> c<span class="token punctuation">[</span>n<span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> ci<span class="token punctuation">;</span>
        <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> n<span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            g<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
            p<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">^</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
            c<span class="token punctuation">[</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span>p<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> c<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
            s<span class="token punctuation">[</span>i<span class="token punctuation">]</span>     <span class="token operator">=</span> p<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">^</span> c<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
         <span class="token keyword">end</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105111023472.png" alt=""></p>
<h4 id="非结构化的for循环"><a href="#非结构化的for循环" class="headerlink" title="非结构化的for循环"></a>非结构化的for循环</h4><p>综合工具处理循环的方法是将循环内的结构重复。在循环中包含不变化的表达式会使综合工具花很多时间优化这些冗余逻辑。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105111103182.png" alt=""></p>
<h3 id="同步块描述风格"><a href="#同步块描述风格" class="headerlink" title="同步块描述风格"></a>同步块描述风格</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>q<span class="token punctuation">,</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">output</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">input</span> d<span class="token punctuation">,</span>  <span class="token comment" spellcheck="true">// input data</span>
              clk<span class="token punctuation">,</span> <span class="token comment" spellcheck="true">/*input clock */</span> clr<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> q<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk）<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
        过程赋值语句；
        高级描述语句
            <span class="token keyword">if</span>语句；
            <span class="token keyword">case</span>语句；
            循环语句；
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li>在一个控制信号的单个边沿上进入的过程块产生同步逻辑。这种过程块称为<strong>同步块</strong>。</li>
</ul>
<p>​        always @( posedge clk)</p>
<p>​              q &lt;= d;</p>
<ul>
<li><strong>同步块会产生D触发器</strong>：并不是所有在同步块中赋值的信号都会产生D触发器，这依赖于描述风格</li>
<li>同步块RTL代码中使用<strong>非阻塞赋值</strong></li>
<li>组合块的RTL代码中使用<strong>阻塞赋值</strong></li>
</ul>
<h4 id="阻塞、非阻塞语句区别"><a href="#阻塞、非阻塞语句区别" class="headerlink" title="阻塞、非阻塞语句区别"></a>阻塞、非阻塞语句区别</h4><p>非阻塞赋值语句并行执行，因此临时变量不可避免地在一个周期中被赋值，在下一个周期中被采样。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105111346474.png" alt=""></p>
<h4 id="非阻塞过程赋值区别"><a href="#非阻塞过程赋值区别" class="headerlink" title="非阻塞过程赋值区别"></a>非阻塞过程赋值区别</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105111451668.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105111711563.png" alt=""></p>
<h4 id="阻塞与非阻塞语句：不要混合使用"><a href="#阻塞与非阻塞语句：不要混合使用" class="headerlink" title="阻塞与非阻塞语句：不要混合使用"></a>阻塞与非阻塞语句：不要混合使用</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211105112127002.png" alt=""></p>
<h4 id="同步块中的条件语句-带使能的寄存器"><a href="#同步块中的条件语句-带使能的寄存器" class="headerlink" title="同步块中的条件语句-带使能的寄存器"></a>同步块中的条件语句-带使能的寄存器</h4><ul>
<li><p><strong>条件不完全</strong>的条件语句产生带<strong>使能端的D触发器</strong>；<strong>条件完全</strong>的条件语句在<strong>D触发器前产生选择逻辑</strong>。</p>
</li>
<li><p>在寄存器的描述中，<strong>敏感列表是不完全</strong>的。综合时会产生warning</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> dffn <span class="token punctuation">(</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>  d   <span class="token punctuation">,</span>  
               clk <span class="token punctuation">,</span> 
               en  ，
    <span class="token keyword">output</span> <span class="token keyword">reg</span>    q<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
        <span class="token keyword">if</span> <span class="token punctuation">(</span>en<span class="token punctuation">)</span>
            q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105112326763.png" alt=""></p>
<h3 id="复位"><a href="#复位" class="headerlink" title="复位"></a>复位</h3><p><strong>复位是可综合编码风格的重要环节。状态机中一般都有复位。</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105112828606.png" alt=""></p>
<ul>
<li><p>同步复位描述：在同步块内，当复位信号有效时，进行复位操作；当复位信号无效时，执行该块的同步行为。如果将复位信号作为条件语句的条件，且在第一个分支中进行复位，综合工具可以更容易的识别复位信号。</p>
</li>
<li><p>异步复位：在同步块的敏感表中包含复位信号的激活边沿。在块内，复位描述方式与同步方式相同。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns <span class="token operator">/</span> <span class="token number">1</span>ns
<span class="token keyword">module</span> reset_tb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst <span class="token punctuation">;</span>
    <span class="token keyword">wire</span> q<span class="token punctuation">,</span> qa<span class="token punctuation">;</span>
    sync u0 <span class="token punctuation">(</span> clk<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst <span class="token punctuation">,</span> q <span class="token punctuation">)</span><span class="token punctuation">;</span>
    async u1 <span class="token punctuation">(</span> clk<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst <span class="token punctuation">,</span> qa <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always </span><span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">!</span>clk<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> d <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        rst <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        rst <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        rst <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
        d <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        rst <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        d <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> 
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105220557193.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105220644825.png" alt=""></p>
<h4 id="不好的复位描述方式"><a href="#不好的复位描述方式" class="headerlink" title="不好的复位描述方式"></a>不好的复位描述方式</h4><p>下面的异步复位描述（异步复位和同步块分开）是一种很不好的描述风格，并且有的综合工具不支持。在仿真中，如果r和ck在同一时刻改变，则结果不可确定。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211105112928916.png" alt=""></p>
<h2 id="综合工具不能胜任的工作"><a href="#综合工具不能胜任的工作" class="headerlink" title="综合工具不能胜任的工作"></a>综合工具不能胜任的工作</h2><ul>
<li>时钟树</li>
<li>复杂的时钟方案</li>
<li>组合逻辑反馈循环和脉冲发生器</li>
<li>存储器，IO</li>
<li>专用宏单元</li>
<li>做的和人工做的一样好 </li>
</ul>
<p>综合工具善于优化组合逻辑。但设计中有很大一部分不是组合逻辑。</p>
<ul>
<li>例如，时钟树。时钟树是全局的、芯片范围的问题。在没有版图布局信息的情况下，要给出较优的结果，综合工具对块的大小有一定的限制。</li>
<li>综合工具不能很好地处理复杂时钟。通常，只允许要综合的块含有一个时钟。但设计中经常使用两相时钟或在双沿时钟。</li>
<li>综合工具不易实现脉冲产生逻辑，如单个脉冲，或结果依赖于反馈路径延迟的组合反馈逻辑。对这种情况，插入延迟元件使一个信号推迟到达的效果并不好。</li>
<li>不能用综合产生大块存储器，因为综合工具会用flip-flop实现。</li>
<li>不是所有的综合工具都能很好地从工艺库里挑选择大的单元或宏单元，这需要用户人工实例化。一些宏单元，例如大的结构规则的数据通路元件，最好使用生产商提供的硅编译器产生。</li>
<li>综合工具不保证产生最小结果。通常综合结果不如人工结果，只要你有足够的时间。</li>
</ul>
<h2 id="代码练习"><a href="#代码练习" class="headerlink" title="代码练习"></a>代码练习</h2><h3 id="练习1"><a href="#练习1" class="headerlink" title="练习1"></a>练习1</h3><h4 id="CLA-Adder-4bit-RTL代码"><a href="#CLA-Adder-4bit-RTL代码" class="headerlink" title="CLA Adder 4bit RTL代码"></a>CLA Adder 4bit RTL代码</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">CLA_Adder</span><span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span>
b <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> ci<span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> s <span class="token punctuation">,</span> 
<span class="token keyword">output</span> <span class="token keyword">wire</span> co 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> p <span class="token punctuation">,</span> g<span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c<span class="token punctuation">;</span>
<span class="token keyword">assign</span> g <span class="token operator">=</span> a<span class="token operator">&amp;</span>b <span class="token punctuation">;</span>
<span class="token keyword">assign</span> p <span class="token operator">=</span> a<span class="token operator">^</span>b <span class="token punctuation">;</span>
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>ci<span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>ci<span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>ci<span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>g<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token operator">|</span><span class="token punctuation">(</span>p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">&amp;</span>ci<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> co <span class="token operator">=</span> c<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> s<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token operator">^</span>c<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> s<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token operator">^</span>c<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> s<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">^</span>c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> s<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">^</span>ci <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="ALU-4bit-CLA-RTL代码"><a href="#ALU-4bit-CLA-RTL代码" class="headerlink" title="ALU 4bit CLA RTL代码"></a>ALU 4bit CLA RTL代码</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">ALU_CLA4_G</span><span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span>
b <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> ci <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> M <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> S <span class="token punctuation">,</span> 
<span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Do <span class="token punctuation">,</span> 
<span class="token keyword">output</span> <span class="token keyword">wire</span> co <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> V <span class="token punctuation">,</span>
Z
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> g <span class="token punctuation">,</span> p <span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> G <span class="token punctuation">,</span> P <span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">4</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> c <span class="token punctuation">;</span>
<span class="token keyword">integer</span> i<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span>
    <span class="token function">for</span><span class="token punctuation">(</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">4</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        g<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">=</span>     <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token operator">||</span>
                <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token operator">||</span>
                <span class="token operator">!</span>M<span class="token punctuation">;</span>
        p<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">!</span><span class="token punctuation">(</span> <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token operator">||</span>
                <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token operator">||</span>
                <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token operator">||</span>
                <span class="token punctuation">(</span> S<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>a<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>b<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>

<span class="token keyword">assign</span> G<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> G<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span> p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> G<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> G<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span> p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> G<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> G<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> g<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">|</span> <span class="token punctuation">(</span> p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> G<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token punctuation">)</span> <span class="token punctuation">;</span> 
<span class="token keyword">assign</span> P<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> P<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> P<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> P<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> P<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">assign</span> P<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> p<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> P<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token punctuation">;</span> 
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> ci <span class="token punctuation">;</span>
<span class="token keyword">assign</span> c<span class="token punctuation">[</span><span class="token number">4</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> G <span class="token operator">|</span> <span class="token punctuation">(</span> P <span class="token operator">&amp;</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span>c<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">}}</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> Do <span class="token operator">=</span> p <span class="token operator">^</span> c<span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> co <span class="token operator">=</span> c<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> V <span class="token operator">=</span> c<span class="token punctuation">[</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token operator">^</span> c<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z <span class="token operator">=</span> <span class="token operator">!</span> <span class="token punctuation">(</span> <span class="token operator">|</span> Do<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="ALU-CLA-4bit-测试程序"><a href="#ALU-CLA-4bit-测试程序" class="headerlink" title="ALU CLA 4bit 测试程序"></a>ALU CLA 4bit 测试程序</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">ALU_CLA4_G_tb</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span>
b <span class="token punctuation">;</span>
<span class="token keyword">reg</span> ci<span class="token punctuation">;</span>
<span class="token keyword">reg</span> M <span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> S <span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> Do <span class="token punctuation">;</span> 
<span class="token keyword">wire</span> co<span class="token punctuation">;</span>
<span class="token keyword">wire</span> V <span class="token punctuation">,</span>
Z <span class="token punctuation">;</span>
ALU_CLA4_G <span class="token function">uG</span><span class="token punctuation">(</span>
<span class="token punctuation">.</span>a <span class="token punctuation">(</span> a <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>b <span class="token punctuation">(</span> b <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>ci <span class="token punctuation">(</span> ci <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>M <span class="token punctuation">(</span> M <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>S <span class="token punctuation">(</span> S <span class="token punctuation">)</span><span class="token punctuation">,</span> 
<span class="token punctuation">.</span>Do <span class="token punctuation">(</span> Do <span class="token punctuation">)</span><span class="token punctuation">,</span> 
<span class="token punctuation">.</span>co <span class="token punctuation">(</span> co <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>V <span class="token punctuation">(</span> V <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Z <span class="token punctuation">(</span> Z <span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">integer</span> i<span class="token punctuation">;</span>
<span class="token keyword">reg</span> error <span class="token punctuation">;</span>
<span class="token keyword">integer</span> func <span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> DO_ex<span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opA<span class="token punctuation">,</span>
            opB<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token comment" spellcheck="true">//logic test</span>
    func <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
    ci<span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    M <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">16</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        S <span class="token operator">=</span> i<span class="token punctuation">;</span>
        <span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span> Do <span class="token operator">!=</span> DO_ex<span class="token punctuation">)</span> 
                error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">end</span> 

    <span class="token comment" spellcheck="true">//add test</span>
func <span class="token operator">=</span> func <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span> ci <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span> M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    <span class="token function">for</span><span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">256</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span> <span class="token operator">=</span> i<span class="token punctuation">;</span>
        <span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>Do <span class="token operator">!=</span> DO_ex<span class="token punctuation">)</span> 
                error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token comment" spellcheck="true">//sub test</span>
func <span class="token operator">=</span> func <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span> ci <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span> M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>Do <span class="token operator">!=</span> DO_ex<span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>


<span class="token comment" spellcheck="true">//carry test</span>
func <span class="token operator">=</span> func <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span> ci <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span> M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>co <span class="token operator">==</span> <span class="token number">1'b0</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>co <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

<span class="token comment" spellcheck="true">//V test</span>
<span class="token comment" spellcheck="true">//a + b</span>
<span class="token comment" spellcheck="true">// a = 4'b0111; b = 4'b0010 V = 1</span>
<span class="token comment" spellcheck="true">// a = 4'b0111; b = 4'b1010 V = 0</span>
<span class="token comment" spellcheck="true">// a = 4'b1100; b = 4'b1010 V = 1</span>
<span class="token comment" spellcheck="true">// a = 4'b1100; b = 4'b0110 V = 0</span>
func <span class="token operator">=</span> func <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span> ci <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span> M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b0111</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b0</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b0111</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b0</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//a - b</span>
<span class="token comment" spellcheck="true">// a = 4'b0111; b = 4'b0010 V = 0</span>
<span class="token comment" spellcheck="true">// a = 4'b0111; b = 4'b1010 V = 1</span>
<span class="token comment" spellcheck="true">// a = 4'b1100; b = 4'b1010 V = 0</span>
<span class="token comment" spellcheck="true">// a = 4'b1100; b = 4'b0110 V = 1</span>
func <span class="token operator">=</span> func <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span> ci <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span> M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b0111</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b0111</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b0</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b1</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
b <span class="token operator">=</span> <span class="token number">4'b0110</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token function">if</span><span class="token punctuation">(</span>V <span class="token operator">==</span> <span class="token number">1'b0</span><span class="token punctuation">)</span> 
        error <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        error <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>   

<span class="token comment" spellcheck="true">//DO expected</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
    opA <span class="token operator">=</span> a<span class="token punctuation">;</span>
    opB <span class="token operator">=</span> b<span class="token punctuation">;</span>
    <span class="token function">case</span><span class="token punctuation">(</span><span class="token operator">{</span>S<span class="token punctuation">,</span> ci<span class="token punctuation">,</span> M<span class="token operator">}</span><span class="token punctuation">)</span>
<span class="token comment" spellcheck="true">//0000 10 0 置全0</span>
<span class="token comment" spellcheck="true">//0001 10 !A &amp; !B nor</span>
<span class="token comment" spellcheck="true">//0010 10 !A &amp; B notand</span>
<span class="token comment" spellcheck="true">//0011 10 !A not A</span>
        <span class="token number">6'b0000_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token number">32'b0</span><span class="token punctuation">;</span>
        <span class="token number">6'b0001_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span>opA <span class="token operator">&amp;</span> <span class="token operator">~</span>opB<span class="token punctuation">;</span>
        <span class="token number">6'b0010_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span>opA <span class="token operator">&amp;</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b0011_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span>opA<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//0100 10 A &amp; !B andnot</span>
<span class="token comment" spellcheck="true">//0101 10 !B not B</span>
<span class="token comment" spellcheck="true">//0110 10 A&amp;!B | !A&amp;B xor</span>
<span class="token comment" spellcheck="true">//0111 10 !A | !B nand</span>
        <span class="token number">6'b0100_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">&amp;</span> <span class="token operator">~</span>opB<span class="token punctuation">;</span>
        <span class="token number">6'b0101_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span>opB<span class="token punctuation">;</span>
        <span class="token number">6'b0110_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">^</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b0111_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span>opA <span class="token operator">|</span> <span class="token operator">~</span>opB<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//1000 10 A &amp; B and</span>
<span class="token comment" spellcheck="true">//1001 10 A&amp;B | !A &amp; !B xnor</span>
<span class="token comment" spellcheck="true">//1010 10 B 传送B</span>
<span class="token comment" spellcheck="true">//1011 10 A&amp;B | !A&amp;B |!A&amp;!B notor </span>

        <span class="token number">6'b1000_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">&amp;</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b1001_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">~^</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b1010_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b1011_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>opA <span class="token operator">&amp;</span> <span class="token operator">~</span>opB<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//1100 10 A 传送A</span>
<span class="token comment" spellcheck="true">//1101 10 A&amp;B | A&amp;!B | !A&amp;!B or not</span>
<span class="token comment" spellcheck="true">//1110 10 A&amp;B | A&amp;!B | !A&amp;B or </span>
<span class="token comment" spellcheck="true">//1111 10 1 置全1</span>
        <span class="token number">6'b1100_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token punctuation">;</span>
        <span class="token number">6'b1101_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span><span class="token operator">~</span>opA <span class="token operator">&amp;</span> opB<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token number">6'b1110_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">|</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b1111_10</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">32</span><span class="token operator">{</span><span class="token number">1'b1</span><span class="token operator">}}</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//1001 01 A ^ B ^ C 加法</span>
<span class="token comment" spellcheck="true">//0110 11 ( A ~^ B) ^ C 减法</span>
        <span class="token number">6'b1001_01</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">+</span> opB<span class="token punctuation">;</span>
        <span class="token number">6'b0110_11</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> opA <span class="token operator">-</span> opB<span class="token punctuation">;</span>
        <span class="token keyword">default</span><span class="token punctuation">:</span> DO_ex <span class="token operator">=</span> <span class="token number">32'bx</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="ALU-CLA-32bit-RTL代码"><a href="#ALU-CLA-32bit-RTL代码" class="headerlink" title="ALU CLA 32bit RTL代码"></a>ALU CLA 32bit RTL代码</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> ALU_CLA32 <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">31</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opA <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//操作数A</span>
opB <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//操作数B</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> S <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//工作模式</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> M <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//逻辑操作</span>
Cin <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//进位输入</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">31</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> DO <span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//数据输出</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> N <span class="token punctuation">,</span>
Z <span class="token punctuation">,</span>
V <span class="token punctuation">,</span>
C
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">8</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> Co<span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> Zo<span class="token punctuation">,</span> Vo<span class="token punctuation">;</span>
<span class="token keyword">assign</span> Co<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> Cin<span class="token punctuation">;</span>

<span class="token keyword">generate</span>
<span class="token keyword">genvar</span> i<span class="token punctuation">;</span>
<span class="token function">for</span><span class="token punctuation">(</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span> <span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token punctuation">:</span> u
    ALU_CLA4_G <span class="token function">uALU_CLA4_G</span><span class="token punctuation">(</span>
    <span class="token punctuation">.</span>a <span class="token punctuation">(</span> opA<span class="token punctuation">[</span>i<span class="token operator">*</span><span class="token number">4</span> <span class="token operator">+</span> <span class="token number">3</span> <span class="token punctuation">:</span> i<span class="token operator">*</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>b <span class="token punctuation">(</span> opB<span class="token punctuation">[</span>i<span class="token operator">*</span><span class="token number">4</span> <span class="token operator">+</span> <span class="token number">3</span> <span class="token punctuation">:</span> i<span class="token operator">*</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>ci <span class="token punctuation">(</span> Co<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>M <span class="token punctuation">(</span> M <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>S <span class="token punctuation">(</span> S <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>Do <span class="token punctuation">(</span> DO<span class="token punctuation">[</span>i<span class="token operator">*</span><span class="token number">4</span> <span class="token operator">+</span> <span class="token number">3</span> <span class="token punctuation">:</span> i<span class="token operator">*</span><span class="token number">4</span><span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>co <span class="token punctuation">(</span> Co<span class="token punctuation">[</span> i<span class="token operator">+</span><span class="token number">1</span> <span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>V <span class="token punctuation">(</span> Vo<span class="token punctuation">[</span> i <span class="token punctuation">]</span> <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span>Z <span class="token punctuation">(</span> Zo<span class="token punctuation">[</span> i <span class="token punctuation">]</span> <span class="token punctuation">)</span>
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endgenerate</span>
<span class="token keyword">assign</span> V <span class="token operator">=</span> Vo<span class="token punctuation">[</span> <span class="token number">7</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> N <span class="token operator">=</span> DO<span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> C <span class="token operator">=</span> Co<span class="token punctuation">[</span> <span class="token number">8</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z <span class="token operator">=</span> <span class="token operator">&amp;</span> Zo<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="ALU-CLA-32bit-测试程序"><a href="#ALU-CLA-32bit-测试程序" class="headerlink" title="ALU CLA 32bit 测试程序"></a>ALU CLA 32bit 测试程序</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">ALU_CLA32_tb</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opA <span class="token punctuation">,</span>
opB <span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> S <span class="token punctuation">;</span>
<span class="token keyword">reg</span> M <span class="token punctuation">,</span>
Cin <span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">31</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> DO <span class="token punctuation">;</span>
<span class="token keyword">wire</span> N <span class="token punctuation">,</span> Z <span class="token punctuation">,</span>
V <span class="token punctuation">,</span> C <span class="token punctuation">;</span>
ALU_CLA32 <span class="token function">uALU32</span><span class="token punctuation">(</span>
<span class="token punctuation">.</span>opA <span class="token punctuation">(</span> opA <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//操作数A</span>
<span class="token punctuation">.</span>opB <span class="token punctuation">(</span> opB <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//操作数B</span>
<span class="token punctuation">.</span>S <span class="token punctuation">(</span> S <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//工作模式选择信号</span>
<span class="token punctuation">.</span>M <span class="token punctuation">(</span> M <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//逻辑操作控制信号</span>
<span class="token punctuation">.</span>Cin <span class="token punctuation">(</span> Cin <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//进位输入信号</span>
<span class="token punctuation">.</span>DO <span class="token punctuation">(</span> DO <span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token comment" spellcheck="true">//数据输出</span>
<span class="token punctuation">.</span>N <span class="token punctuation">(</span> N <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Z <span class="token punctuation">(</span> Z <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>V <span class="token punctuation">(</span> V <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>C <span class="token punctuation">(</span> C <span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
opA <span class="token operator">=</span> <span class="token number">32'hFFFF_FFFF</span><span class="token punctuation">;</span>
opB <span class="token operator">=</span> <span class="token number">32'h0000_0001</span><span class="token punctuation">;</span>
S <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>
M <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
Cin <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
<span class="token number">#10</span> opA <span class="token operator">=</span> <span class="token number">32'hFFFF_FFFF</span><span class="token punctuation">;</span>
opB <span class="token operator">=</span> <span class="token number">32'h0000_0000</span><span class="token punctuation">;</span>
<span class="token number">#10</span> opA <span class="token operator">=</span> <span class="token number">32'hFFFF_FFFF</span><span class="token punctuation">;</span>
opB <span class="token operator">=</span> <span class="token number">32'hFFFF_FFFF</span><span class="token punctuation">;</span>
<span class="token number">#10</span> opA <span class="token operator">=</span> <span class="token number">32'h7FFF_FFFF</span><span class="token punctuation">;</span>
opB <span class="token operator">=</span> <span class="token number">32'h0FFF_FFFF</span><span class="token punctuation">;</span>
<span class="token number">#10</span> opA <span class="token operator">=</span> <span class="token number">32'h3FFF_FFFF</span><span class="token punctuation">;</span>
opB <span class="token operator">=</span> <span class="token number">32'h0FFF_FFFF</span><span class="token punctuation">;</span>
<span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="练习2"><a href="#练习2" class="headerlink" title="练习2"></a>练习2</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154500160.png" alt=""></p>
<h4 id="移位器RTL代码"><a href="#移位器RTL代码" class="headerlink" title="移位器RTL代码"></a>移位器RTL代码</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> shifter <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> D_sr <span class="token punctuation">,</span>
sr <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> D_sl <span class="token punctuation">,</span>
sl <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> D <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> ld <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span> <span class="token punctuation">]</span> Q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span> ld <span class="token punctuation">)</span>
        Q <span class="token operator">&lt;=</span> D<span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span> sr <span class="token punctuation">)</span>
        Q <span class="token operator">&lt;=</span> <span class="token operator">{</span>D_sr<span class="token punctuation">,</span> Q<span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span> sl <span class="token punctuation">)</span>
        Q <span class="token operator">&lt;=</span> <span class="token operator">{</span>Q<span class="token punctuation">[</span><span class="token number">2</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> D_sl <span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span>
        Q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154547439.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> shifter <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> D_sr <span class="token punctuation">,</span>
sr <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> D_sl <span class="token punctuation">,</span>
sl <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> D <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> ld <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span> <span class="token punctuation">]</span> Q
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> D_in<span class="token punctuation">;</span>
<span class="token keyword">assign</span> D_in <span class="token operator">=</span>     <span class="token punctuation">(</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span>ld<span class="token operator">}}</span> <span class="token operator">&amp;</span> D <span class="token punctuation">)</span> <span class="token operator">|</span>
                <span class="token punctuation">(</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span>sr<span class="token operator">}}</span> <span class="token operator">&amp;</span> <span class="token operator">{</span>D_sr<span class="token punctuation">,</span> Q<span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span><span class="token operator">}</span> <span class="token punctuation">)</span> <span class="token operator">|</span>
                <span class="token punctuation">(</span> <span class="token operator">{</span><span class="token number">4</span><span class="token operator">{</span>sl<span class="token operator">}}</span> <span class="token operator">&amp;</span> <span class="token operator">{</span>Q<span class="token punctuation">[</span>n<span class="token operator">-</span><span class="token number">2</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> D_sl <span class="token operator">}</span> <span class="token punctuation">)</span><span class="token punctuation">;</span> 
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
Q <span class="token operator">&lt;=</span> D_in<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154643866.png" alt=""></p>
<h3 id="练习3：counter3"><a href="#练习3：counter3" class="headerlink" title="练习3：counter3"></a>练习3：counter3</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154704168.png" alt=""></p>
<h4 id="RTL代码"><a href="#RTL代码" class="headerlink" title="RTL代码"></a>RTL代码</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> fsm <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
rst <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Y2 <span class="token punctuation">,</span>
Y1 <span class="token punctuation">,</span>
Y0
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> rst<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span> <span class="token operator">!</span> rst <span class="token punctuation">)</span> <span class="token keyword">begin</span>
        Q1 <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        Q0 <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span>
        Q1 <span class="token operator">&lt;=</span> Q1 <span class="token operator">^</span> Q0<span class="token punctuation">;</span>
        Q0 <span class="token operator">&lt;=</span> <span class="token operator">!</span> Q0<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">assign</span> Y2 <span class="token operator">=</span> Q1<span class="token punctuation">;</span>
<span class="token keyword">assign</span> Y1 <span class="token operator">=</span> Q0<span class="token punctuation">;</span>
<span class="token keyword">assign</span> Y0 <span class="token operator">=</span> Q1 <span class="token operator">|</span> Q0<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="练习-4"><a href="#练习-4" class="headerlink" title="练习 4"></a>练习 4</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154805665.png" alt=""></p>
<h4 id="FSM-方法1"><a href="#FSM-方法1" class="headerlink" title="FSM 方法1"></a>FSM 方法1</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> fsm1 <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
reset_n <span class="token punctuation">,</span>
X <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Z1 <span class="token punctuation">,</span>
Z2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> cnt<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> reset_n<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span> <span class="token operator">!</span> reset_n <span class="token punctuation">)</span>
        cnt <span class="token operator">&lt;=</span> <span class="token number">2'b00</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span> X <span class="token punctuation">)</span> <span class="token keyword">begin</span>
        <span class="token function">if</span><span class="token punctuation">(</span>cnt <span class="token operator">!=</span> <span class="token number">2'b11</span><span class="token punctuation">)</span>
            cnt <span class="token operator">&lt;=</span> cnt <span class="token operator">+</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
        <span class="token keyword">end</span>
<span class="token keyword">assign</span> Z1 <span class="token operator">=</span> <span class="token operator">^</span> cnt <span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z2 <span class="token operator">=</span> <span class="token operator">&amp;</span> cnt <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="FSM-测试程序"><a href="#FSM-测试程序" class="headerlink" title="FSM 测试程序"></a>FSM 测试程序</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">fsm1_tb</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> clk <span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">;</span>
<span class="token keyword">wire</span> Z1 <span class="token punctuation">,</span>
Z2 <span class="token punctuation">;</span>
fsm3 <span class="token function">ufsm3</span><span class="token punctuation">(</span>
<span class="token punctuation">.</span>clk <span class="token punctuation">(</span> clk <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>reset_n <span class="token punctuation">(</span> reset <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>x <span class="token punctuation">(</span> x <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Z1 <span class="token punctuation">(</span> Z1 <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Z2 <span class="token punctuation">(</span> Z2 <span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always </span><span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">!</span>clk<span class="token punctuation">;</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    reset <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    x <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        reset <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
        x <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token function">repeat</span><span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">)</span> @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113154958057.png" alt=""></p>
<h4 id="FSM-方法-2"><a href="#FSM-方法-2" class="headerlink" title="FSM 方法 2"></a>FSM 方法 2</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> fsm2 <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk
<span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Z1 <span class="token punctuation">,</span>
Z2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">;</span>
<span class="token keyword">parameter</span> ST0 <span class="token operator">=</span> <span class="token number">2'b00</span><span class="token punctuation">,</span> ST1 <span class="token operator">=</span> <span class="token number">2'b01</span><span class="token punctuation">,</span>
ST2 <span class="token operator">=</span> <span class="token number">2'b11</span><span class="token punctuation">,</span> ST3 <span class="token operator">=</span> <span class="token number">2'b10</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> reset<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>reset<span class="token punctuation">)</span>
        state <span class="token operator">&lt;=</span> ST0<span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token function">if</span><span class="token punctuation">(</span> x <span class="token punctuation">)</span> 
        <span class="token function">case</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span>
            ST0 <span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> ST1<span class="token punctuation">;</span>
            ST1 <span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> ST2<span class="token punctuation">;</span>
            ST2 <span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> ST3<span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> ST3<span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">assign</span> Z1 <span class="token operator">=</span> state <span class="token operator">==</span> ST1 <span class="token operator">||</span> state <span class="token operator">==</span> ST2 <span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z2 <span class="token operator">=</span> state <span class="token operator">==</span> ST3<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155119426.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155131638.png" alt=""></p>
<h4 id="FSM-方法3"><a href="#FSM-方法3" class="headerlink" title="FSM 方法3"></a>FSM 方法3</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> fsm3 <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Z1 <span class="token punctuation">,</span>
Z2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> x_dly<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> reset<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>reset<span class="token punctuation">)</span>
        x_dly <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> 
        x_dly<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> x<span class="token punctuation">;</span>
        x_dly<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> x_dly<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
        x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> x_dly<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">|</span> x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">assign</span> Z1 <span class="token operator">=</span> x_dly<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> <span class="token operator">!</span>x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">assign</span> Z2 <span class="token operator">=</span> x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155214317.png" alt=""></p>
<h3 id="练习-5"><a href="#练习-5" class="headerlink" title="练习 5"></a>练习 5</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155234403.png" alt=""></p>
<h4 id="“111”检测"><a href="#“111”检测" class="headerlink" title="“111”检测"></a>“111”检测</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">detect111</span><span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
Rst <span class="token punctuation">,</span>
x <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Out 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> x_dly<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span>Rst<span class="token punctuation">)</span>
        x_dly <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> <span class="token keyword">begin</span> 
        x_dly<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> x<span class="token punctuation">;</span>
    x_dly<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> x_dly<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">&lt;=</span> <span class="token punctuation">(</span><span class="token operator">&amp;</span>x_dly<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> x<span class="token punctuation">)</span> <span class="token operator">|</span> x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">assign</span> Out <span class="token operator">=</span> x_dly<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>

<span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">decect111_tb</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> clk <span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">;</span>
<span class="token keyword">wire</span> Out <span class="token punctuation">;</span>
detect111 <span class="token function">udect</span><span class="token punctuation">(</span>
<span class="token punctuation">.</span>clk <span class="token punctuation">(</span> clk <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Rst <span class="token punctuation">(</span> reset <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>x <span class="token punctuation">(</span> x <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>Out <span class="token punctuation">(</span> Out <span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always </span><span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">!</span>clk<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">9</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> xin<span class="token punctuation">;</span> 
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        reset <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        xin <span class="token operator">=</span> <span class="token number">10'b01_0110_1110</span><span class="token punctuation">;</span>
        x <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        @<span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
            reset <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
        <span class="token function">repeat</span><span class="token punctuation">(</span><span class="token number">12</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
            @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
                x <span class="token operator">=</span> xin<span class="token punctuation">[</span><span class="token number">9</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
                xin <span class="token operator">=</span> xin <span class="token operator">&lt;&lt;</span> <span class="token number">1</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
        <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155428239.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">detect_fsm</span><span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Out 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> state<span class="token punctuation">;</span>
<span class="token keyword">parameter</span> zero <span class="token operator">=</span> <span class="token number">2'b00</span><span class="token punctuation">,</span> one <span class="token operator">=</span> <span class="token number">2'b01</span><span class="token punctuation">,</span>
two <span class="token operator">=</span> <span class="token number">2'b11</span><span class="token punctuation">,</span> thre <span class="token operator">=</span> <span class="token number">2'b10</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> reset<span class="token punctuation">)</span>
    <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>reset<span class="token punctuation">)</span>
        state <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">else</span> 
        <span class="token function">case</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span>
            zero<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> one<span class="token punctuation">;</span>
            one<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> 
                    state <span class="token operator">&lt;=</span> two<span class="token punctuation">;</span>
                <span class="token keyword">else</span>
                    state <span class="token operator">&lt;=</span> zero<span class="token punctuation">;</span>
            two<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> 
                    state <span class="token operator">&lt;=</span> thre<span class="token punctuation">;</span>
                <span class="token keyword">else</span>
                    state <span class="token operator">&lt;=</span> zero<span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> thre<span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">assign</span> Out <span class="token operator">=</span> state <span class="token operator">==</span> thre <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155535842.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155545854.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">detect_fsm</span><span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
reset <span class="token punctuation">,</span>
x <span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">wire</span> Out 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> state <span class="token punctuation">;</span>
<span class="token keyword">parameter</span> zero <span class="token operator">=</span> <span class="token number">2'b00</span><span class="token punctuation">,</span> one <span class="token operator">=</span> <span class="token number">2'b01</span><span class="token punctuation">,</span>
two <span class="token operator">=</span> <span class="token number">2'b11</span><span class="token punctuation">,</span> thre <span class="token operator">=</span> <span class="token number">2'b10</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> reset<span class="token punctuation">)</span>
<span class="token comment" spellcheck="true">// if(!reset) state &lt;= 0;</span>
<span class="token comment" spellcheck="true">// else </span>
    <span class="token function">case</span><span class="token punctuation">(</span>state<span class="token punctuation">)</span>
        zero<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> state <span class="token operator">&lt;=</span> one<span class="token punctuation">;</span>
        one<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> 
                state <span class="token operator">&lt;=</span> two<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                state <span class="token operator">&lt;=</span> zero<span class="token punctuation">;</span>
        two<span class="token punctuation">:</span> <span class="token function">if</span><span class="token punctuation">(</span>x<span class="token punctuation">)</span> 
                state <span class="token operator">&lt;=</span> thre<span class="token punctuation">;</span>
            <span class="token keyword">else</span>
                state <span class="token operator">&lt;=</span> zero<span class="token punctuation">;</span>
                thre<span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> state<span class="token punctuation">;</span>
        <span class="token keyword">default</span><span class="token punctuation">:</span> state <span class="token operator">&lt;=</span> <span class="token number">'bx</span><span class="token punctuation">;</span>
    <span class="token keyword">endcase</span>
<span class="token keyword">assign</span> Out <span class="token operator">=</span> state <span class="token operator">==</span> thre <span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155618238.png" alt=""></p>
<h2 id="作业"><a href="#作业" class="headerlink" title="作业"></a>作业</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155742022.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155753304.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155803409.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211113155815249.png" alt=""></p>
<h1 id="Verilog中的高级结构"><a href="#Verilog中的高级结构" class="headerlink" title="Verilog中的高级结构"></a>Verilog中的高级结构</h1><h2 id="task定义"><a href="#task定义" class="headerlink" title="task定义"></a>task定义</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119100113419.png" alt=""></p>
<h3 id="任务的主要特点"><a href="#任务的主要特点" class="headerlink" title="任务的主要特点"></a>任务的主要特点</h3><ul>
<li>任务可以有input,output 和 inout参数。</li>
<li>传送到任务的参量和与任务I/O说明顺序相同。尽管传送到任务的参量名称与任务内部I/O说明的名字可以相同，但在实际中这通常不好。参量名的唯一性可以使任务具有好的模块性。</li>
<li>可以在任务内使用时序控制。</li>
<li>在Verilog中任务定义一个新范围（scope)</li>
<li>要禁止任务，使用关键字disable 。</li>
</ul>
<p>​    <strong>从代码中多处调用任务时要小心。</strong>因为任务的局部变量只有一个拷贝，并行调用任务可能导致错误的结果。在任务中使用时序控制时这种情况时常发生。</p>
<p>​    <strong>在任务中引用module的变量时要小心。</strong>如果想使任务能多个过程块中调用，则所有在任务或函数内部用到的变量都必须列在端口列表中。</p>
<h3 id="任务的简单例子"><a href="#任务的简单例子" class="headerlink" title="任务的简单例子"></a>任务的简单例子</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119100929308.png" alt=""></p>
<ul>
<li>调用那一时刻传递值，传递新值需要等待下一次调用</li>
<li>等task完成一个任务才相应上升沿</li>
<li>注意参数覆盖</li>
</ul>
<h3 id="任务的测试"><a href="#任务的测试" class="headerlink" title="任务的测试"></a>任务的测试</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> <span class="token function">mult_tb</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> clk <span class="token punctuation">,</span>
en_mult <span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span>
b <span class="token punctuation">;</span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
mult <span class="token function">umult</span><span class="token punctuation">(</span>
<span class="token punctuation">.</span>clk <span class="token punctuation">(</span> clk <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>en_mult <span class="token punctuation">(</span> en_mult <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>a <span class="token punctuation">(</span> a <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>b <span class="token punctuation">(</span> b <span class="token punctuation">)</span><span class="token punctuation">,</span>
<span class="token punctuation">.</span>out <span class="token punctuation">(</span> out <span class="token punctuation">)</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always </span><span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">!</span>clk<span class="token punctuation">;</span>

<span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    a <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>
    en_mult <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>
    a <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>
    a <span class="token operator">=</span> <span class="token number">5</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">6</span><span class="token punctuation">;</span>
    en_mult <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    @<span class="token punctuation">(</span><span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>
    a <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span>
    b <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="参数传递"><a href="#参数传递" class="headerlink" title="参数传递"></a>参数传递</h3><pre><code>module mult (
input wire clk ,
en_mult ,
input wire [3: 0] a ,
b ,
output reg [7: 0] out
);
    always @( posedge clk)
    multme (a, b, out);
    task multme; // 任务定义
    input [3: 0] xme,
            tome;
    output [7: 0] result;
    wait (en_mult)
    result = xme * tome;
    endtask
endmodule</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119201540653.png" alt=""></p>
<h3 id="静态任务：参数覆盖"><a href="#静态任务：参数覆盖" class="headerlink" title="静态任务：参数覆盖"></a>静态任务：参数覆盖</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> mult <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
en_mult <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span> b
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out1 <span class="token punctuation">,</span>
out2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    multme <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> out1<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment" spellcheck="true">// always @( negedge clk)</span>
    <span class="token comment" spellcheck="true">// multme (a, b, out2);</span>
<span class="token keyword">task</span> multme<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> xme<span class="token punctuation">,</span>
                tome<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
    <span class="token function">wait</span><span class="token punctuation">(</span>en_mult<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token number">#7</span> result <span class="token operator">=</span> xme <span class="token operator">*</span> tome<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119201643625.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> mult <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
en_mult <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span> b
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out1 <span class="token punctuation">,</span>
out2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
multme <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> out1<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>
multme <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> out2<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">task</span> multme<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> xme<span class="token punctuation">,</span>
                tome<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
    <span class="token function">wait</span><span class="token punctuation">(</span>en_mult<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token number">#7</span> result <span class="token operator">=</span> xme <span class="token operator">*</span> tome<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119201735170.png" alt=""></p>
<h3 id="动态任务：参数传递"><a href="#动态任务：参数传递" class="headerlink" title="动态任务：参数传递"></a>动态任务：参数传递</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> mult <span class="token punctuation">(</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> clk <span class="token punctuation">,</span>
en_mult <span class="token punctuation">,</span>
<span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a <span class="token punctuation">,</span> b
<span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out1 <span class="token punctuation">,</span>
out2
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
    multme <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> out1<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>
    multme <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> out2<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">task</span> <span class="token keyword">automatic</span> multme<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> xme<span class="token punctuation">,</span>
                tome<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result<span class="token punctuation">;</span>
    <span class="token keyword">begin</span>
    <span class="token function">wait</span><span class="token punctuation">(</span>en_mult<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token number">#7</span> result <span class="token operator">=</span> xme <span class="token operator">*</span> tome<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span>
<span class="token keyword">automatic</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="函数定义"><a href="#函数定义" class="headerlink" title="函数定义"></a>函数定义</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119102353810.png" alt=""></p>
<h3 id="函数的特点"><a href="#函数的特点" class="headerlink" title="函数的特点"></a>函数的特点</h3><ul>
<li>函数定义中<strong>不能包含任何时序控制语句</strong>。</li>
<li>函数至少有一个输入，<strong>不能包含任何输出或双向端口</strong>。</li>
<li>函数<strong>只返回一个数据</strong>，其缺省为register类型。</li>
<li>传送到函数的参数顺序和函数输入参数的说明顺序相同。</li>
<li>函数在模块（module)内部定义且只能在模块内部调用。</li>
<li><strong>函数不能调用任务，但任务可以调用函数。</strong></li>
<li>函数在Verilog中定义了一个新的范围（scope)。</li>
<li>虽然函数只返回单个值，但返回的值可以使用{信号}赋值。这在需要有多个输出时非常有效。<ul>
<li>​      {o1, o2, o3, o4} = f_ or_ and (a, b, c, d, e);</li>
</ul>
</li>
</ul>
<h3 id="函数举例"><a href="#函数举例" class="headerlink" title="函数举例"></a>函数举例</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orand <span class="token punctuation">(</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span>
        <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out
        <span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
        <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d <span class="token keyword">or</span> e<span class="token punctuation">)</span>
              out <span class="token operator">=</span> f_or_and <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 函数调用</span>
        <span class="token keyword">function</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> f_or_and<span class="token punctuation">;</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
                <span class="token keyword">if</span>  <span class="token punctuation">(</span>e <span class="token operator">=</span> <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">)</span>
                        f_or_and <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c <span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
                    <span class="token keyword">else</span>
                        f_or_and <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">endfunction</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li>函数中不能有时序控制，但调用它的过程语句可以有时序控制。</li>
<li>函数名f_or_and在函数中作为register使用</li>
</ul>
<h3 id="返回向量的函数"><a href="#返回向量的函数" class="headerlink" title="返回向量的函数"></a>返回向量的函数</h3><ul>
<li>要返回一个向量值（多于一位），在函数定义时在函数名前说明范围。函数中有多条语句时用begin和end。</li>
<li>不管在函数内对函数名进行多少次赋值，值只返回一次。下例中，函数还在内部声明了一个整数。 </li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">foo</span><span class="token punctuation">(</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> loo<span class="token punctuation">,</span>
        <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> goo<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// 可以持续赋值中调用函数</span>
        <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> goo <span class="token operator">=</span> zero_count <span class="token punctuation">(</span> loo <span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">function</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> zero_count<span class="token punctuation">;</span>
             <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> in_ bus<span class="token punctuation">;</span>
             <span class="token keyword">integer</span>  I<span class="token punctuation">;</span>
             <span class="token keyword">begin</span>
                 zero_count <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
                 <span class="token keyword">for</span> <span class="token punctuation">(</span>I <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> I <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> I <span class="token operator">=</span> I <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
                     <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span> in_bus<span class="token punctuation">[</span> I <span class="token punctuation">]</span><span class="token punctuation">)</span>
                         zero_count <span class="token operator">=</span> zero_count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
            <span class="token keyword">end</span>
        <span class="token keyword">endfunction</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="函数返回类型"><a href="#函数返回类型" class="headerlink" title="函数返回类型"></a>函数返回类型</h3><ul>
<li>函数返回值可以声明为其它register类型：integer, real, 或time。</li>
<li>在任何表达式中都可调用函数</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> checksub <span class="token punctuation">(</span>
        <span class="token keyword">output</span>  <span class="token keyword">reg</span>  neg<span class="token punctuation">,</span>
        <span class="token keyword">input</span>   <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  a<span class="token punctuation">,</span>  b
        <span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">function</span>  <span class="token keyword">integer</span>  subtr<span class="token punctuation">;</span>
                <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> in_a<span class="token punctuation">,</span> in_b<span class="token punctuation">;</span>
                subtr <span class="token operator">=</span> in_a <span class="token operator">-</span> in_b<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 结果可能为负</span>
        <span class="token keyword">endfunction</span>
        <span class="token important">always @</span> <span class="token punctuation">(</span>a<span class="token punctuation">,</span>  b<span class="token punctuation">)</span>
                <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token function">subtr</span><span class="token punctuation">(</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span> <span class="token operator">&lt;</span> <span class="token number">0</span><span class="token punctuation">)</span>
                         neg <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
                     <span class="token keyword">else</span>
                         neg <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li>递归函数必须声明为动态的，因为第二次调用会覆盖第一次的值</li>
<li>逻辑综合工具不支持递归调用</li>
</ul>
<h3 id="递归函数-阶乘函数"><a href="#递归函数-阶乘函数" class="headerlink" title="递归函数-阶乘函数"></a>递归函数-阶乘函数</h3><pre><code>`timescale 1ns/1ns 递归函数-阶乘函数
module fact();
reg [7 : 0] in_a;
integer out1,
out2;
initial begin
    in_a = 7;
    out1 = factorial_R( in_a );
    out2 = factorial ( in_a );
    #10 in_a = 14;
    out1 = factorial_R( in_a );
    out2 = factorial ( in_a );
    #10 $finish;
end
initial $monitor("%d %d %d", in_a, 
out1, out2);

function automatic integer factorial_R;
input [7 : 0] oper;
if( oper &gt;= 2)
    factorial_R = oper * factorial_R( oper - 1 );
else
    factorial_R = 1;
endfunction

function integer factorial;
input [7 : 0] oper;
integer i;
begin
factorial = 1;
for(i = 2; i &lt;= oper; i = i + 1)
    factorial = factorial * i;
end
endfunction
endmodule</code></pre><h3 id="递归函数-recursive-Function"><a href="#递归函数-recursive-Function" class="headerlink" title="递归函数(recursive Function)"></a>递归函数(recursive Function)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202100159.png" alt=""></p>
<h3 id="参数化函数"><a href="#参数化函数" class="headerlink" title="参数化函数"></a>参数化函数</h3><ul>
<li>函数中可以对返回值的个别位进行赋值。</li>
<li>函数值的位数、函数端口甚至函数功能都可以参数化。</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
<span class="token keyword">parameter</span> MAX_BITS <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span>MAX_BITS<span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>  D<span class="token punctuation">;</span>
<span class="token keyword">function</span>  <span class="token punctuation">[</span>MAX_BITS<span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>  reverse_bits<span class="token punctuation">;</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span>MAX_BITS<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>
        <span class="token keyword">integer</span> K<span class="token punctuation">;</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>K <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> K <span class="token operator">&lt;</span> MAX_BITS<span class="token punctuation">;</span> K <span class="token operator">=</span> K <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
            reverse_bits <span class="token punctuation">[</span>MAX_BITS <span class="token operator">-</span> K<span class="token punctuation">]</span> <span class="token operator">=</span> data <span class="token punctuation">[</span>K<span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">endfunction</span>
<span class="token important">always @</span> <span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
        D <span class="token operator">=</span> reverse_bits <span class="token punctuation">(</span>D<span class="token punctuation">)</span> <span class="token punctuation">;</span>
<span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="多module调用函数"><a href="#多module调用函数" class="headerlink" title="多module调用函数"></a>多module调用函数</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119104122229.png" alt=""></p>
<ul>
<li>一个模块定义的function不能直接调用</li>
<li>一般把函数单独一个文件存储，调用使用’include</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119104530717.png" alt=""></p>
<h2 id="Verilog的任务及函数"><a href="#Verilog的任务及函数" class="headerlink" title="Verilog的任务及函数"></a>Verilog的任务及函数</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119104553440.png" alt=""></p>
<ul>
<li>任务和函数必须在module内部定义和调用</li>
<li>在任务和函数中不能声明wire</li>
<li>所有输入/输出都是局部寄存器</li>
<li>任务/函数执行完成后才返回结果。</li>
<li>例如，若任务/函数中有forever语句，则永远不会返回结果</li>
</ul>
<h2 id="函数"><a href="#函数" class="headerlink" title="函数"></a>函数</h2><ul>
<li>函数没有时序控制，因此综合结果为组合逻辑。函数可以在过程块内或持续赋值语句中调用。</li>
<li>下例中的or/and块由持续赋值语句调用函数实现 </li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orand <span class="token punctuation">(</span>
     <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span>
     <span class="token keyword">output</span> <span class="token keyword">wire</span> out
     <span class="token punctuation">)</span><span class="token punctuation">;</span> 
     <span class="token keyword">assign</span> out <span class="token operator">=</span> forand <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">function</span> forand<span class="token punctuation">;</span>
          <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>e <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span>
               forand <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c<span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">else</span>
               forand <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
     <span class="token keyword">endfunction</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119104846509.png" alt=""></p>
<h3 id="函数—条件不完全？"><a href="#函数—条件不完全？" class="headerlink" title="函数—条件不完全？"></a>函数—条件不完全？</h3><pre class="line-numbers language-python"><code class="language-python">module orand <span class="token punctuation">(</span>
     input a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span>
     output wire out
     <span class="token punctuation">)</span><span class="token punctuation">;</span> 
     assign out <span class="token operator">=</span> forand <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span>
     function forand<span class="token punctuation">;</span>
          input a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>e <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span>
               forand <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c<span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token operator">//</span>          <span class="token keyword">else</span>
<span class="token operator">//</span>               forand <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
     endfunction
endmodule<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119105605556.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202200725.png" alt=""></p>
<h2 id="任务"><a href="#任务" class="headerlink" title="任务"></a>任务</h2><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orandtask <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
     <span class="token keyword">output</span> out<span class="token punctuation">;</span> <span class="token keyword">reg</span> out<span class="token punctuation">;</span>
     <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b <span class="token keyword">or</span> c <span class="token keyword">or</span> d <span class="token keyword">or</span> e<span class="token punctuation">)</span>
          orand <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">task</span> orand<span class="token punctuation">;</span>
          <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
          <span class="token keyword">output</span> out<span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>e <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span>
               out <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c<span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">else</span>
               out <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
     <span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>任务一般只在测试程序中使用，因为：</p>
<ul>
<li>没有时序控制的任务如同函数</li>
<li>带有时序控制的任务不可综合</li>
</ul>
<p>下面是用任务描述的or/and块：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119110216418.png" alt=""></p>
<p>条件不完全会产生什么？</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> orandtask <span class="token punctuation">(</span>
<span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span>
<span class="token keyword">output</span> <span class="token keyword">reg</span> out 
<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token operator">*</span> <span class="token punctuation">)</span>
orand <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">task</span> orand<span class="token punctuation">;</span>
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
    <span class="token keyword">output</span> out<span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>e <span class="token operator">==</span> <span class="token number">1</span><span class="token punctuation">)</span>
        out <span class="token operator">=</span> <span class="token punctuation">(</span>a<span class="token operator">|</span> b<span class="token punctuation">)</span> <span class="token operator">&amp;</span> <span class="token punctuation">(</span>c<span class="token operator">|</span> d<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// else</span>
<span class="token comment" spellcheck="true">// out = 0;</span>
<span class="token keyword">endtask</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202249484.png" alt=""></p>
<h3 id="任务：电路1"><a href="#任务：电路1" class="headerlink" title="任务：电路1"></a>任务：电路1</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202318863.png" alt=""></p>
<h3 id="任务：电路2"><a href="#任务：电路2" class="headerlink" title="任务：电路2"></a>任务：电路2</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202337879.png" alt=""></p>
<h2 id="命名块-named-block"><a href="#命名块-named-block" class="headerlink" title="命名块(named block)"></a>命名块(named block)</h2><ul>
<li><p>在关键词begin或fork后加上 ：&lt;块名称&gt; 对块进行命名</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119110440555.png" alt=""></p>
</li>
<li><p>在命名块中可以声明局部变量</p>
</li>
<li><p>可以使用关键词<strong>disable</strong>禁止一个命名块</p>
</li>
<li><p>命名块定义了一个新的范围</p>
</li>
<li><p>命名块会降低仿真速度</p>
</li>
</ul>
<h3 id="禁止命名块和任务"><a href="#禁止命名块和任务" class="headerlink" title="禁止命名块和任务"></a>禁止命名块和任务</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> do_arith <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> en_mult<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token keyword">input</span> clk<span class="token punctuation">,</span> en_mult<span class="token punctuation">;</span>
        <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">;</span>
        <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
        <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
        <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span>
                <span class="token keyword">begin</span> <span class="token punctuation">:</span> arith_block <span class="token comment" spellcheck="true">// *** 命名块 ***</span>
                        <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> tmp1<span class="token punctuation">,</span> tmp2<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// *** 局部变量 ***</span>
                        <span class="token operator">{</span>tmp1<span class="token punctuation">,</span> tmp2<span class="token operator">}</span> <span class="token operator">=</span> f_or_and <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> c<span class="token punctuation">,</span> d<span class="token punctuation">,</span> e<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 函数调用</span>
                        <span class="token keyword">if</span> <span class="token punctuation">(</span>en_mult<span class="token punctuation">)</span>  multme <span class="token punctuation">(</span>tmp1<span class="token punctuation">,</span> tmp2<span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 任务调用</span>
                <span class="token keyword">end</span>
        <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">negedge</span> en_mult<span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token comment" spellcheck="true">// 中止运算</span>
                <span class="token keyword">disable</span>  multme <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// *** 禁止任务 ***</span>
                <span class="token keyword">disable</span>  arith_block<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// *** 禁止命名块 ***</span>
        <span class="token keyword">end</span>
<span class="token comment" spellcheck="true">// 下面[定义任务和函数</span>
        ……
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li>disable语句终结一个命名块或任务的所有活动。也就是说，在一个命名块或任务中的所有语句执行完之前就返回。</li>
</ul>
<p>​    语法：</p>
<p>​        disable &lt;块名称&gt;</p>
<p>​          或</p>
<p>​        disable &lt;任务名称&gt;</p>
<ul>
<li>当命名块或任务被禁止时，所有因他们调度的事件将从事件队列中清除</li>
<li><strong>disable是典型的不可综合语句。</strong></li>
<li>在前面的例子中，只禁止命名块也可以达到同样的目的：所有由命名块、任务及其中的函数调度的事件都被取消。</li>
</ul>
<h1 id="对验证的支持"><a href="#对验证的支持" class="headerlink" title="对验证的支持"></a>对验证的支持</h1><h2 id="验证系统中的任务-task-及函数-function"><a href="#验证系统中的任务-task-及函数-function" class="headerlink" title="验证系统中的任务(task)及函数(function)"></a>验证系统中的任务(task)及函数(function)</h2><ul>
<li>Verilog读取当前仿真时间的系统函数</li>
</ul>
<p>​    $time  ：返回一个64位整数时间值。</p>
<p>​    $stime  ：返回一个32位整数时间值。</p>
<p>​    $realtime ：返回一个实数时间值。</p>
<p>​                           返回值使用调用模块中`timescale定义的时间单位</p>
<ul>
<li>Verilog支持文本输出的系统任务：</li>
</ul>
<p>​    $display</p>
<p>​    $strobe</p>
<p>​    $write</p>
<p>​    $monitor</p>
<h3 id="输出格式化时间信息"><a href="#输出格式化时间信息" class="headerlink" title="输出格式化时间信息"></a>输出格式化时间信息</h3><ul>
<li>若使用多个`timescale，以最小的时间精度显示时间值。</li>
<li>可用系统任务$timeformat结合格式符%t全局控制时间显示方式。</li>
<li>$timeformat系统任务的语法为：<ul>
<li>$timeformat(&lt;unit&gt;,&lt;precision&gt;,&lt;suffix&gt;,&lt;min_width&gt;)；</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119111013338.png" alt=""></p>
<p>对#延迟，Verilog将延迟值舍入最近(四舍五入)时间精度值。</p>
<p>例如，上面的例子修改为：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119111155286.png" alt=""></p>
<h3 id="显示信号值-—-display"><a href="#显示信号值-—-display" class="headerlink" title="显示信号值 — $display"></a>显示信号值 — $display</h3><ul>
<li>$display输出参数列表中信号的当前值。</li>
</ul>
<p>​    语法：$display([“ format_specifiers”,] <argument_ list="">)</argument_></p>
<ul>
<li>$display输出时自动换行。</li>
</ul>
<p>​     $display ($time, “%b \t %h \t %d \t %o”, sig1, sig2, sig3, sig4);</p>
<p>​     $display ($time, “%b \t”, sig1, “%h \t”, sig2, “% d \t”, sig3, “%o”, sig4);</p>
<ul>
<li>$display支持二进制、八进制、十进制和十六进制。缺省基数为十进制。</li>
</ul>
<p>​      $display (sig1, sig2, sig3, sig4);</p>
<p>​      $displayb (sig1, sig2, sig3, sig4);</p>
<p>​      $displayo (sig1, sig2, sig3, sig4);</p>
<p>​      $displayh (sig1, sig2, sig3, sig4);</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119111254324.png" alt=""></p>
<h3 id="显示信号值—-write和-strobe"><a href="#显示信号值—-write和-strobe" class="headerlink" title="显示信号值—$write和$strobe"></a>显示信号值—$write和$strobe</h3><ul>
<li>$write与$display相同，不同的是<strong>不会自动换行</strong>。</li>
</ul>
<p>​     $write($time, “%b \t %h \t %d \t %o \t”, sig1, sig2, sig3, sig4);</p>
<ul>
<li>$strobe与$display相同，不同的是在仿真时间前进之前的信号值。而<strong>$display和$write立即显示信号值</strong>。也就是说<strong>$strobe显示稳定状态信号值</strong>，而$display和$write可以显示信号的中间状态值。</li>
</ul>
<p>​     $strobe($time, “%b \t %h \t %d \t %o \t”, sig1, sig2, sig3, sig4);</p>
<ul>
<li><p>$write和$strobe都支持多种数基，缺省为十进制。</p>
<ul>
<li><p>$writeb $strobeb</p>
</li>
<li><p>$writeo $strobeo</p>
</li>
<li><p>$writeh $strobeh</p>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119112357280.png" alt=""></p>
<h3 id="监视信号值—-monitor"><a href="#监视信号值—-monitor" class="headerlink" title="监视信号值—$monitor"></a>监视信号值—$monitor</h3><ul>
<li><p><strong>$monitor持续监视参数列表中的变量。</strong></p>
</li>
<li><p>在一个时间片中，参数表中任何信号发生变化，$monitor将在仿真时间前进前显示参数表的信号值。</p>
</li>
<li><p><strong>后面的$monitor将覆盖前面的$monitor。</strong></p>
</li>
<li><p>可以用系统任务$monitoron和$monitoroff控制持续监视。</p>
</li>
<li><p><strong>$monitor支持多种基数。缺省为十进制。</strong></p>
<pre><code> \$monitor (\$time, “%b \t %h \t %d \t %o”, sig1, sig2, sig3, sig4);</code></pre></li>
<li><p>$monitor是唯一的不断输出信号值的系统任务。其它系统任务在返回值之后就结束。</p>
</li>
<li><p>$monitor和$strobe一样，显示参数列表中信号的稳定状态值，也就是在仿真时间前进之前显示信号。<strong>在一个时间步中，参数列表中信号值的任何变化将触发$monitor 。但$time,$stime,$realtime不能触发。</strong></p>
</li>
<li><p>任何后续的$monitor覆盖前面调用的$monitor。只有新的$monitor的参数列表中的信号被监视，而前面的$monitor的参数则不被监视。</p>
</li>
<li><p>可以用$monitoron和$monitoroff系统任务控制持续监视，使用户可以在仿真时只监视特定时间段的信号。</p>
</li>
<li><p>$monitor参数列表的形式与$display相同。</p>
</li>
<li><p>$monitor支持多种基数。缺省为十进制。</p>
<ul>
<li><p>$monitorb</p>
</li>
<li><p>$monitoro</p>
</li>
<li><p>$monitorh</p>
</li>
</ul>
</li>
</ul>
<h2 id="文件输出"><a href="#文件输出" class="headerlink" title="文件输出"></a>文件输出</h2><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
<span class="token keyword">integer</span> MCD1<span class="token punctuation">;</span>
    MCD1 <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation">(</span><span class="token string">"&lt;name_of_file>"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$fdisplay</span><span class="token punctuation">(</span> MCD1<span class="token punctuation">,</span> P1<span class="token punctuation">,</span> P2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> Pn<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$fwrite</span><span class="token punctuation">(</span> MCD1<span class="token punctuation">,</span> P1<span class="token punctuation">,</span> P2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> Pn<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$fstrobe</span><span class="token punctuation">(</span> MCD1<span class="token punctuation">,</span> P1<span class="token punctuation">,</span> P2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> Pn<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$fmonitor</span><span class="token punctuation">(</span> MCD1<span class="token punctuation">,</span> P1<span class="token punctuation">,</span> P2<span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">,</span> Pn<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$fclose</span><span class="token punctuation">(</span> MCD1<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>$fopen打开一个文件并返回一个多通道描述符（MCD）。</p>
<ul>
<li><p>MCD是与文件唯一对应的32位无符号整数。</p>
</li>
<li><p>如果文件不能打开并进行写操作，MCD等于0。</p>
</li>
<li><p>如果文件成功打开，MCD中的一位被置位。</p>
</li>
</ul>
</li>
<li><p>以$f开始的显示系统任务将输出写入与MCD相对应的文件中。 </p>
</li>
<li><p>$fopen打开参数中指定的文件并返回一个32位无符号 整数MCD，MCD是与文件一一对应的多通道描述符。如果文件不能打开并进行写操作，它返回0。</p>
</li>
<li><p>$fclose关闭MCD指定的通道。</p>
</li>
<li><p>输出信息到log文件和标准输出的四个格式化显示任务($display, $write, $monitor, $strobe）都有相对应的任务用于向指定文件输出。</p>
</li>
<li><p>这些对应的任务（$fdisplay,$fwrite,$fmonitor,$fstrobe）的参数形式与对应的任务相同，只有一个例外：第一个参数必须是一个指定向何哪个文件输出的MCD。MCD可以是一个表达式，但其值必须是一个32位的无符号整数。这个值决定了该任务向哪个打开的文件写入。</p>
</li>
<li><p>MCD可以看作由32个标志构成的组，每个标志代表一个单一的输出通道。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119122403079.png" alt=""></p>
<h2 id="文件输入"><a href="#文件输入" class="headerlink" title="文件输入"></a>文件输入</h2><ul>
<li><p>Verilog中有两个系统任务可以将数据文件读入寄存器组。一个读取二进制数据，另一个读取十六进制数据：</p>
</li>
<li><p>$readmemb</p>
<p> $readmemb (“file_name”, <memory_name>);</memory_name></p>
<p> $readmemb (“file_name”, <memory_name>, <start_addr>);</start_addr></memory_name></p>
<p> $readmemb (“file_name”, <memory_name>, <start_addr>, <finish_addr>);</finish_addr></start_addr></memory_name></p>
</li>
<li><p>$readmemh</p>
<p> $readmemh (“ file_name”, <memory_name>);</memory_name></p>
<p> $readmemh (“ file_name”, <memory_name>, <start_addr>);</start_addr></memory_name></p>
<p> $readmemh (“ file_name”, <memory_name>, <start_addr>, <finish_addr>);</finish_addr></start_addr></memory_name></p>
</li>
</ul>
<p>系统任务$readmemb和$readmemh从一个文本文件读取数据并写入存储器。</p>
<ul>
<li>如果数据为二进制，使用$readmemb；如果数据为十六进制，使用$readmemh。</li>
<li>filename指定要读入的文件。</li>
<li>mem_name指定存储器信号名称。</li>
<li>start和finish给出存储器加载的地址。Start为开始地址，finish为结束地址。如果不指定开始和结束地址，$readmem按从低端开始读入数据，与说明顺序无关。</li>
</ul>
<pre><code>$readmemb和$readmemh的文件格式 ：
            $readmemb("mem_file. txt", mema);</code></pre><ul>
<li>可以指定二进制（b）或十六进制（h）数</li>
<li>用下划线“_”提高可读性。</li>
<li>可以包含单行或多行注释。</li>
<li>可以用空格和换行区分各个数据。</li>
<li><strong>可以给后面的值设定一个特定的地址</strong>，格式为：<ul>
<li>@(hex_address)<ul>
<li>十六进制地址的大小写不敏感。</li>
<li><strong>在@和数字之间不允许有空格。</strong> </li>
</ul>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202454594.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202508925.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202521363.png" alt=""></p>
<h2 id="作业：数据转换器"><a href="#作业：数据转换器" class="headerlink" title="作业：数据转换器"></a>作业：数据转换器</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211119202551317.png" alt=""></p>
<h1 id="Verilog-Test-Bench使用简介"><a href="#Verilog-Test-Bench使用简介" class="headerlink" title="Verilog Test Bench使用简介"></a>Verilog Test Bench使用简介</h1><h2 id="设计组织"><a href="#设计组织" class="headerlink" title="设计组织"></a><strong>设计组织</strong></h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105142911.png" alt=""></p>
<p>虚线表示编译时检测输入文件是否存在及可读并允许生成输出文件。 </p>
<h2 id="test-bench组织"><a href="#test-bench组织" class="headerlink" title="test bench组织"></a>test bench组织</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105225292.png" alt=""></p>
<ul>
<li>简单的test bench向要验证的设计提供向量，人工验证输出。</li>
<li>复杂的test bench是自检测的，其结果自动验证。 </li>
</ul>
<h3 id="施加激励"><a href="#施加激励" class="headerlink" title="施加激励"></a><strong>施加激励</strong></h3><p>产生激励并加到设计有很多 种方法。一些常用的方法有：</p>
<ul>
<li>从一个initial块中施加线激励</li>
<li>从一个循环或always块施加激励</li>
<li>从一个向量或整数数组施加激励</li>
<li>记录一个仿真过程，然后在另一个仿真中回放施加激励</li>
</ul>
<h3 id="线性激励"><a href="#线性激励" class="headerlink" title="线性激励"></a><strong>线性激励</strong></h3><p>线性激励有以下特性：</p>
<ul>
<li>只有变量的值改变时才列出</li>
<li>易于定义复杂的时序关系</li>
<li>对一个复杂的测试，测试程序(test bench)可能非常大</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> inline_ tb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> data_ bus<span class="token punctuation">,</span> addr<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> results<span class="token punctuation">;</span>
    DUT u1 <span class="token punctuation">(</span>results<span class="token punctuation">,</span> data_ bus<span class="token punctuation">,</span> addr<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">initial</span>
        <span class="token keyword">fork</span>
              data_bus <span class="token operator">=</span> <span class="token number">8'h00</span><span class="token punctuation">;</span>
              addr <span class="token operator">=</span> <span class="token number">8'h3f</span><span class="token punctuation">;</span>
          <span class="token number">#10</span> data_ bus <span class="token operator">=</span> <span class="token number">8'h45</span><span class="token punctuation">;</span>
          <span class="token number">#15</span> addr <span class="token operator">=</span> <span class="token number">8'hf0</span><span class="token punctuation">;</span>
          <span class="token number">#40</span> data_ bus <span class="token operator">=</span> <span class="token number">8'h0f</span><span class="token punctuation">;</span>
          <span class="token number">#60</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">join</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="循环激励"><a href="#循环激励" class="headerlink" title="循环激励"></a><strong>循环激励</strong></h3><p>从循环产生激励有以下特性：</p>
<ul>
<li>在每一次循环，修改同一组激励变量</li>
<li>有固定的时序关系</li>
<li>代码紧凑 </li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> loop_tb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> stimulus<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> results<span class="token punctuation">;</span>
    <span class="token keyword">integer</span> i<span class="token punctuation">;</span>
    DUT u1 <span class="token punctuation">(</span>results<span class="token punctuation">,</span> stimulus<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always </span><span class="token keyword">begin</span> <span class="token comment" spellcheck="true">// clock generation</span>
        clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token number">#5</span>  clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>  <span class="token number">#5</span>
    <span class="token keyword">end</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">256</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
       @<span class="token punctuation">(</span> <span class="token keyword">negedge</span> clk<span class="token punctuation">)</span>  stimulus <span class="token operator">=</span> i<span class="token punctuation">;</span>
       <span class="token number">#20</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="数组激励"><a href="#数组激励" class="headerlink" title="数组激励"></a><strong>数组激励</strong></h3><p>从数组产生激励有以下特性：</p>
<ul>
<li>在每次反复中，修改同一组激励变量</li>
<li>激励数组可以直接从文件中读取</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> array_ tb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> stim_ array<span class="token punctuation">[</span> <span class="token number">15</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 数组</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> stimulus<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> result<span class="token punctuation">;</span>
    <span class="token keyword">integer</span> i<span class="token punctuation">;</span>
    DUT u1 <span class="token punctuation">(</span>results<span class="token punctuation">,</span> stimulus<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token comment" spellcheck="true">// 从数组读入数据</span>
        <span class="token number">#20</span> stimulus <span class="token operator">=</span> stim_array<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
        <span class="token number">#30</span> stimulus <span class="token operator">=</span> stim_array<span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 线激励</span>
        <span class="token number">#20</span> stimulus <span class="token operator">=</span> stim_array<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
        <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> <span class="token number">14</span><span class="token punctuation">;</span> i <span class="token operator">></span> <span class="token number">1</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 循环</span>
            <span class="token number">#50</span> stimulus <span class="token operator">=</span> stim_array<span class="token punctuation">[</span>i<span class="token punctuation">]</span> <span class="token punctuation">;</span>
        <span class="token number">#30</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="矢量采样"><a href="#矢量采样" class="headerlink" title="矢量采样"></a><strong>矢量采样</strong></h3><p>在仿真过程中可以对激励和响应矢量进行采样，作为其它仿真的激励和期望结果。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> capture_tb<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> period <span class="token operator">=</span> <span class="token number">20</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in_vec<span class="token punctuation">,</span> out_vec<span class="token punctuation">;</span>
    <span class="token keyword">integer</span> RESULTS<span class="token punctuation">,</span> STIMULUS<span class="token punctuation">;</span>
    DUT u1 <span class="token punctuation">(</span>out_vec<span class="token punctuation">,</span> in_vec<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">initial</span>  <span class="token keyword">begin</span>
         STIMULUS <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation">(</span><span class="token string">"vec.txt"</span><span class="token punctuation">)</span> <span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>STIMULUS <span class="token operator">!=</span> <span class="token number">0</span> <span class="token punctuation">)</span> <span class="token keyword">forever</span> #<span class="token punctuation">(</span> period<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span>
            <span class="token property">$fstrobeb</span> <span class="token punctuation">(</span>STIMULUS<span class="token punctuation">,</span> <span class="token string">"%b"</span><span class="token punctuation">,</span> in_vec<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token keyword">initial</span>  <span class="token keyword">begin</span>
    RESULTS <span class="token operator">=</span> <span class="token property">$fopen</span><span class="token punctuation">(</span><span class="token string">"results.txt"</span><span class="token punctuation">)</span> <span class="token punctuation">;</span>
    <span class="token keyword">if</span> <span class="token punctuation">(</span>RESULTS <span class="token operator">!=</span> <span class="token number">0</span> <span class="token punctuation">)</span> #<span class="token punctuation">(</span> period<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span> <span class="token keyword">forever</span>                
        #<span class="token punctuation">(</span> period<span class="token operator">/</span><span class="token number">2</span><span class="token punctuation">)</span>
                  <span class="token property">$fstrobeb</span> <span class="token punctuation">(</span>RESULTS<span class="token punctuation">,</span> <span class="token string">"%b"</span><span class="token punctuation">,</span> out_vec<span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="矢量回放"><a href="#矢量回放" class="headerlink" title="矢量回放"></a><strong>矢量回放</strong></h3><ul>
<li><strong>保存在文件中的矢量反过来可以作为激励</strong></li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> read_file_tb<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> num_vecs <span class="token operator">=</span> <span class="token number">256</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data_bus<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> stim <span class="token punctuation">[</span>num_vecs<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">integer</span> i<span class="token punctuation">;</span>
    DUT u1 <span class="token punctuation">(</span>results<span class="token punctuation">,</span> data_bus<span class="token punctuation">)</span>
    <span class="token keyword">initial</span>
        <span class="token keyword">begin</span> <span class="token comment" spellcheck="true">// Vectors are loaded</span>
            <span class="token property">$readmemb</span> <span class="token punctuation">(</span><span class="token string">"vec.txt"</span><span class="token punctuation">,</span> stim<span class="token punctuation">)</span><span class="token punctuation">;</span>
            <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> num_vecs <span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
            <span class="token number">#50</span> data_bus <span class="token operator">=</span> stim<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105707541.png" alt=""></p>
<ul>
<li><p>使用矢量文件输入/输出的优点：</p>
<ul>
<li><p>激励修改简单</p>
</li>
<li><p>设计反复验证时直接使用工具比较矢量文件。</p>
</li>
</ul>
</li>
</ul>
<h3 id="错误及警告报告"><a href="#错误及警告报告" class="headerlink" title="错误及警告报告"></a><strong>错误及警告报告</strong></h3><ul>
<li>使用文本或文件输出类的系统任务报告错误及警告</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> par_err<span class="token punctuation">)</span>
    <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" error-bus parity errors detected"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> cor_err<span class="token punctuation">)</span>
    <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"warning-correctable error detected"</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>
<p>一个更为复杂的test bench可以：</p>
<ul>
<li>不但能报告错误，而能进行一些动作，如取消一个激励块并跳转到下一个激励。</li>
<li>在内部保持错误跟踪，并在每次测试结束时产生一个错误报告。</li>
</ul>
<h3 id="建立时钟"><a href="#建立时钟" class="headerlink" title="建立时钟"></a><strong>建立时钟</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105832817.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105848262.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105901328.png" alt=""></p>
<h4 id="建立时钟（period-20）"><a href="#建立时钟（period-20）" class="headerlink" title="建立时钟（period = 20）"></a>建立时钟（period = 20）</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203104417226.png" alt=""></p>
<h3 id="使用task"><a href="#使用task" class="headerlink" title="使用task"></a>使用task</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105926273.png" alt=""></p>
<p>在test bench中使用task可以压缩重复操作，提高代码效率。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126105950013.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203104459372.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203104528982.png" alt=""></p>
<p>问题：</p>
<ul>
<li>什么操作可以容易的在fork…join块做到，而不容易在begin…end块做到？</li>
<li>通常怎样产生规则激励和不规则激励？</li>
<li>从一个文件中读取激励时使用什么数据类型？</li>
<li>在行为级时钟模型中能做哪些在门级时钟模型中很难或不能作到的事？ </li>
</ul>
<p>解答：</p>
<ul>
<li>fork…join块中不但能够赋值，还可以并行执行循环、条件语句、任务或函数调用。</li>
<li>循环或always块能有效地产生规则激励，不规则激励适合用在initial块产生。</li>
<li>用寄存器组（存储器）并用$readmem系统任务从一个文件以读取向量。</li>
<li>行为级代码可以很容易地产生一个启动时间不规则的时钟波形，并且可以在时刻零初始化时钟。</li>
</ul>
<h1 id="存储器建模"><a href="#存储器建模" class="headerlink" title="存储器建模"></a>存储器建模</h1><p>描述存储器必须做两件事：</p>
<ul>
<li>说明一个适当容量的存储器。</li>
<li>提供内容访问的方式，例如：<ul>
<li>只读</li>
<li>读和写</li>
<li>写同时读</li>
<li>多个读操作，同时进行单个写操作</li>
<li>同时有多个读和多个写操作，有保证一致性的方法</li>
</ul>
</li>
</ul>
<h2 id="简单ROM描述"><a href="#简单ROM描述" class="headerlink" title="简单ROM描述"></a>简单ROM描述</h2><p>下面的ROM描述中使用二维寄存器组定义了一个存储器mem。ROM的数据单独保存在文件my_rom_data中，如右边所示。通常用这种方法使ROM数据独立于ROM描述。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126102516918.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span><span class="token number">15</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>；<span class="token comment" spellcheck="true">// mem为16x8的寄存器数组</span>
<span class="token keyword">reg</span> MemA <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//MemA是4x1位寄存器数组</span>
<span class="token keyword">time</span> Events <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//time数组</span>
<span class="token keyword">integer</span> <span class="token keyword">int</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//整数数组int[3 : 0] </span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>
<p>Verilog-1995标准中，不能直接访问一维数组中的某个寄存器数据中的一位，比如要取出下面<code>array[7][5]</code>，需要将<code>array[7]</code>赋给一个reg变量，再从这个变量中取出第5位：</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> array <span class="token punctuation">[</span><span class="token number">15</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> arrayreg<span class="token punctuation">;</span>
<span class="token keyword">reg</span> reg5<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
 arrayreg <span class="token operator">=</span> array<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
 reg5 <span class="token operator">=</span> arrayreg<span class="token punctuation">[</span><span class="token number">5</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token keyword">end</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="寄存器和数组"><a href="#寄存器和数组" class="headerlink" title="寄存器和数组"></a>寄存器和数组</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> reg_tb<span class="token punctuation">;</span>
 <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> RegA<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//一个4位的reg类型数据</span>
 <span class="token keyword">reg</span> MemA <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//一个reg类型的 4x1 的一维数组</span>
 <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    RegA <span class="token operator">=</span> <span class="token number">4'b1101</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//合法</span>
    MemA <span class="token operator">=</span> <span class="token number">4'b0010</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//非法</span>
    MemA<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    MemA<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    MemA<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
    MemA<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
    <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"RegA = %b "</span><span class="token punctuation">,</span> RegA<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"MemA = %b "</span><span class="token punctuation">,</span> <span class="token operator">{</span>MemA<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span>MemA<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span>MemA<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span>MemA<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token operator">}</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="Verilog-2001标准的数组声明"><a href="#Verilog-2001标准的数组声明" class="headerlink" title="Verilog-2001标准的数组声明"></a>Verilog-2001标准的数组声明</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns <span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> array<span class="token punctuation">;</span>
 <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span><span class="token number">15</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
 <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span> 
 <span class="token keyword">integer</span> i<span class="token punctuation">,</span> j<span class="token punctuation">,</span> k<span class="token punctuation">;</span>
 <span class="token keyword">initial</span> <span class="token keyword">begin</span>
 <span class="token keyword">for</span> <span class="token punctuation">(</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">16</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
 <span class="token function">for</span><span class="token punctuation">(</span>j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> j <span class="token operator">=</span> j <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
mem<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span> <span class="token operator">=</span> i <span class="token operator">+</span> j<span class="token punctuation">;</span>
 <span class="token keyword">for</span> <span class="token punctuation">(</span> i <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> <span class="token number">16</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
 <span class="token function">for</span><span class="token punctuation">(</span>j <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> j <span class="token operator">=</span> j <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
out <span class="token operator">=</span> mem<span class="token punctuation">[</span>i<span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token punctuation">]</span><span class="token punctuation">;</span>
<span class="token property">$write</span><span class="token punctuation">(</span><span class="token string">"\t %0d"</span><span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token keyword">end</span>
 <span class="token property">$write</span><span class="token punctuation">(</span><span class="token string">"\n"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token keyword">end</span>
 <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"out = %b"</span><span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token property">$write</span><span class="token punctuation">(</span><span class="token string">"out = "</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token function">for</span><span class="token punctuation">(</span> k <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> k <span class="token operator">&lt;</span> <span class="token number">8</span><span class="token punctuation">;</span> k <span class="token operator">=</span> k <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> 
 <span class="token property">$write</span><span class="token punctuation">(</span><span class="token string">"%b"</span><span class="token punctuation">,</span> mem<span class="token punctuation">[</span>i<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span>j<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">[</span><span class="token number">7</span> <span class="token operator">-</span> k<span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token property">$write</span><span class="token punctuation">(</span><span class="token string">"\n"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
 <span class="token property">$finish</span><span class="token punctuation">;</span>
 <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126121722759.png" alt=""></p>
<h3 id="MSB为0的数组"><a href="#MSB为0的数组" class="headerlink" title="MSB为0的数组"></a>MSB为0的数组</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126121748562.png" alt=""></p>
<h3 id="存储器数据装入"><a href="#存储器数据装入" class="headerlink" title="存储器数据装入"></a>存储器数据装入</h3><p>可以使用循环或系统任务给存储器装入初始化数据</p>
<ul>
<li>用循环给存储器的每个字赋值</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog">      <span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">&lt;</span> memsize<span class="token punctuation">;</span> i <span class="token operator">=</span> i<span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// initialize memory</span>
          mema<span class="token punctuation">[</span> i<span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token operator">{</span>wordsize<span class="token operator">{</span> <span class="token number">1'b1</span><span class="token operator">}}</span><span class="token punctuation">;</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span></span></code></pre>
<ul>
<li>调用系统任务$readmem</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token property">$readmemb</span><span class="token punctuation">(</span><span class="token string">"mem_file. txt"</span><span class="token punctuation">,</span> mema<span class="token punctuation">)</span><span class="token punctuation">;</span> <span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<p>可以用系统任务$readmem给一个ROM或RAM加载数据。对于ROM，开始时写入的数据就是其实际内容。对于RAM，可以通过初始化，而不是用不同的写周期给每个字装入数据以减少仿真时间。</p>
<h2 id="异步存储器接口时序"><a href="#异步存储器接口时序" class="headerlink" title="异步存储器接口时序"></a>异步存储器接口时序</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126102739140.png" alt=""></p>
<h3 id="同步SRAM存储器接口时序-SMIC65nm-1Kx32"><a href="#同步SRAM存储器接口时序-SMIC65nm-1Kx32" class="headerlink" title="同步SRAM存储器接口时序 - SMIC65nm_1Kx32"></a>同步SRAM存储器接口时序 - SMIC65nm_1Kx32</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126121842279.png" alt=""></p>
<h3 id="简单的异步RAM描述"><a href="#简单的异步RAM描述" class="headerlink" title="简单的异步RAM描述"></a>简单的异步RAM描述</h3><p>RAM描述比ROM略微复杂，因为必须既有读功能又有写功能，而读写通常使用同一数据总线。这要求使用新的处理双向数据线的建模技术。在下面的例子中，若读端口未使能，则模型不驱动数据总线；此时若数据总线没有写数据驱动，则总线为高阻态Z。这避免了RAM写入时的冲突。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns <span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> mymem <span class="token punctuation">(</span>
    <span class="token keyword">inout</span>  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> addr<span class="token punctuation">,</span>
    <span class="token keyword">input</span>  <span class="token keyword">wire</span>     rd<span class="token punctuation">,</span> 
        wr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> memory <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 16*4</span>
<span class="token comment" spellcheck="true">// 读</span>
    <span class="token keyword">assign</span> data <span class="token operator">=</span> rd <span class="token operator">?</span> memory<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token punctuation">:</span> <span class="token number">4'bz</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// 写</span>
    <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> wr<span class="token punctuation">)</span>
         memory<span class="token punctuation">[</span>addr<span class="token punctuation">]</span> <span class="token operator">&lt;=</span> data<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>这个描述可综合，但许多工具仅仅产生一个寄存器堆，因此与一个真正的存储器相比耗费更多的面积。</p>
<h3 id="异步RAM测试"><a href="#异步RAM测试" class="headerlink" title="异步RAM测试"></a>异步RAM测试</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126103632622.png" alt=""></p>
<h3 id="参数化存储器描述"><a href="#参数化存储器描述" class="headerlink" title="参数化存储器描述"></a>参数化存储器描述</h3><p>在下面的例子中，给出如何定义一个字长和地址均参数化的只读存储器件。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> scalable_ROM  #<span class="token punctuation">(</span>
    <span class="token keyword">parameter</span> addr_bits <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">,</span>                     <span class="token comment" spellcheck="true">// 地址总线宽度</span>
            wordsize <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">,</span>                     <span class="token comment" spellcheck="true">// 字宽</span>
            words <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">1</span> <span class="token operator">&lt;&lt;</span> addr_bits<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// mem容量</span>
    <span class="token punctuation">)</span> <span class="token punctuation">(</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span>wordsize <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> mem_word<span class="token punctuation">,</span>    <span class="token comment" spellcheck="true">// 存储器字</span>
    <span class="token keyword">input</span>   <span class="token punctuation">[</span>addr_bits <span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> address           <span class="token comment" spellcheck="true">// 地址总线</span>
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token keyword">reg</span> <span class="token punctuation">[</span>wordsize <span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span>  <span class="token number">0</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span>words<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// mem声明</span>

<span class="token comment" spellcheck="true">// 输出存储器的一个字</span>
    <span class="token keyword">assign</span>  mem_word <span class="token operator">=</span> mem<span class="token punctuation">[</span>address<span class="token punctuation">]</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>例中存储器字范围从0而不是1开始，因为存储器直接用地址线确定地址。 也可以用下面的方式声明存储器并寻址。 </p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">reg</span> <span class="token punctuation">[</span>wordsize<span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span>words<span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 从地址1开始的存储器 </span>
<span class="token comment" spellcheck="true">// 存储器寻址时地址必须加1 </span>
<span class="token keyword">wire</span> <span class="token punctuation">[</span>wordsize<span class="token punctuation">:</span><span class="token number">1</span><span class="token punctuation">]</span> mem_word <span class="token operator">=</span> mem<span class="token punctuation">[</span> address <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<h3 id="存储器数据赋值"><a href="#存储器数据赋值" class="headerlink" title="存储器数据赋值"></a>存储器数据赋值</h3><p>可以使用循环或系统任务给存储器装入初始化数据</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203105126389.png" alt=""></p>
<p>可以用 系统任务$readmem给一个ROM或RAM加载数据。对于ROM， 开始时写入的数据就是其实际内容。对于RAM，可以通过初始化，而不 是用不同的写周期给每个字装入数据以减少仿真时间</p>
<h3 id="使用双向端口"><a href="#使用双向端口" class="headerlink" title="使用双向端口"></a>使用双向端口</h3><ul>
<li>用关键词inout声明一个双向端口<ul>
<li>inout [7:0] databus; </li>
</ul>
</li>
<li>双向端口声明遵循下列规则： <ul>
<li>inout端口不能声明为寄存器类型，只能是net类型。 </li>
<li>这样仿真器若有多个驱动时可以确定结果值。 <ul>
<li>对inout端口可以从任意一个方向驱动数据。端口数据类型缺省为net类 型。不能对net进行过程赋值，只能在过程块外部持续赋值，或将它连 接到基本单元。 </li>
</ul>
</li>
</ul>
</li>
<li>在同一时间应只从一个方向驱动inout端口。 <ul>
<li>例如：在RAM模型中，如果使用双向数据总线读取RAM数据，同时在 数据总线上驱动写数据，则会产生逻辑冲突，使数据总线变为未知。 </li>
<li>必须设计与inout端口相关的逻辑以确保正确操作。当把该端口作为输 入使用时，必须禁止输出逻辑</li>
</ul>
</li>
</ul>
<h3 id="双向驱动器建模"><a href="#双向驱动器建模" class="headerlink" title="双向驱动器建模"></a>双向驱动器建模</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126122126917.png" alt=""></p>
<h4 id="存储器端口建模"><a href="#存储器端口建模" class="headerlink" title="存储器端口建模"></a>存储器端口建模</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203105224659.png" alt=""></p>
<p>问题：</p>
<ul>
<li>在Verilog中用什么结构定义一个存储器组？</li>
<li>如何向存储器加载数据？</li>
<li>如何通过一个双向（inout）端口传送数据？</li>
</ul>
<p>解答：</p>
<ul>
<li>在Verilog中将存储器声明为一个一个2维寄存器阵列。</li>
<li>可以用系统任务$readmem或$readmemb或用过程赋值向存储器加载数据</li>
<li>因为inout两端信号必须都是net数据类型，因此只能使用基本单元，子模块，或持续赋值驱动数据。同时还必须注意确保在任何一端不要发生驱动冲突。</li>
</ul>
<h1 id="延时模型"><a href="#延时模型" class="headerlink" title="延时模型"></a>延时模型</h1><h2 id="术语及定义"><a href="#术语及定义" class="headerlink" title="术语及定义"></a>术语及定义</h2><ul>
<li>模块路径(module path): 穿过模块，连接模块输入(input端口或inout端口）到模块输出(output端口或inout端口）的路径。</li>
<li>路径延时(path delay)：与特定路径相关的延时</li>
<li>时序检查(timing check)：监视两个输入信号的时间关系并进行检查的系统任务，以保证电路能正确工作。</li>
<li>时序驱动设计(timing driven design)：从前端到后端的整个设计流程中，用时序信息连接不同的设计阶段</li>
</ul>
<h2 id="延时模型类型-Delay-Modeling-Types"><a href="#延时模型类型-Delay-Modeling-Types" class="headerlink" title="延时模型类型(Delay Modeling Types)"></a>延时模型类型(Delay Modeling Types)</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126110234919.png" alt=""></p>
<h3 id="块延时-Lumped-Delay"><a href="#块延时-Lumped-Delay" class="headerlink" title="块延时(Lumped Delay)"></a>块延时(Lumped Delay)</h3><ul>
<li>块延时方法是将全部延时集中到最后一个门上。这种模型简单但不够精确，只适用于简单电路。因为当到输出端有多个路径时不能描述不同路径的不同延时。</li>
<li>可以用这种方法描述器件的传输延时，并且使用最坏情况下的延时(最大延时）。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126110346489.png" alt=""></p>
<h3 id="分布延时-Distributed-Delays"><a href="#分布延时-Distributed-Delays" class="headerlink" title="分布延时(Distributed Delays)"></a>分布延时(Distributed Delays)</h3><p>分布延时方法是将延时分散到每一个门。在相同的输出端上，不同的路径有不同的延时。分布延时有两个缺点：</p>
<ul>
<li>在结构描述中随规模的增大而变得异常复杂。</li>
<li>仍然不能描述基本单元(primitive)中不同引脚上的不同延时。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126110433188.png" alt=""></p>
<h3 id="路径延时-Module-Path-Delays"><a href="#路径延时-Module-Path-Delays" class="headerlink" title="路径延时(Module Path Delays)"></a>路径延时(Module Path Delays)</h3><p>在专用的specify块描述模块从输入端到输出端的路径延时。</p>
<ul>
<li><p>精确性：所有路径延时都能精确说明。</p>
</li>
<li><p>模块性：时序说明与功能描述分开说明</p>
<ul>
<li><p><strong>功能验证独立于时序验证。</strong></p>
</li>
<li><p><strong>在不同的抽象级中保持不变。</strong></p>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126110548981.png" alt=""></p>
<h2 id="Specify块"><a href="#Specify块" class="headerlink" title="Specify块"></a>Specify块</h2><ul>
<li>specify块定义了模块的时序部分<ul>
<li>时序信息和功能在不同的块中描述，这样功能验证独立于时序验证。specify块在不同的抽象级中保持不变。</li>
<li>功能描述中的延时，如#delay在综合时不起作用</li>
</ul>
</li>
<li>由specify开始， 到endspecify结束，并且在模块内部</li>
<li>specify块可以：<ul>
<li>描述<strong>穿过模块的路径及其延时</strong></li>
<li>使用关键字specparam在specify中进行<strong>参数声明</strong></li>
<li>定义特定模块或特定模块路径的脉冲<strong>过滤限制</strong></li>
<li>描述时序检查以保证器件的<strong>时序约束能够得到满足</strong></li>
</ul>
</li>
</ul>
<h3 id="精确延时控制"><a href="#精确延时控制" class="headerlink" title="精确延时控制"></a>精确延时控制</h3><ul>
<li>说明门和模块路径的上升(rise)、下降(fall)和关断(turn-off)延时</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">and</span> #<span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">,</span> <span class="token number">3</span><span class="token punctuation">)</span>  <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">,</span> in3<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// rise, fall</span>
<span class="token keyword">bufif0</span> #<span class="token punctuation">(</span> <span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">7</span><span class="token punctuation">)</span> <span class="token punctuation">(</span>out<span class="token punctuation">,</span> in<span class="token punctuation">,</span> ctrl<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// rise, fall, turn- off</span>
<span class="token punctuation">(</span>in <span class="token operator">=></span> out<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// rise, fall</span>
<span class="token punctuation">(</span>a <span class="token operator">=></span> b<span class="token punctuation">)</span> <span class="token operator">=</span>  <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">,</span> <span class="token number">4</span><span class="token punctuation">,</span> <span class="token number">7</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// rise, fall, turn-off</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li>在路径延时中可以说明<em>六个延时值</em>(0 -&gt;1, 1 -&gt;0, 0 -&gt;Z, Z -&gt;1, 1 -&gt;Z, Z -&gt;0)</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">(</span>C <span class="token operator">=></span> Q<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">,</span> <span class="token number">12</span><span class="token punctuation">,</span> <span class="token number">17</span><span class="token punctuation">,</span> <span class="token number">10</span><span class="token punctuation">,</span> <span class="token number">6</span><span class="token punctuation">,</span> <span class="token number">22</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<ul>
<li>在路径延时中说明所有<em>12个延时值</em>(0 -&gt;1, 1 -&gt;0, 0 -&gt;Z, Z -&gt;1, 1 -&gt;Z, Z -&gt;0, 0 -&gt;X, X -&gt;1, 1 -&gt;X, X -&gt;0, X -&gt;Z, Z -&gt;X)</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">(</span>C <span class="token operator">=></span> Q<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">,</span> <span class="token number">12</span><span class="token punctuation">,</span> <span class="token number">17</span><span class="token punctuation">,</span> <span class="token number">10</span><span class="token punctuation">,</span> <span class="token number">6</span><span class="token punctuation">,</span> <span class="token number">22</span><span class="token punctuation">,</span> <span class="token number">11</span><span class="token punctuation">,</span> <span class="token number">8</span><span class="token punctuation">,</span> <span class="token number">9</span><span class="token punctuation">,</span> <span class="token number">17</span><span class="token punctuation">,</span> <span class="token number">12</span><span class="token punctuation">,</span> <span class="token number">16</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span></span></code></pre>
<ul>
<li>上面所说明的每一个延时还可细分为<em>最好、典型、最坏延时</em>。</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">or</span> #<span class="token punctuation">(</span> <span class="token number">3.2</span><span class="token punctuation">:</span><span class="token number">4.0</span><span class="token punctuation">:</span><span class="token number">6.3</span><span class="token punctuation">)</span> <span class="token function">o1</span><span class="token punctuation">(</span> out<span class="token punctuation">,</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// min: typ: max</span>
<span class="token keyword">not</span> #<span class="token punctuation">(</span> <span class="token number">1</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">)</span> <span class="token punctuation">(</span>o<span class="token punctuation">,</span> in<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">// min: typ: max for rise, fall</span>
<span class="token punctuation">(</span>b <span class="token operator">=></span> y<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">,</span> <span class="token number">3</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">6</span><span class="token punctuation">,</span> <span class="token number">4</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">8</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// min: typ: max for rise, fall, and turnoff</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<blockquote>
<p>最坏延时检测set up，最好检测hold time</p>
</blockquote>
<p>延时说明定义的是门或模块的<strong>固有延时</strong>。输入上的任何变化要经过说明的延时才能在输出端反映出来。如果没有延时说明，则<strong>基本单元</strong>的延时为0。分布<strong>关断延时</strong>只对三态基本单元有效。</p>
<ul>
<li>上升延时是输出转换为 1 时的延时</li>
<li>下降延时是输出转换为 0 时的延时</li>
<li>关断延时输出转换为 Z 时的延时</li>
<li>到X的延时是最小延时，而从X到其它值的转换使用最大延时<ul>
<li>如果说明了上升、下降和关断延时，则1-&gt;X的延时使用上升和关断延时的最小值。X-&gt;0的延时为下降延时；X-&gt;Z的延时为关断延时。</li>
<li>如果只说明了上升和下降延时，则1-&gt;X和X-&gt;0使用下降延时，X-&gt;Z使用上升和下降延时的最小延时</li>
<li>如果只说明了一个延时，则所有跳变使用这个延时。</li>
<li>如果说明了六个延时，则1-&gt;X使用1-&gt;X和1-&gt;Z中最小延时；X-&gt;0使用1-&gt;0和X-&gt;0的最大延时；X-&gt;Z使用1-&gt;Z和0-&gt;Z中的最大延时。</li>
</ul>
</li>
</ul>
<h3 id="模块路径的并行连接和全连接"><a href="#模块路径的并行连接和全连接" class="headerlink" title="模块路径的并行连接和全连接"></a>模块路径的并行连接和全连接</h3><ul>
<li>路径说明必须括在圆括号内</li>
<li>*&gt;表示全连接，也就是所有输入连接到所有输出</li>
<li>=&gt;表示并行连接，也就是信号对之间的连接</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126111425272.png" alt=""></p>
<p>路径延时说明的例子：</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token comment" spellcheck="true">// 从 a 到 out 和从 b 到 out的路径延时说明</span>
      <span class="token punctuation">(</span>a<span class="token punctuation">,</span> b <span class="token operator">=></span> out<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token number">2.2</span><span class="token punctuation">;</span>
     <span class="token punctuation">(</span>a <span class="token operator">=></span> out1<span class="token punctuation">,</span> out2<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token number">2.2</span><span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// 使用错误，可使用 (a *> out1, out2) = 2.2;</span>

<span class="token comment" spellcheck="true">// 从 r 到 o1 和 o2 的上升、下降延时说明</span>
      <span class="token punctuation">(</span>r <span class="token operator">*></span> o1<span class="token punctuation">,</span> o2<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token comment" spellcheck="true">// 从 a[1] 到 b[1] 和 从 a[0] 到 b[0] 的路径延时说明</span>
      <span class="token punctuation">(</span>a<span class="token punctuation">[</span> <span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=></span> b<span class="token punctuation">[</span> <span class="token number">1</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 并行连接</span>

<span class="token comment" spellcheck="true">// 从 a 到 o 的全路径延时说明</span>
      <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">*></span> o<span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token number">6.3</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// full connection</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="路径的极性声明"><a href="#路径的极性声明" class="headerlink" title="路径的极性声明"></a>路径的极性声明</h3><p>简单路径可以声明极性。 </p>
<ul>
<li>“+”表示正极性（positive polarity） </li>
<li>“-”表示负极性（negative polarity） </li>
<li>极性声明是可选项 </li>
<li>正极性表示从输入到输出是同相，即不会发生信号反转 </li>
<li>负极性表示异相，信号会发生反转 </li>
<li>极性声明不会影响仿真，但可能会被其它EDA工具，如时序验证工具 使用。 </li>
</ul>
<p>例如： (V + =&gt; W) = （3, 4, 5）;</p>
<h3 id="边沿敏感路径声明"><a href="#边沿敏感路径声明" class="headerlink" title="边沿敏感路径声明"></a>边沿敏感路径声明</h3><p>边沿敏感路径，是指输入端口是时钟信号，并且需指定触发边沿（posedge /negedge）。 </p>
<p>例1： (posedge clk =&gt; (out +: in)) = (1, 2); </p>
<p>表示从clk的上升沿到out的模块路径，其上升延时是1，下降延时是2。 “+: in”表示 out = in，且是同相传输。 </p>
<p>例2：(negedge clk =&gt; (out -: in)) = (1, 2); </p>
<p>表示从clk的下降沿到out的模块路径，其上升延时是1，下降延时是2。 (out -: in)表示out= -in，是反相传输。 </p>
<p>例3：(clk =&gt; (out : in)) = (1,2); </p>
<p>表示从clk到out的模块路径，其上升延时是1，下降延时是2。 从in到out的数据路径的传输极性是不确定的，同相或者反相。</p>
<h3 id="状态依赖路径延时SDPD"><a href="#状态依赖路径延时SDPD" class="headerlink" title="状态依赖路径延时SDPD"></a>状态依赖路径延时SDPD</h3><p>状态依赖路径延时在说明的条件成立时赋予路径一个延时。</p>
<p>有时路径延时可能依赖于其它输入的逻辑值。SDPD就是用于说明这种情况。在例子中，b到x的延时依赖于a的状态。</p>
<p> SDPD说明语法：</p>
<p>  <em>if</em> &lt;condition&gt; 路径延时说明;</p>
<p>SDPD说明不使用<em>else</em>子句。条件值为X或Z则认为条件成立。当一个路径中有多个条件成立时使用最小值。</p>
<p>所有输入状态都应说明。若没有说明则使用分布延时(若说明了分布延时)，否则使用零延时。</p>
<p>条件有一些限制，但许多仿真器并不遵循IEEE标准的限制。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> XOR2 <span class="token punctuation">(</span>x<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
     <span class="token keyword">output</span> x<span class="token punctuation">;</span>
          <span class="token keyword">xor</span> <span class="token punctuation">(</span>x<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">specify</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>a<span class="token punctuation">)</span> <span class="token punctuation">(</span>b<span class="token operator">=></span> x<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">:</span> <span class="token number">6</span><span class="token punctuation">:</span> <span class="token number">7</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>a<span class="token punctuation">)</span> <span class="token punctuation">(</span>b<span class="token operator">=></span> x<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">:</span> <span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">8</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>b<span class="token punctuation">)</span> <span class="token punctuation">(</span>a<span class="token operator">=></span> x<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">4</span><span class="token punctuation">:</span> <span class="token number">5</span><span class="token punctuation">:</span> <span class="token number">7</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span><span class="token operator">!</span>b<span class="token punctuation">)</span> <span class="token punctuation">(</span>a<span class="token operator">=></span> x<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">5</span><span class="token punctuation">:</span> <span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">9</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">endspecify</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="specify块参数"><a href="#specify块参数" class="headerlink" title="specify块参数"></a>specify块参数</h3><p>specify块中的参数由关键字<em>specparam</em>说明。<em>specparam</em>参数和模块中<em>parameter</em>定义的参数作用范围不同，并且specparam定义的参数不能重载。下面总结了两种参数的差别：</p>
<ul>
<li>specify参数<ul>
<li>关键字为<em>specparam</em>声明</li>
<li>必须在<em>specify</em>块内声明</li>
<li>只能在<em>specify</em>块内使用</li>
<li>不能使用<em>defparam</em>重载</li>
</ul>
</li>
<li>模块参数<ul>
<li>使用关键字<em>parameter</em>声明</li>
<li>必须在specify块外声明</li>
<li>只能在specify块外使用</li>
<li>可以用defparam重载</li>
<li>占用存储器，因为在每个模块实例中复制</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> noror <span class="token punctuation">(</span>O<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">output</span> O<span class="token punctuation">;</span>
     <span class="token keyword">input</span> A<span class="token punctuation">,</span> B<span class="token punctuation">,</span> C<span class="token punctuation">;</span>
          <span class="token keyword">nor</span> n1 <span class="token punctuation">(</span>net1<span class="token punctuation">,</span> A<span class="token punctuation">,</span> B<span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token keyword">or</span> o1 <span class="token punctuation">(</span>O<span class="token punctuation">,</span> C<span class="token punctuation">,</span> net1<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">specify</span>
          <span class="token keyword">specparam</span> ao <span class="token operator">=</span> <span class="token number">2</span><span class="token punctuation">,</span> bo <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">,</span> co <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
          <span class="token punctuation">(</span>A <span class="token operator">=></span> O<span class="token punctuation">)</span> <span class="token operator">=</span> ao<span class="token punctuation">;</span>
          <span class="token punctuation">(</span>B <span class="token operator">=></span> O<span class="token punctuation">)</span> <span class="token operator">=</span> bo<span class="token punctuation">;</span>
          <span class="token punctuation">(</span>C <span class="token operator">=></span> O<span class="token punctuation">)</span> <span class="token operator">=</span> co<span class="token punctuation">;</span>
     <span class="token keyword">endspecify</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="路径脉冲控制"><a href="#路径脉冲控制" class="headerlink" title="路径脉冲控制"></a>路径脉冲控制</h2><p>使用<em>specparam</em>参数<em>PATHPULSE$</em>控制模块路径对脉冲的处理。</p>
<p>语法：</p>
<pre><code>PATHPULSE$ = (&lt; reject_value&gt;, &lt;error_value&gt;?)
PATHPULSE$&lt; path_source&gt;$&lt; path_destination&gt; =
 (&lt; reject_value&gt;, &lt;error_value&gt;?)</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126112430827.png" alt=""></p>
<ul>
<li>可以用PATHPULSE$声明的 specparam参数说明全局脉冲控制</li>
<li>PATHPULSE$声明的 specparam参数缩小了指定模块或模块内特定路径的模块路径延时的范围。</li>
<li>只声明一个值时，error_value和reject_value相同，如</li>
</ul>
<pre><code> PATHPULSE$ = 3;  等价于 PATHPULSE$ = (3, 3);</code></pre><ul>
<li>脉冲宽度小于reject_value的信号将被滤掉，而小于error_value的值会使输出产生不定状态。</li>
<li>由上面带斜率的波形可以看出，模块中en信号在时间t发生变化并开始影响q；若en脉冲在时间t+2结束，则q没有被完全驱动，q将恢复原值，如点波形所示。若en脉冲在时间t+9结束，q则可能完成驱动，也可能没有，处于未知状态。如果en到t+9一直有效，q将输出新值。</li>
</ul>
<h2 id="Verilog时序检查"><a href="#Verilog时序检查" class="headerlink" title="Verilog时序检查"></a>Verilog时序检查</h2><ul>
<li>使用时序检查以验证设计的时序</li>
<li>时序检查完成下列工作：<ul>
<li>确定两个指定事件之间的时差</li>
<li>比较时差与指定的时限</li>
<li>如果时差超过指定时限则产生时序不能满足的报告。这个报告只是一个警告信息，不影响模块的输出</li>
</ul>
</li>
<li>Verilog支持的时序检查有：<ul>
<li>setup(建立时间）</li>
<li>hold（保持时间）</li>
<li>pulse width（脉冲宽度）</li>
<li>clock period（时钟周期）</li>
<li>skew（倾斜）</li>
<li>recovery（覆盖）</li>
</ul>
</li>
</ul>
<p>•系统任务$setup在数据变化到时钟沿的时差小于时限则报告一个timing violation，如</p>
<p>​    <code>$setup( data, posedge clk, 4);</code></p>
<p>•系统任务$hold在时钟沿到数据变化的时差小于时限则报告一个timing violation，如</p>
<p>​    <code>$hold( posedge clk, data, 3);</code></p>
<p>•<code>$setuphold</code>是<code>$setup</code>和<code>$hold</code>的联合。</p>
<p>​    <code>$setuphold( posedge clk, data, 4, 3);</code></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126112735060.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126112751250.png" alt=""></p>
<h3 id="时序检查-—-条件时序检查"><a href="#时序检查-—-条件时序检查" class="headerlink" title="时序检查 — 条件时序检查"></a>时序检查 — 条件时序检查</h3><p><strong>在条件时序检查中，是否进行时序检查取决于条件表达式的计算值</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126112937542.png" alt=""></p>
<p>条件表达式中条件只能是一个标量信号，这个信号可以：</p>
<ul>
<li>用位反操作符（~）取反。</li>
<li>用等于操作符（= =或！=）与一个标量常量进行比较</li>
<li>用相同操作符(===或！==）与一个标量常量进行比较</li>
<li>若条件表达式计算值为1、x或z则认为条件成立。</li>
</ul>
<p>由于条件时序检查的条件表达式中只能有一个信号，因此需要多个信号产生条件时必须使用哑逻辑使将它们表达为一个内部信号表示才能用于条件时序检查。</p>
<ul>
<li>可以说明并使用一个notifier来显示时序不满足(violation)</li>
</ul>
<p>​    <code>$setuphold( ref_event, data_event, s_limit, h_limit, NOTIFY);</code></p>
<ul>
<li>notifier是可选的</li>
<li>notifier是一个1位的寄存器</li>
<li>时序检查产生violation时，Verilog报告信息并使notifier翻转</li>
<li>当时序violation产生时，可以用notifier使输出变为未定义值。</li>
<li>有两种方法使notifier影响输出值</li>
<li>将notifier作为UDP的一个输入端口</li>
<li>在高级行为模块中，不需要将notifier声明为端口也可以对其进行操作。</li>
</ul>
<blockquote>
<p>可能导致所有D触发器全部置x</p>
</blockquote>
<h3 id="notifier举例"><a href="#notifier举例" class="headerlink" title="notifier举例"></a>notifier举例</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span> <span class="token number">1</span>ns
<span class="token keyword">module</span> dff_notifier <span class="token punctuation">(</span>q<span class="token punctuation">,</span> ck<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst<span class="token punctuation">,</span> FLAG<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">input</span> ck<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst<span class="token punctuation">;</span>
     <span class="token keyword">output</span> q<span class="token punctuation">,</span> FLAG<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> FLAG<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 1-bit notifier</span>
<span class="token comment" spellcheck="true">// dff 网表</span>
     ……
     <span class="token keyword">specify</span>
          <span class="token punctuation">(</span>ck <span class="token operator">=></span> q<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">4</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
          <span class="token property">$setup</span><span class="token punctuation">(</span> d<span class="token punctuation">,</span> <span class="token keyword">posedge</span> ck <span class="token punctuation">,</span> <span class="token number">2</span><span class="token punctuation">,</span> FLAG<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">endspecify</span>
<span class="token keyword">endmodule</span>

<span class="token keyword">module</span> test<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> ck<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst<span class="token punctuation">;</span>
     dff_notifier <span class="token punctuation">(</span>q<span class="token punctuation">,</span> ck<span class="token punctuation">,</span> d<span class="token punctuation">,</span> rst<span class="token punctuation">,</span> notifier<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// 产生激励并检查响应</span>
     <span class="token important">always @</span><span class="token punctuation">(</span> notifier<span class="token punctuation">)</span> <span class="token keyword">begin</span>
          rst <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token number">#10</span> rst <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211126113322997.png" alt=""></p>
<h3 id="D触发器时序检查举例"><a href="#D触发器时序检查举例" class="headerlink" title="D触发器时序检查举例"></a>D触发器时序检查举例</h3><pre><code>`timescale 10 ps / 1 ps
`celldefine
module LVT_DGRNHDV0 ( Q, QN, CK, D, RN); 
input CK, D, RN;
output Q, QN;
reg NOTIFIER, NOTIFIERw, NOTIFIERs, NOTIFIERh, NOTIFIERc, NOTIFIERm; 
supply1 xSN, EN; 
buf X0 (xRN, RN); 
buf IC (clk, CK); 
udp_edfft I0 (n0, D, clk, xRN, xSN, EN, NOTIFIER); 
buf I1 (Q, n0); 
not I2 (QN, n0); 
and I4 (Deff, D, xRN); 
specify 
(posedge CK =&gt; (Q : D)) = (1.0, 1.0); // arc CK --&gt; Q
(posedge CK =&gt; (QN : D)) = (1.0, 1.0); // arc CK --&gt; QN 
$width(posedge CK, 1.0, 0, NOTIFIERw); 
$setup( D, posedge CK, 1.0, NOTIFIERs); 
$hold (posedge CK, D, 1.0, NOTIFIERh); 
$recovery(RN, posedge CK, 1.0, NOTIFIERc); 
$removal (RN, negedge CK, 1.0, NOTIFIERm); 
endspecify
endmodule
`endcelldefine</code></pre><h4 id="UDP-udp-edfft定义"><a href="#UDP-udp-edfft定义" class="headerlink" title="UDP udp_edfft定义"></a>UDP udp_edfft定义</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135517654.png" alt=""></p>
<h4 id="DFF测试程序"><a href="#DFF测试程序" class="headerlink" title="DFF测试程序"></a>DFF测试程序</h4><pre><code>`timescale 10ps / 1ps
module dffa_tb ();
reg d, clk, rst
;
wire q, qn
;
DFFSRX1 udff ( 
.D ( d ), .CK ( clk ), .RN ( rst ), 
.Q ( q ), 
.QN( qn
)
);
// always #5 clk = !clk
;
initial begin
    clk = 0;
    d = 0;
    rst = 0;
    #2 clk = 1;
    #2 clk = 0;
    #1 rst = 1;
    #1 d = 1;
    #2 clk = 1;
    #2 clk = 0;
    #0.8 clk = 1;
    #0.8 clk = 0;
    #0.8 clk = 1;
    #0.8 clk = 0;
    #1 d = 0;
    #0.8 clk = 1;
    #2 clk = 0;
    #1 d = 1;
    #0.8 clk = 1;
    #2 clk = 0;
    #2 clk = 1;
    #0.8 d = 0;
    #2 clk = 0;
    #1 rst = 0;
    #0.8 clk = 1;
    #2 clk = 0;
    #0.8 rst = 1;
    #10 $finish;
    end
endmodule</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135651029.png" alt=""></p>
<h3 id="选择仿真延迟模型"><a href="#选择仿真延迟模型" class="headerlink" title="选择仿真延迟模型"></a>选择仿真延迟模型</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211126120645878.png" alt=""></p>
<h1 id="SDF时序标注"><a href="#SDF时序标注" class="headerlink" title="SDF时序标注"></a>SDF时序标注</h1><h2 id="术语及定义-1"><a href="#术语及定义-1" class="headerlink" title="术语及定义"></a>术语及定义</h2><ul>
<li>CTLF：（Compiled Timing Library Format）编译的时序库格式。特定工艺元件数据的标准格式。</li>
<li>GCF：（General constraint Format)通用约束格式。约束数据的标准格式。</li>
<li>MIPD：（Module Input Port Delay)模块输入端口延时。模块输入或输入输出端口的固有互连延时</li>
<li>MITD：(Multi-source Interconnect Transport Delay)多重互连传输延时。与SITD相似，但支持多个来源的不同延时。</li>
<li>PLI：（Programming Language Interface）编程语言界面。基于C的对Verilog数据结构的程序访问。</li>
<li>SDF：Standard Delay Format.(标准延迟格式)。时序数据OVI标准格式。</li>
<li>SITD：Single-Source Interconnect Transprot Delay，单一源互连传输延迟。和MIPD相似，但支持带脉冲控制的传输延迟。</li>
<li>SPF：Standard Parasitic Format.（标准寄生参数格式）。提取的寄生参数数据的标准格式。</li>
</ul>
<h2 id="精确时序仿真–时序标注"><a href="#精确时序仿真–时序标注" class="headerlink" title="精确时序仿真–时序标注"></a>精确时序仿真–时序标注</h2><p>通常的Verilog元件库仅包含固定时序数据。</p>
<p>若要进行精确的时序仿真，还需要的数据有：</p>
<ul>
<li><p>输入传输时间</p>
</li>
<li><p>固有延迟</p>
</li>
<li><p>驱动强度</p>
</li>
<li><p>总负载</p>
</li>
<li><p>互连寄生</p>
</li>
<li><p>环境因子</p>
<ul>
<li>过程</li>
<li>温度</li>
<li>电压</li>
</ul>
<p>同时还需要仿真最坏情况下的数据和最佳情况下时钟，反过来也要做一次。在没有时序标注时Verilog仿真器做不到这一点。</p>
</li>
</ul>
<h2 id="时序数据流"><a href="#时序数据流" class="headerlink" title="时序数据流"></a>时序数据流</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203102209798.png" alt=""></p>
<h2 id="时序数据流程"><a href="#时序数据流程" class="headerlink" title="时序数据流程"></a>时序数据流程</h2><p>延时计算器需要：</p>
<ul>
<li>综合出来的网表</li>
<li>布局布线工具产生的简化的寄生参数</li>
</ul>
<p>延迟计算器可以产生：</p>
<ul>
<li>粗略延迟，仅基于设计连线和层次</li>
<li>详细延迟，由后端工具提取的寄生参数信息</li>
</ul>
<p>有时序驱动的自顶而下的设计方法中，时序约束贯穿整个设计流程。与时序数据仅向后反馈的情况，如从布线布线工具反馈到综合工具，相比，这种方法时序收敛速度快。</p>
<p>前端和后端工具使用统一的延迟计算器 会提高时序收敛速度。</p>
<p>大多数EDA工具接受标准延迟格式（SDF）。</p>
<h2 id="SDF（标准延迟格式）"><a href="#SDF（标准延迟格式）" class="headerlink" title="SDF（标准延迟格式）"></a>SDF（标准延迟格式）</h2><p>标准延迟格式（SDF）是统一的时序信息表示方法，与工具无关。它可以表示：</p>
<ul>
<li>模块路径延迟——条件的和无条件的</li>
<li>器件延迟</li>
<li>互连延迟</li>
<li>端口延迟</li>
<li>时序检查</li>
<li>路径和net时序约束</li>
</ul>
<p>注意：在specify块中不能说明互连延迟或输入端口延迟。要用互连延迟仿真，必须进行时序标注。</p>
<p>模块输入端口延迟（MIPD）描述的是到模块输入端口或双向端口的延迟。延迟为惯性的且影响三种跳变：到1，到0，和到z。</p>
<p>单一源输入传输延迟（SITD）和MIPD相似，但使用传输延迟并且有全局和局部脉冲控制。SITD影响6种跳变：0到1，1到0，0到z，z到0，1到z，z到1。</p>
<p>多重输入传输延迟（MITDs）和SITD相似，但允许为每个源-负载通路说明独立延迟。</p>
<h2 id="SDF-Stand-Delay-Format-文件"><a href="#SDF-Stand-Delay-Format-文件" class="headerlink" title="SDF(Stand Delay Format)文件"></a>SDF(Stand Delay Format)文件</h2><p>标准延时格式（SDF）是一种标准的，与工具无关的表示时序数据的文本格式。SDF文件通常用于Verilog仿真。教程不对SDF做详细介绍。</p>
<p>应注意的是，Verilog仿真器必须能够将SDF文件中的数据标注用于仿真。这些数据包括：</p>
<ul>
<li>增量或绝对延时，如模块路径，器件、内部连接和端口(包括输入端口延时）</li>
<li>时序检查，如setup, hold, recovery, skew, width period</li>
<li>时序约束，如path</li>
<li>条件或无条件模块路径延时</li>
<li>设计、实例、类型或库的专用数据</li>
<li>比例、环境、工艺及用户定义基本单元</li>
</ul>
<p>SDF允许不同工具共享延时数据。可以将关键路径信息由综合器传递给布局布线工具，也可将内部连接线延时信息由布局布线工具反传给仿真器。</p>
<h2 id="SDF举例"><a href="#SDF举例" class="headerlink" title="SDF举例"></a>SDF举例</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203102608650.png" alt=""></p>
<h2 id="内部连接延时"><a href="#内部连接延时" class="headerlink" title="内部连接延时"></a>内部连接延时</h2><p>内部连接延时是对器件之间连接线延时的估算。例如：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203102702577.png" alt=""></p>
<p>上面的例子中的内部连接延时说明了一个input到output连接的线延时。</p>
<p>延时分上升、下降和关断延时，每种延时又有最好、典型和最坏值。</p>
<ul>
<li><p>限定于敏感边沿的iopath，时钟到输出；用上升、下降的最好、典型、最坏值说明。</p>
</li>
<li><p>条件iopath，input到output；用上升、下降和关断的最好、典型、最坏值说明</p>
</li>
</ul>
<h2 id="IOPATH延时"><a href="#IOPATH延时" class="headerlink" title="IOPATH延时"></a>IOPATH延时</h2><p>IOPATH延时是器件从输入端口到输出端口的一个合法路径上的延时。</p>
<p>例如：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203102852108.png" alt=""></p>
<p>在上面IOPATH延时的例子中包括：</p>
<ul>
<li>端口IOPATH，从输入到输出；用最好、典型和最坏值说明上升和下降延时。</li>
<li>限定敏感边沿的IOPATH，从时钟到输出，用最好、典型和最坏值描述其上升和下降延时。</li>
<li>条件IOPATH，从输入到输出；用最好、典型和最坏值描述其上升、下降和关断延时。</li>
</ul>
<p>在上面IOPATH延时的例子中，实例test.u1.u2 需要一个如下面所示的specify块用于反标注。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">specify</span>
     <span class="token punctuation">(</span> in <span class="token operator">=></span> o1<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">,</span> <span class="token number">1</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token punctuation">(</span> ck <span class="token operator">=></span> o1<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">,</span> <span class="token number">4</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">6</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">if</span> <span class="token punctuation">(</span> en <span class="token punctuation">)</span> <span class="token punctuation">(</span> in <span class="token operator">=></span> o2<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">4</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">,</span> <span class="token number">4</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">6</span><span class="token punctuation">,</span> <span class="token number">4</span><span class="token punctuation">:</span><span class="token number">5</span><span class="token punctuation">:</span><span class="token number">7</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endspecify</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：SDF文件中的时序信息覆盖specify块中的时序信息</p>
<h2 id="SDF实例-dffpg模块及测试程序"><a href="#SDF实例-dffpg模块及测试程序" class="headerlink" title="SDF实例-dffpg模块及测试程序"></a>SDF实例-dffpg模块及测试程序</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135821112.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135838088.png" alt=""></p>
<h3 id="SDF实例"><a href="#SDF实例" class="headerlink" title="SDF实例"></a>SDF实例</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135907975.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203135923137.png" alt=""></p>
<h2 id="SDF标注工具"><a href="#SDF标注工具" class="headerlink" title="SDF标注工具"></a>SDF标注工具</h2><p>用系统任务$sdf_annotate标注SDF时序信息。</p>
<p>可以交互式界面调用这个任务，或在源代码中调任务。 </p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token property">$sdf_annotate</span> <span class="token punctuation">(</span><span class="token string">"sdf_file"</span><span class="token punctuation">,</span> <span class="token punctuation">[</span>module_instance<span class="token punctuation">,</span>
          <span class="token string">"config_file"</span><span class="token punctuation">,</span><span class="token string">" log_file"</span><span class="token punctuation">,</span> <span class="token string">"mtm_spec"</span><span class="token punctuation">,</span>
          <span class="token string">"scale_factors"</span><span class="token punctuation">,</span><span class="token string">" scale_type"</span><span class="token punctuation">]</span><span class="token punctuation">)</span><span class="token punctuation">;</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<ol>
<li><p>sdf_file：SDF文件名称和绝对或相对路径</p>
</li>
<li><p>module_instance：标注范围。缺省为调用$sdf_annotate所在的范围</p>
</li>
<li><p>config_file：配置文件的绝对或相对路径。缺省使用预设的设置。</p>
</li>
<li><p>Log_file：日志文件名，缺省为sdf.log。可以用+sdf_verbose选项生成一个日志文件。</p>
</li>
<li><p>Mtm_spec：选择标注的时序值，可以是{MINIMUM，TYPICAL，MAXIMUM，TOOL_CONTROL}之一。缺省为TOOL_CONTROL(命令行选项)。这个参数覆盖配置文件中MTM关键字。</p>
</li>
<li><p>Scale_factors：min:typ:max格式的比例因子，缺省为1.0:1.0:1.0。这个参数覆盖配置文件SCALE_FACTORS关键字。</p>
</li>
<li><p>Scale_type：选择比例因子；可以是{FROM_MINIMUM, FROM_TYPICAL, FROM_MAXIMUM, FROM_MTM}之一。缺省为FROM_MTM。这个参数覆盖配置文件中SCALE_TYPE关键字。 </p>
</li>
</ol>
<p>注意：除sdf_file的所有参数可以忽略。sdf_file可以是任意名字，然后在运行时使用命令行选项+sdf_file选项指定一个sdf_file。 </p>
<h2 id="执行SDF标注"><a href="#执行SDF标注" class="headerlink" title="执行SDF标注"></a>执行SDF标注</h2><p>在下面的例子中，在设计的最顶层进行带比例的SDF标注</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> top<span class="token punctuation">;</span>
    <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    <span class="token keyword">initial</span>      <span class="token property">$sdf_annotate</span> <span class="token punctuation">(</span><span class="token string">"my.sdf"</span><span class="token punctuation">,</span> <span class="token punctuation">,</span> <span class="token punctuation">,</span> <span class="token punctuation">,</span> <span class="token punctuation">,</span> <span class="token number">1.6</span><span class="token punctuation">:</span><span class="token number">1.4</span><span class="token punctuation">:</span><span class="token number">1.2</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>在下面的例子中，对不同的实例分开标注</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> top<span class="token punctuation">;</span>
    <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    cpu u1 <span class="token punctuation">(</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    fpu u2 <span class="token punctuation">(</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    dma u3 <span class="token punctuation">(</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        <span class="token property">$sdf_annotate</span> <span class="token punctuation">(</span><span class="token string">"sdffiles/cpu.sdf"</span><span class="token punctuation">,</span> u1<span class="token punctuation">,</span> <span class="token punctuation">,</span><span class="token string">"logfiles/cpu_sdf.log"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token property">$sdf_annotate</span> <span class="token punctuation">(</span><span class="token string">"sdffiles/fpu.sdf"</span><span class="token punctuation">,</span> u2<span class="token punctuation">,</span> <span class="token punctuation">,</span><span class="token string">"logfiles/fpu_sdf.log"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token property">$sdf_annotate</span> <span class="token punctuation">(</span><span class="token string">"sdffiles/dma.sdf"</span><span class="token punctuation">,</span> u3<span class="token punctuation">,</span> <span class="token punctuation">,</span><span class="token string">"logfiles/dma_sdf.log"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
    <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span> <span class="token punctuation">.</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>和SDF标注相关的命令行选项：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203103741421.png" alt=""></p>
<h2 id="惯性-inertial-和传输-transport-延时模型"><a href="#惯性-inertial-和传输-transport-延时模型" class="headerlink" title="惯性(inertial)和传输(transport)延时模型"></a>惯性(inertial)和传输(transport)延时模型</h2><p>对于惯性延迟，若路径延时小于门的固有延时，信号会被淹没。</p>
<p>对于传输延迟，输入上每个变化都会反映到输出上。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203104115814.png" alt=""></p>
<p>仿真器使用缺省的延迟模型，有的可以用命令行选项，有的用仿真器专用的编译指令指定延迟模型。</p>
<h2 id="固有延时和传输延时模型"><a href="#固有延时和传输延时模型" class="headerlink" title="固有延时和传输延时模型"></a>固有延时和传输延时模型</h2><p>仿真时可以用固时延时模型或传输延时模型</p>
<ul>
<li>固有延时模型(缺省模型)不传送脉冲宽度小于电路延时的信号。这是开关电路的行为特性</li>
<li>在传输延时模型中，输入上的所有变化在路径延时之后反映到输出上。这是传输线的行为特性。</li>
<li>采用命令行选项+transport_path_delays设置传输延时模型</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203103851270.png" alt=""></p>
<p>注意：记住使用+pathpulse用于路径延时控制</p>
<h1 id="编译控制的使用"><a href="#编译控制的使用" class="headerlink" title="编译控制的使用"></a>编译控制的使用</h1><h2 id="Verilog模型库"><a href="#Verilog模型库" class="headerlink" title="Verilog模型库"></a>Verilog模型库</h2><p>生产商提供了大量的Verilog库。这些库并不是Verilog仿真器专用的，但其库管理格式都基于Verilog-XL风格。</p>
<p>库中每个元件都包括功能及工具专用的时序及工艺信息。</p>
<ul>
<li>ASIC和FPGA生产商开发并提供工艺专用库</li>
<li>设计人员用库中的元件建立网表</li>
<li>仿真器在编译时扫描模型库寻找实例化模块</li>
</ul>
<p>合成库可以支持多种工具，例如它可以包含下列工具所需要的信息</p>
<ul>
<li>仿真器（如Verilog-XL和NC Verilog）</li>
<li>综合器（如Synopsys）</li>
<li>时序分析器（如Pearl）</li>
<li>故障仿真（Verifault-XL)</li>
</ul>
<h2 id="单元库建模"><a href="#单元库建模" class="headerlink" title="单元库建模"></a>单元库建模</h2><p>建立Verilog单元模型库，需要：</p>
<ul>
<li>每个元件（或单元）用一个module描述</li>
<li>将相关的module放在同一个文件或同一个目录中</li>
</ul>
<p>可以用两种抽象级描述库单元</p>
<ul>
<li>结构级<ul>
<li>用 Verilog基本单元或UDP</li>
<li>用于描述组合逻辑或简单的时序逻辑</li>
</ul>
</li>
<li>行为级<ul>
<li>用过程块或赋值语句</li>
<li>用于描述大的或复杂的元件，如RAM或ROM</li>
</ul>
</li>
</ul>
<p>库单元的特点：</p>
<ul>
<li>每个库单元的描述在编译指令`<em>celldefine</em>和`<em>endcelldefine</em>之间</li>
<li>每个库单元的描述有两部分：<ul>
<li>功能描述</li>
<li>时序描述</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203105937298.png" alt=""></p>
<h2 id="Verilog库的使用"><a href="#Verilog库的使用" class="headerlink" title="Verilog库的使用"></a>Verilog库的使用</h2><p>在Cadence Verilog仿真器中使用Verilog库：</p>
<ul>
<li>使用库文件<ul>
<li>在命令行中使用选项：-v <em>file_name</em></li>
</ul>
</li>
<li>使用库目录<ul>
<li>在命令行中使用选项 –y directory_name</li>
<li>在命令行中使用选项 +libext+file_extension</li>
</ul>
</li>
</ul>
<p>在使用库目录时，如果每个文件都有一个扩展名，则在Cadence Verilog仿真器必须用+libext选项指定其扩展名。仿真器中没有缺省地使用.v作扩展名</p>
<p>使用-v或-y选项指定库时，只编译那些设计中用到的模块。如果在命令行中直接输入库文件名而没有使用-v选项 （或在文件中使用编译指令`include），则库中所有模块都被编译。使用选项大大压缩编译时间及内存空间。在NC Verilog中也压缩了使用的磁盘空间。</p>
<p>如果没有使用-v选项，而是： </p>
<ul>
<li>在命令行中直接输入库文件名， </li>
<li>或在文件中使用编译指令`include， </li>
</ul>
<p>则库中所有module都被编译。使用选项大大压缩编译时间及内存空间。在 NC Verilog中也压缩了使用的磁盘空间。</p>
<h3 id="库文件扫描"><a href="#库文件扫描" class="headerlink" title="库文件扫描"></a>库文件扫描</h3><p>每一个-v选项指定一个库文件</p>
<p>verilog test.v design.v -v library_file.v</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203110351720.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ps
<span class="token constant">`celldefine</span>
<span class="token keyword">module</span> BUFX2 <span class="token punctuation">(</span>Y<span class="token punctuation">,</span> A<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">output</span> Y<span class="token punctuation">;</span>
<span class="token keyword">input</span> A<span class="token punctuation">;</span>
<span class="token keyword">buf</span> <span class="token function">I0</span><span class="token punctuation">(</span>Y<span class="token punctuation">,</span> A<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">specify</span>
<span class="token comment" spellcheck="true">// delay parameters</span>
    <span class="token keyword">specparam</span>
        tplh$A$Y <span class="token operator">=</span> <span class="token number">1.0</span><span class="token punctuation">,</span>
        tphl$A$Y <span class="token operator">=</span> <span class="token number">1.0</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// path delays</span>
    <span class="token punctuation">(</span>A <span class="token operator">*></span> Y<span class="token punctuation">)</span> <span class="token operator">=</span> <span class="token punctuation">(</span>tplh$A$Y<span class="token punctuation">,</span> tphl$A$Y<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endspecify</span>
<span class="token keyword">endmodule</span> <span class="token comment" spellcheck="true">// BUFX2</span>
<span class="token constant">`endcelldefine</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="库目录扫描"><a href="#库目录扫描" class="headerlink" title="库目录扫描"></a>库目录扫描</h3><p>每一个-y选项指定一个库目录。</p>
<p>+libext+选项指定有效的文件扩展名。</p>
<p>   verilog test.v design.v -y library_directory +libext+.v</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203110510406.png" alt=""></p>
<h2 id="编译指令-uselib"><a href="#编译指令-uselib" class="headerlink" title="编译指令`uselib"></a>编译指令`uselib</h2><ul>
<li>定义设计中使用的库元件（包括UDP）的位置</li>
<li>一直有效，直到遇到另一个`uselib或`resetall</li>
<li>覆盖任何命令行选项中库的设置。也就是说如果不能在`uselib指定的位置找到元件，仿真器不会再按命令行中-v或-y选项去寻找。<img src="/images/loading.gif" data-original="../images/basic/image-20211203110722728.png" alt=""></li>
</ul>
<h3 id="编译指令-uselib使用举例"><a href="#编译指令-uselib使用举例" class="headerlink" title="编译指令`uselib使用举例"></a>编译指令`uselib使用举例</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203110853564.png" alt=""></p>
<p>在`uselib中库的指定可以使用由`define定义的宏进行文本替换。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`define</span>  TTL_LIB    dir<span class="token operator">=/</span>libs<span class="token operator">/</span>TTL  libext<span class="token operator">=</span><span class="token punctuation">.</span> v
<span class="token constant">`define</span>  TTL_UDP   file<span class="token operator">=/</span> libs<span class="token operator">/</span> TTL_U<span class="token operator">/</span>udp<span class="token punctuation">.</span>lib
<span class="token constant">`uselib</span>  <span class="token constant">`TTL_LIB</span>    <span class="token constant">`TTL_UDP</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span></span></code></pre>
<p>在命令行中用+define+选项给宏一个值。设计易于管理，可移植性高。</p>
<h2 id="某Windows仿真器—建库"><a href="#某Windows仿真器—建库" class="headerlink" title="某Windows仿真器—建库"></a>某Windows仿真器—建库</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203142012536.png" alt=""></p>
<h2 id="编写与大小无关的源代码"><a href="#编写与大小无关的源代码" class="headerlink" title="编写与大小无关的源代码"></a>编写与大小无关的源代码</h2><p>Verilog是对大小写敏感的语言，如sel和SEL是不同的标识符</p>
<ul>
<li>Verilog 关键字均使用小写，如input, output</li>
<li>标识符中大小写都可以使用，但Sel和sel是不同的标识符</li>
<li>仿真时使用-u选项进入大小写不敏感模式。仿真器将所有标识符转换为大写形式，而关键字仍保持为小写。</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> MUX2_1 <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">output</span> out<span class="token punctuation">;</span>
     <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">;</span>
     <span class="token keyword">not</span> <span class="token function">not1</span><span class="token punctuation">(</span> SEL<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">and</span> <span class="token function">and1</span><span class="token punctuation">(</span> a1<span class="token punctuation">,</span> a<span class="token punctuation">,</span> SEL<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">and</span> <span class="token function">and2</span><span class="token punctuation">(</span> b1<span class="token punctuation">,</span> b<span class="token punctuation">,</span> sel<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">or</span> <span class="token function">or1</span><span class="token punctuation">(</span> out<span class="token punctuation">,</span> a1<span class="token punctuation">,</span> b1<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>在正常情况下，左边例子中sel和SEL是不同的信号。若使用-u选项，sel和SEL变为相同的信号。</p>
<p>将产生错误的仿真结果。</p>
<p>如果在大小写不敏感的工具中使用这个模型，则用-u选项可以找出错误。</p>
<p>可以用-d选项输出-u选项产生的大小写不敏感的描述</p>
<h2 id="编译指令"><a href="#编译指令" class="headerlink" title="编译指令"></a>编译指令</h2><p>尽管编译指令是Verilog语言的一部分，但其作用取决于编译器，因此不同的仿真器中其作用可能不同。</p>
<ul>
<li><p>`resetall将编译指令变为缺省值。</p>
</li>
<li><p>Cadence Verilog仿真器在遇到`resetall时，文本宏定义不变。要清除文本宏定义，使用</p>
</li>
</ul>
<p>​     `undef macro_name</p>
<ul>
<li>在使用`include编译指令时，使用+incdir命令行选项指定所包含文件的查找路径。</li>
</ul>
<p>​     +incdir+directory1+directory2+…directoryN</p>
<blockquote>
<p>Include不要用路径</p>
</blockquote>
<ul>
<li>仿真器首先查找当前目录，若没有找到再沿指定路径顺序查找。</li>
</ul>
<p>编译指令从出现时开始有效，直到被覆盖或使其失效。因此编译指令是全局的。</p>
<p>下列编译指令是Verilog IEEE标准中的：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211203111557477.png" alt=""></p>
<h2 id="include举例"><a href="#include举例" class="headerlink" title="`include举例"></a>`include举例</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211203142050767.png" alt=""></p>
<h2 id="定义文本宏文件举例"><a href="#定义文本宏文件举例" class="headerlink" title="定义文本宏文件举例"></a>定义文本宏文件举例</h2><p><strong>FIFO_control_define.v</strong></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`ifndef</span> FIFO_CONTROL

<span class="token constant">`define</span> FIFO_CONTROL

<span class="token comment" spellcheck="true">//Tx register address</span>
<span class="token constant">`define</span> TxSOF0         <span class="token number">8'b0000_0000</span>
<span class="token constant">`define</span> TxFramehead00    <span class="token number">8'b0000_0001</span>
<span class="token constant">`define</span> TxFramehead01    <span class="token number">8'b0000_0010</span>
<span class="token constant">`define</span> TxFramehead02    <span class="token number">8'b0000_0011</span>
<span class="token constant">`define</span> TxFramehead03    <span class="token number">8'b0000_0100</span>
<span class="token constant">`define</span> TxFramehead04    <span class="token number">8'b0000_0101</span>
<span class="token constant">`define</span> TxFramehead05    <span class="token number">8'b0000_0110</span>
<span class="token constant">`define</span> TxEOF0        <span class="token number">8'b0000_0111</span>


<span class="token constant">`endif</span>  <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>verilog FIFO.v FIFO_ctrl.v  +incdir+./include</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns <span class="token operator">/</span><span class="token number">1</span>ns
<span class="token constant">`include</span> “FIFO_control_define<span class="token punctuation">.</span>v”
<span class="token keyword">module</span> FIFO <span class="token punctuation">(</span>
……
<span class="token punctuation">)</span><span class="token punctuation">;</span>
……
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns <span class="token operator">/</span><span class="token number">1</span>ns
<span class="token constant">`include</span> “FIFO_control_define<span class="token punctuation">.</span>v”
<span class="token keyword">module</span> FIFO_ctrl <span class="token punctuation">(</span>
……
<span class="token punctuation">)</span><span class="token punctuation">;</span>
……
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="实例化不同module"><a href="#实例化不同module" class="headerlink" title="实例化不同module"></a>实例化不同module</h2><pre><code>`ifdef FPGA //实例化 Alrera FPGA的64x8 RAM2P
SRAM64x8 uSRAM64x8 (
.byteena_a ( 1'b0 ),
.clock ( clk ),
.data ( DB ),
.rdaddress ( AA ),
.rden ( CENA ),
.wraddress ( AB ),
.wren ( CENB ),
.q ( QA )
);
`else //实例化SMIC SRAM2P
S65NLLHS2PH64x8 uS65NLLHS2PH64x8 (
.QA ( QA ), 
.CLKA ( clk ), 
.CLKB ( clk ), 
.CENA ( CENA ), 
.CENB ( CENB ), 
.BWENB ( 8'b0 ),
.AA ( AA ), 
.AB ( AB ), 
.DB ( DB )
);
`endif</code></pre><h2 id="定义文本宏"><a href="#定义文本宏" class="headerlink" title="定义文本宏"></a>定义文本宏</h2><p>在命令行定义文本宏： +define+命令行参数</p>
<p>语法：+define+<em>MACRO_NAME</em>=“<em>MACRO_TEXT</em>”</p>
<p>注意：文本宏的覆盖可能影响设计的结构，可能强制NC Verilog重新编译全部或部分设计</p>
<ul>
<li><p>文本宏中字符串长度没有限制。</p>
</li>
<li><p>清除文本宏定义，使用：</p>
</li>
</ul>
<p>​     `undef macro_name</p>
<ul>
<li>清除所有文本宏定义，使用</li>
</ul>
<p>​     `undefall</p>
<pre class="line-numbers language-verilog"><code class="language-verilog">verilog test<span class="token punctuation">.</span> v <span class="token operator">+</span>define<span class="token operator">+</span>gate<span class="token operator">=</span><span class="token string">"or"</span>
<span class="token constant">`define</span> gate <span class="token keyword">and</span>
<span class="token keyword">module</span> test<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
     <span class="token constant">`gate</span> <span class="token punctuation">(</span>c<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
     <span class="token keyword">initial</span>
          <span class="token keyword">begin</span>
               a<span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> b<span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
               <span class="token property">$monitor</span> <span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token punctuation">,</span> c<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
               <span class="token number">#1</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
          <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="复习"><a href="#复习" class="headerlink" title="复习"></a>复习</h2><p>问题：</p>
<ul>
<li>当仿真器遇到编译指令`resetall时将所有编译指令置为缺省值吗？</li>
<li>使用什么选项指定库的名字？</li>
<li>如果仿真器没有在编译指令`uselib指定的库中找到实例的定义，它会去哪里寻找？</li>
</ul>
<p>解答：</p>
<ul>
<li>不是。当使用编译指令`resetall时，IEEE规范没有说明如何处理文本宏。Cadence Verilog仿真器对文本宏不作处理。要重文本宏，使用编译指令`undef。</li>
<li>使用-v选项和/或-y及+libext+选项。</li>
<li>不会再去别的位置查找。</li>
</ul>
<h1 id="高性能编码风格"><a href="#高性能编码风格" class="headerlink" title="高性能编码风格"></a>高性能编码风格</h1><h2 id="if-语句"><a href="#if-语句" class="headerlink" title="if 语句"></a>if 语句</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125451776.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125500358.png" alt=""></p>
<h2 id="case语句"><a href="#case语句" class="headerlink" title="case语句"></a>case语句</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125516552.png" alt=""></p>
<h3 id="晚到达信号处理"><a href="#晚到达信号处理" class="headerlink" title="晚到达信号处理"></a>晚到达信号处理</h3><p>​    设计时通常知道哪一个 信号到达的时间要晚一些。这些信息可用于构造HDL，使到达晚的信号离输出近一些。</p>
<p>​    下面的例子中，针对晚到达信号重新构造if和case语句，以提高逻辑性能。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125756184.png" alt=""></p>
<h3 id="晚到达的是数据信号-无优先级"><a href="#晚到达的是数据信号-无优先级" class="headerlink" title="晚到达的是数据信号-无优先级"></a>晚到达的是数据信号-无优先级</h3><p>顺序if语句可以根据关键信号构造HDL。在例1.1a 中，输入信号d处于选择链的最后一级，也就是说d最靠近输出。</p>
<p>假如信号b_is_late是晚到达信号，我们就要重新构造例1.1a使其最优化。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125826718.png" alt=""></p>
<h3 id="晚到达的是数据信号-保持优先级"><a href="#晚到达的是数据信号-保持优先级" class="headerlink" title="晚到达的是数据信号-保持优先级"></a>晚到达的是数据信号-保持优先级</h3><p>​    顺序if语句可以根据关键信号构造HDL。在例1.1a 中，输入信号d处于选择链的最后一级，也就是说d最靠近输出。</p>
<p>​    假如信号b_is_late是晚到达信号，我们就要重新构造例1.1a使其最优化。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125910650.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210125920729.png" alt=""></p>
<h3 id="晚到达的是控制信号"><a href="#晚到达的是控制信号" class="headerlink" title="晚到达的是控制信号"></a>晚到达的是控制信号</h3><p>如果晚到达信号作为if语句条件分支的条件，也应使这个信号离输出最近。在下面的例子中，CTRL_is_late是晚到达的控制信号</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130011450.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130023988.png" alt=""></p>
<h2 id="if-case嵌套语句"><a href="#if-case嵌套语句" class="headerlink" title="if-case嵌套语句"></a>if-case嵌套语句</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130046361.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130056477.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130106774.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130115556.png" alt=""></p>
<h2 id="归约XOR"><a href="#归约XOR" class="headerlink" title="归约XOR"></a>归约XOR</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130135526.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130147462.png" alt=""></p>
<h3 id="树形结构实现"><a href="#树形结构实现" class="headerlink" title="树形结构实现"></a>树形结构实现</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130210577.png" alt=""></p>
<h2 id="高性能编码技术"><a href="#高性能编码技术" class="headerlink" title="高性能编码技术"></a>高性能编码技术</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130231295.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> BEFORE <span class="token punctuation">(</span>ADDRESS<span class="token punctuation">,</span> PTR1<span class="token punctuation">,</span> PTR2<span class="token punctuation">,</span> B<span class="token punctuation">,</span> CONTROL<span class="token punctuation">,</span> COUNT<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> PTR1<span class="token punctuation">,</span> PTR2<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ADDRESS<span class="token punctuation">,</span> B<span class="token punctuation">;</span>
    <span class="token keyword">input</span> CONTROL<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// CONTROL is late arriving</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> COUNT<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> BASE <span class="token operator">=</span> <span class="token number">8</span>’b10000000<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> PTR<span class="token punctuation">,</span> OFFSET<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ADDR<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> PTR <span class="token operator">=</span> <span class="token punctuation">(</span>CONTROL <span class="token punctuation">)</span> <span class="token operator">?</span> PTR1 <span class="token punctuation">:</span> PTR2<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> OFFSET <span class="token operator">=</span> BASE <span class="token operator">-</span> PTR<span class="token punctuation">;</span> 
    <span class="token keyword">assign</span> ADDR <span class="token operator">=</span> ADDRESS <span class="token operator">-</span> <span class="token operator">{</span><span class="token number">8</span>’h00<span class="token punctuation">,</span> OFFSET<span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> COUNT <span class="token operator">=</span> ADDR <span class="token operator">+</span> B<span class="token punctuation">;</span>

<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>在某些情况下，可以通过重复逻辑来提高速度。</p>
<p>在下面的例子中，CONTROL是一个晚到达的输入信号。要提高性能，就要减少CONTROL到输出之间的逻辑。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130257481.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> PRECOMPUTED <span class="token punctuation">(</span>ADDRESS<span class="token punctuation">,</span> PTR1<span class="token punctuation">,</span> PTR2<span class="token punctuation">,</span> B<span class="token punctuation">,</span> CONTROL<span class="token punctuation">,</span> COUNT<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> PTR1<span class="token punctuation">,</span> PTR2<span class="token punctuation">;</span>
    <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ADDRESS<span class="token punctuation">,</span> B<span class="token punctuation">;</span>
    <span class="token keyword">input</span> CONTROL<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> COUNT<span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> BASE <span class="token operator">=</span> <span class="token number">8</span>’b10000000<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> OFFSET1<span class="token punctuation">,</span>OFFSET2<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ADDR1<span class="token punctuation">,</span>ADDR2<span class="token punctuation">,</span>COUNT1<span class="token punctuation">,</span>COUNT2<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> OFFSET1 <span class="token operator">=</span> BASE <span class="token operator">-</span> PTR1<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Could be f(BASE,PTR)</span>
    <span class="token keyword">assign</span> OFFSET2 <span class="token operator">=</span> BASE <span class="token operator">-</span> PTR2<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Could be f(BASE,PTR)</span>
    <span class="token keyword">assign</span> ADDR1 <span class="token operator">=</span> ADDRESS <span class="token operator">-</span> <span class="token operator">{</span><span class="token number">8</span>’h00 <span class="token punctuation">,</span> OFFSET1<span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> ADDR2 <span class="token operator">=</span> ADDRESS <span class="token operator">-</span> <span class="token operator">{</span><span class="token number">8</span>’h00 <span class="token punctuation">,</span> OFFSET2<span class="token operator">}</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> COUNT1 <span class="token operator">=</span> ADDR1 <span class="token operator">+</span> B<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> COUNT2 <span class="token operator">=</span> ADDR2 <span class="token operator">+</span> B<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> COUNT <span class="token operator">=</span> <span class="token punctuation">(</span>CONTROL <span class="token operator">==</span> <span class="token number">1</span>’b1<span class="token punctuation">)</span> <span class="token operator">?</span> COUNT1 <span class="token punctuation">:</span> COUNT2<span class="token punctuation">;</span>

<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>​    在下面的例子中，if语句的条件表达中包含有操作符。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130326095.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130334657.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130349386.png" alt=""></p>
<h2 id="其它要注意的问题"><a href="#其它要注意的问题" class="headerlink" title="其它要注意的问题"></a>其它要注意的问题</h2><ul>
<li>不要引入不必要的latch</li>
<li>敏感表要完整</li>
<li>非结构化的for循环</li>
<li>资源共享</li>
</ul>
<h3 id="不要产生不需要的latch"><a href="#不要产生不需要的latch" class="headerlink" title="不要产生不需要的latch"></a>不要产生不需要的latch</h3><p>条件分支不完全的条件语句（if和case语句）将会产生锁存器</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130441621.png" alt=""></p>
<h3 id="敏感表要完整"><a href="#敏感表要完整" class="headerlink" title="敏感表要完整"></a>敏感表要完整</h3><p>不完整的的敏感表将引起综合后网表的仿真结果与以前的不一致。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130508965.png" alt=""></p>
<h3 id="资源共享"><a href="#资源共享" class="headerlink" title="资源共享"></a>资源共享</h3><p>资源共享是指多节代码共享一组逻辑。例如：</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130530271.png" alt=""></p>
<p><strong>资源共享可以由RTL代码控制。</strong></p>
<p>例如，可以改变编码风格强制资源共享。 </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130611747.png" alt=""></p>
<p>只有在同一个条件语句(if和case)不同的分支中的算术操作才会共享。</p>
<p>条件操作符 ?: 中的算术操作不共享。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130629710.png" alt=""></p>
<h3 id="括号的作用"><a href="#括号的作用" class="headerlink" title="括号的作用"></a>括号的作用</h3><p>利用括号分割逻辑</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130655409.png" alt=""></p>
<h2 id="逻辑构造块的编码格式"><a href="#逻辑构造块的编码格式" class="headerlink" title="逻辑构造块的编码格式"></a>逻辑构造块的编码格式</h2><p>下面介绍某些常用逻辑块，如译码器的不同的编码格式。每种块给出了一个通常格式和建议格式。</p>
<p>所有的例子的位宽都是参数化的。</p>
<h3 id="3-8译码器"><a href="#3-8译码器" class="headerlink" title="3-8译码器"></a>3-8译码器</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130755529.png" alt=""></p>
<h3 id="译码器"><a href="#译码器" class="headerlink" title="译码器"></a>译码器</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130809236.png" alt=""></p>
<h3 id="优先级编码器—高位优先"><a href="#优先级编码器—高位优先" class="headerlink" title="优先级编码器—高位优先"></a>优先级编码器—高位优先</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130829115.png" alt=""></p>
<h3 id="优先级编码器"><a href="#优先级编码器" class="headerlink" title="优先级编码器"></a>优先级编码器</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130848928.png" alt=""></p>
<h3 id="显式有限状态机"><a href="#显式有限状态机" class="headerlink" title="显式有限状态机"></a>显式有限状态机</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210130911118.png" alt=""></p>
<h1 id="逻辑综合"><a href="#逻辑综合" class="headerlink" title="逻辑综合"></a>逻辑综合</h1><h2 id="逻辑综合介绍"><a href="#逻辑综合介绍" class="headerlink" title="逻辑综合介绍"></a><strong>逻辑综合介绍</strong></h2><h3 id="基于标准单元的设计流程-1"><a href="#基于标准单元的设计流程-1" class="headerlink" title="基于标准单元的设计流程"></a><strong>基于标准单元的设计流程</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210131049025.png" alt=""></p>
<h3 id="什么是综合？"><a href="#什么是综合？" class="headerlink" title="什么是综合？"></a><strong>什么是综合？</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132143424.png" alt=""></p>
<h3 id="工艺无关性"><a href="#工艺无关性" class="headerlink" title="工艺无关性"></a><strong>工艺无关性</strong></h3><p>设计可以转换到任何工艺上。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132210297.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218142630147.png" alt=""></p>
<h3 id="Logic-Synthesis-Overview"><a href="#Logic-Synthesis-Overview" class="headerlink" title="Logic Synthesis Overview"></a><strong>Logic Synthesis Overview</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211218142713186.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132238109.png" alt=""></p>
<h3 id="HDL-Compiler"><a href="#HDL-Compiler" class="headerlink" title="HDL Compiler"></a><strong>HDL Compiler</strong></h3><p>HDL Compiler将HDL描述转换为Synopsys设计块，并传送给Design Compiler</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132508236.png" alt=""></p>
<p>在逻辑图中, 我们可以可看到，verilog文件已经转换为 GTECH 库(the synopsys default)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132523467.png" alt=""></p>
<h3 id="Design-Compiler"><a href="#Design-Compiler" class="headerlink" title="Design Compiler"></a><strong>Design Compiler</strong></h3><p>Design Compiler将 Synopsys设计块映射到用户指定库的门级设计</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132548809.png" alt=""></p>
<h3 id="Synopsys相关文件"><a href="#Synopsys相关文件" class="headerlink" title="Synopsys相关文件"></a>Synopsys相关文件</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132618849.png" alt=""></p>
<p>注意：</p>
<p>1.这三个文件总是按所列顺序读取</p>
<p>2.对于相同的设置项，后面的设置覆盖前面的设置</p>
<h4 id="bashrc文件"><a href="#bashrc文件" class="headerlink" title=".bashrc文件"></a>.bashrc文件</h4><pre><code>####################################################################
# This for synopsys software 2020.5.26
######################################################
export LM_LICENSE_FILE=27020@server1:27020@server-lic
export SNPSLMD_LICENSE_FILE=27020@server1:27020@server-lic
export PATH=$PATH:/sbin:/usr/sbin
####################################################################
# For DC2020
# install_software = syn_VR-2020.09-SP5
####################################################################
export SYNOPSYS=/opt/eda/synopsys
export SYN_DC_DIR=$SYNOPSYS/syn/R-2020.09-SP5
export PATH=$PATH:$SYN_DC_DIR/bin
export PATH=$PATH:$SYN_DC_DIR/linux64/bin
export PATH=$PATH:$SYN_DC_DIR/linux64/syn/bin
####################################################################
# For PrimeTime-2008
export SYN_PT_DIR=$SYNOPSYS/pt2008
export PATH=$PATH:$SYN_PT_DIR/bin
####################################################################</code></pre><h4 id="synopsys-dc-setup中定义的内容"><a href="#synopsys-dc-setup中定义的内容" class="headerlink" title=".synopsys_dc.setup中定义的内容"></a><strong>.</strong>synopsys_dc.setup中定义的内容</h4><ul>
<li>link_library ：这个库用来解释所输入的设计描述<ul>
<li>在用户HDL代码中的门级网表或实例化的单元</li>
</ul>
</li>
<li>target_library：所要映射到的ASIC工艺库<ul>
<li>在综合过程中使用的wire load或Operating condition模型</li>
</ul>
</li>
<li>symbol_library：用来生成逻辑图</li>
<li>search_path：定义所引用的库或设计的查找路径</li>
<li>synthetic_library：要用到的designware库</li>
<li>其它变量</li>
</ul>
<pre><code>search_path =  {. /my_library} + search_path;
link_library = {“*”, “my_link.db”, “dw_foundation.sldb”} ;
target_library = {my_target.db};
symbol_library = {generic.sdb} ;
synthetic_library = {“dw_foundation.sldb”};

hdlin_translate_off_skip_text = "TRUE"
edifout_netlist_only = "TRUE"
verilogout_no_tri = true ;
plot_command = "lpr -Plp" ;\
view_script_submenu_items =\
{"Avoid assign statement", "set_fix_multiple_port_nets -all -buffer_constant", \
"Change Naming Rule", "change_names -rule verilog -hierarchy", \
"Write SDF", "write_sdf -version 1.0 -context verilog chip.sdf"}</code></pre><pre><code># from the System Variable Group
set smic13_path /data/techlib/smic/smic13/smicSC/aci/sc-x
set search_path [list ${smic13_path}/symbols/synopsys 
 ${smic13_path}/synopsys $search_path]
set link_library [list * typical_1v2c25.db dw_foundation.sldb]
set target_library [list typical_1v2c25.db]
set symbol_library [list smic13g.sdb]
set synthetic_library [list dw_foundation.sldb standard.sldb]
set command_log_file "./command.log"
set designer "Yuds"
set company "PKU"
set find_converts_name_lists "false"</code></pre><h3 id="ASIC综合的设计流程"><a href="#ASIC综合的设计流程" class="headerlink" title="ASIC综合的设计流程"></a>ASIC综合的设计流程</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132741719.png" alt=""></p>
<h2 id="综合对象"><a href="#综合对象" class="headerlink" title="综合对象"></a>综合对象</h2><h3 id="设计对象（逻辑图示）"><a href="#设计对象（逻辑图示）" class="headerlink" title="设计对象（逻辑图示）"></a>设计对象（逻辑图示）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210132923985.png" alt=""></p>
<ul>
<li>Design(设计)：完成一个或多个逻辑功能 的电路</li>
<li>Cell (单元) ：一个设计在另一个设计中的实例</li>
<li>Reference (引用) ：单元(Cell)指向的原始设计</li>
<li>Port (端口) ：设计的输入或输出</li>
<li>Pin (引脚) ：单元(Cell)的输入或输出</li>
<li>Net (网线) ：Port-Pin或Pin-Pin之间的连接线</li>
<li>Clock (时钟) ：指定为时钟源的Port或Pin上所加的波形</li>
</ul>
<h3 id="设计对象（Verilog图示）"><a href="#设计对象（Verilog图示）" class="headerlink" title="设计对象（Verilog图示）"></a>设计对象（Verilog图示）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133108382.png" alt=""></p>
<h4 id="练习-1"><a href="#练习-1" class="headerlink" title="练习"></a>练习</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133126683.png" alt=""></p>
<h2 id="静态时序分析"><a href="#静态时序分析" class="headerlink" title="静态时序分析"></a>静态时序分析</h2><h3 id="静态时序分析-Design-Time"><a href="#静态时序分析-Design-Time" class="headerlink" title="静态时序分析(Design Time)"></a>静态时序分析(Design Time)</h3><ul>
<li>分析电路是否符合时序约束( timing constraint)，不需要仿真<ul>
<li>将设计划分为一系列时序路径( timing path )</li>
<li>计算每一个路径的延时</li>
<li>检查所有的路径延时是否符合时序约束</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133236438.png" alt=""></p>
<h3 id="Design-Compiler中的时序路径"><a href="#Design-Compiler中的时序路径" class="headerlink" title="Design Compiler中的时序路径"></a>Design Compiler中的时序路径</h3><ul>
<li>Design Time将设计划分为一系列的信号路径，每一路径都有起点和终点<ul>
<li>起点：输入端口(Port)和时序器件的clock引脚(pin)</li>
<li>终点：输出端口(port)和时序器件的数据输入引脚(pin)</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133315058.png" alt=""></p>
<h3 id="时序路径组-group"><a href="#时序路径组-group" class="headerlink" title="时序路径组(group)"></a>时序路径组(group)</h3><p>如何将时序路径构成一组？</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133342288.png" alt=""></p>
<p>时序路径按控制终点的时钟划分成组</p>
<p>与每一个时钟相关联的一组路径构成一个组</p>
<p>缺省情况下，其它与时钟无关的所有路径构成一个组</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133406246.png" alt=""></p>
<p><strong>练习</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133423755.png" alt=""></p>
<h3 id="逻辑图转换为时序图"><a href="#逻辑图转换为时序图" class="headerlink" title="逻辑图转换为时序图"></a>逻辑图转换为时序图</h3><ul>
<li>为了计算总的延时，Design Time将每一条路径划分为时序弧 (timing arc)。</li>
<li>时序弧：一段连接线(net)延时或一个单元(cell)延时</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133504125.png" alt=""></p>
<ul>
<li>计算路径延时举例<ul>
<li>将所有延着路径的网线和单元的时序弧加起来。</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133523909.png" alt=""></p>
<h2 id="IP-Library"><a href="#IP-Library" class="headerlink" title="IP Library"></a>IP Library</h2><h3 id="DesignWare-Library"><a href="#DesignWare-Library" class="headerlink" title="DesignWare Library"></a><strong>DesignWare</strong> <strong>Library</strong></h3><ul>
<li><p>DesignWare Library是一组可重用的、可综合的IP块，集成在Synopsys综合环境中。</p>
</li>
<li><p>缺省的DesignWare库是standard.sldb，包括：</p>
<ul>
<li>adder: + , +1</li>
<li>substractor: -, -1</li>
<li>comparator: ==, !=, &lt;, &lt;=, &gt;, &gt;=</li>
<li>mulpilier, divider</li>
<li>sin cos tan</li>
<li>Sqrt FIR IIR</li>
</ul>
</li>
<li><p>如果用户在设计中使用了DesignWare的元件，用户可以使用约束来改变其实现方式</p>
</li>
<li><p>实现方式查看DW手册</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133746398.png" alt=""></p>
<ul>
<li><p>如果用户要使用DesignWare库，必须在.synopsys_dc.setup中设置 “synthetic_library” 和“search_path” </p>
</li>
<li><p>Example：<code>synthetic_library = {“dw_foundation.sldb”}</code></p>
</li>
<li><p>如果模块在不同的库中都有并且有相同的名字，则使用所列的第一个库中的模块。</p>
</li>
</ul>
<h3 id="DesignWare-Part"><a href="#DesignWare-Part" class="headerlink" title="DesignWare Part"></a><strong>DesignWare</strong> <strong>Part</strong></h3><ul>
<li><p>有两种方法使用DesignWare中的元件：</p>
<p> – 推 断: 由design compiler根据约束选择DesignWare元件</p>
<p> – 实例化: 显式的实例化synthetic模块</p>
</li>
<li><p>Example</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133939015.png" alt=""></p>
<ul>
<li>Example : assign c = a + b;</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210133958428.png" alt=""></p>
<h3 id="DW-Select-implementation"><a href="#DW-Select-implementation" class="headerlink" title="DW-Select implementation"></a>DW-Select implementation</h3><ul>
<li><p>在使用DesignWare库中的元件时, 我们可以选择实现方式。例如，当使用元件 “dw01_add”时, 可以明确指定这个加法器是一个<em>cl*a-adder 或是一个 *rpl</em> –adder。</p>
</li>
<li><p>如何指定?</p>
</li>
</ul>
<p>​    – 在<em>RTL</em> 代码中指定（嵌入式）</p>
<p>​    – 使用dc_shell命令“set_implementation” </p>
<ul>
<li>与DesignWare相关的所有信息包含在Synopsys联机文档(SOLD)中的 “DesignWare”部分。</li>
</ul>
<p>Synthesis Implementation</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134052428.png" alt=""></p>
<h3 id="Implementation-–-嵌入式"><a href="#Implementation-–-嵌入式" class="headerlink" title="Implementation – 嵌入式"></a><strong>Implementation –</strong> <strong>嵌入式</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134129183.png" alt=""></p>
<ul>
<li>Example – 加法器，采用元件 “dw01_add”，实现方式 “ cla”</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134148965.png" alt=""></p>
<h3 id="DesignWare-–-set-implementation"><a href="#DesignWare-–-set-implementation" class="headerlink" title="DesignWare – set_implementation"></a>DesignWare – set_implementation</h3><ul>
<li><p>指定DesignWare元件的实现方式</p>
<p> – 选择要设定实现方式的的元件，查看其实例名是什么。</p>
<p> – 根据Synopsys联机文档的DesignWare部分选择实现方式</p>
<p> – 使用dc_shell命令</p>
</li>
</ul>
<p>​     <em>set_implementation</em> <em>implementation_name</em> <em>instance_name</em></p>
<p>   – compile</p>
<p>   – report -resource</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218143219139.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134234798.png" alt=""></p>
<h3 id="DesignWare-仿真"><a href="#DesignWare-仿真" class="headerlink" title="DesignWare 仿真"></a>DesignWare 仿真</h3><ul>
<li><p>推断方式 : 和以前一样，不需要任何专门处理。</p>
</li>
<li><p>实例化方式: 在$SYNOPSYS目录, 可以找到designware的仿真模型, 在做仿真时加上这个仿真模型</p>
</li>
</ul>
<p>​    – 其实际目录是：</p>
<p>​       » $SYNOPSYS/dw/dw0x/src     – for VHDL</p>
<p>​       » $SYNOPSYS/dw/dw0x/src_ver – for verilog</p>
<pre><code>//synopsys translate_off
`include "/synopsys/synthesis/cur/dw/dw01/src_ver/DW01_sub.v"
`include "/synopsys/synthesis/cur/dw/dw02/src_ver/DW02_mult.v"
`include "/synopsys/synthesis/cur/dw/dw02/src_ver/DW_div.v"
`include "/synopsys/synthesis/cur/dw/dw02/src_ver/DW02_mac.v"
`include "/synopsys/synthesis/cur/dw/dw02/src_ver/DW_square.v"
//synopsys translate_on</code></pre><h2 id="设置设计约束"><a href="#设置设计约束" class="headerlink" title="设置设计约束"></a>设置设计约束</h2><h3 id="设置环境约束"><a href="#设置环境约束" class="headerlink" title="设置环境约束"></a>设置环境约束</h3><h4 id="为什么要描述一个真实的外部环境"><a href="#为什么要描述一个真实的外部环境" class="headerlink" title="为什么要描述一个真实的外部环境"></a>为什么要描述一个真实的外部环境</h4><ul>
<li><p>必须要清楚，缺省的条件是不实际的</p>
<p> – 输入驱动不是无限大。</p>
</li>
</ul>
<p>​    – 负载电容通常不是0</p>
<p>​    – 要考虑工艺, 温度, 及电压的变化</p>
<ul>
<li>工作环境影响目标库元件的选择以及设计的时序</li>
<li>用户定义的真实的环境 描述电路的工作条件。</li>
</ul>
<h4 id="设计环境–-Operating-Environment"><a href="#设计环境–-Operating-Environment" class="headerlink" title="设计环境– Operating Environment"></a>设计环境– <em>Operating Environment</em></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134744310.png" alt=""></p>
<h4 id="工作条件—在综合库中定义"><a href="#工作条件—在综合库中定义" class="headerlink" title="工作条件—在综合库中定义"></a>工作条件—在综合库中定义</h4><ul>
<li>工作条件模型 scale 元件延时,</li>
<li>指导优化器模拟工艺、温度和电压变化。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134815269.png" alt=""></p>
<h4 id="输入驱动强度—驱动电阻"><a href="#输入驱动强度—驱动电阻" class="headerlink" title="输入驱动强度—驱动电阻"></a>输入驱动强度—驱动电阻</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134836122.png" alt=""></p>
<h4 id="PAD的输入驱动强度"><a href="#PAD的输入驱动强度" class="headerlink" title="PAD的输入驱动强度"></a>PAD的输入驱动强度</h4><ul>
<li>如果设计如下：</li>
</ul>
<p>​    假定使用的输入PAD为PC3D01, 如下图所示。我们可以设置输入驱动强度为0.2468 (ns/pf)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134903733.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218143342647.png" alt=""></p>
<h4 id="PAD的输出负载"><a href="#PAD的输出负载" class="headerlink" title="PAD的输出负载"></a>PAD的输出负载</h4><ul>
<li><p>如果设计如下</p>
<p>​    假设使用的输出PAD为PC3O01, 如下列所示。我们可以设置输出负载为0.096 (pf)</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210134929838.png" alt=""></p>
<h4 id="负载预算–Load-Budget"><a href="#负载预算–Load-Budget" class="headerlink" title="负载预算–Load Budget"></a>负载预算–Load Budget</h4><ul>
<li>可以采用下列规则：<ul>
<li>假设输出端口是由驱动能力弱的单元驱动（最小的反相器）</li>
<li>限制每个输入端口的输入电容（如负载不大于10个AND2的电容）</li>
<li>估算输出端口驱动模块的数目</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135002983.png" alt=""></p>
<h4 id="Wire-Load-Model"><a href="#Wire-Load-Model" class="headerlink" title="Wire Load Model"></a>Wire Load Model</h4><ul>
<li><p>wire load model根据芯片面积和标准单元的扇出估算连接线上的电容</p>
</li>
<li><p>在编译时设置这项信息，可以更精确的建立设计模型。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135032970.png" alt=""></p>
<p><strong>三种模型</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135049398.png" alt=""></p>
<p>#或设“auto_wire_load_selection”为true，由工具自动选择 </p>
<pre><code>set_app_var auto_wire_load_selection false
set_wire_load_model –name smic13_wl20
set_wire_load_mode enclosed</code></pre><h4 id="Wire-Load-Model举例-Design-Time"><a href="#Wire-Load-Model举例-Design-Time" class="headerlink" title="Wire Load Model举例(Design Time)"></a>Wire Load Model举例(Design Time)</h4><ul>
<li>要计算连接线的R、C及连线面积</li>
</ul>
<ol>
<li><p>确定连接线的fanout数</p>
</li>
<li><p>在wire_load_model的fanout-length对中查找连接线长度</p>
</li>
<li><p>长度乘上电容（或R或面积）系数</p>
</li>
</ol>
<p>​        (fanout = 3 ® length = 2.8)</p>
<p>Cwire = length(2.8) ´ capacitance coefficent (1.3) =3.64 load units</p>
<p>Rwire = length (2.8) ´ resistance coefficient (3.0) = 8.4 resistance units</p>
<p>Net area = length (2.8) ´ area coefficient (0.04) = 0.112 net area units</p>
<p>(fanout = 7  length = 3.3 + (7-4)*0.15 ) = 3.75</p>
<p>Cwire = (3.3 + (7-4)*0.15) ´ capacitance coefficent (1.3) </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135152671.png" alt=""></p>
<h3 id="设置设计约束-1"><a href="#设置设计约束-1" class="headerlink" title="设置设计约束"></a>设置设计约束</h3><h4 id="约束-constraint"><a href="#约束-constraint" class="headerlink" title="约束(constraint)"></a>约束(constraint)</h4><ul>
<li>约束是Design Compiler优化一个设计到目标工艺库的目标</li>
<li>设计规则约束：与工艺相关的限制，如最大的传输时间、最大的扇出、最大电容等。</li>
<li>优化约束：设计目标及要求。如最大延时、最小延时、最大面积、最大功耗等。</li>
<li>在编译时，Design Compiler试图满足所有约束。</li>
</ul>
<h4 id="优化约束"><a href="#优化约束" class="headerlink" title="优化约束"></a>优化约束</h4><ul>
<li>按关注的次序，优化约束有：</li>
</ul>
<p>1.最大延时</p>
<p>2.最小延时</p>
<p>3.最大功耗</p>
<p>4.最大面积</p>
<ul>
<li>对于组合电路，我们在时序上只需设置最大延时和最小延时</li>
</ul>
<h4 id="需要什么设计约束？"><a href="#需要什么设计约束？" class="headerlink" title="需要什么设计约束？"></a>需要什么设计约束？</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135315775.png" alt=""></p>
<p>需要约束的时序路径有四类：</p>
<p>1.输入端口到输出端口的组合逻辑</p>
<p>2.输入端口到时序元件的数据输入端</p>
<p>3.时序元件的时钟端到时序元件的数据输入端</p>
<p>4.时序元件的时钟端到输出端口</p>
<h4 id="Maximum-Delay-Constraint"><a href="#Maximum-Delay-Constraint" class="headerlink" title="Maximum Delay Constraint"></a>Maximum Delay Constraint</h4><ul>
<li><p>对于组合电路，主要是</p>
<p> – 选择时序通路起点和终点。</p>
<p> – <em>Attributes/Optimization Constraints/Timing Constraints</em></p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135350321.png" alt=""></p>
<h4 id="时序元件相关的路径"><a href="#时序元件相关的路径" class="headerlink" title="时序元件相关的路径"></a>时序元件相关的路径</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135407000.png" alt=""></p>
<p>时序元件相关的时序路径有三类：</p>
<p>1.输入端口到时序元件的数据输入端</p>
<p>2.时序元件的时钟端到时序元件的数据输入端</p>
<p>3.时序元件的时钟端到输出端口</p>
<h4 id="时序电路-gt-指定时钟"><a href="#时序电路-gt-指定时钟" class="headerlink" title="时序电路->指定时钟"></a>时序电路-&gt;指定时钟</h4><ul>
<li><p>选择时钟端口</p>
</li>
<li><p><em>Attributes/Clocks/Specify</em></p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135448463.png" alt=""></p>
<h4 id="时钟分布的特点"><a href="#时钟分布的特点" class="headerlink" title="时钟分布的特点"></a>时钟分布的特点</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211218143614535.png" alt=""></p>
<ul>
<li>许多ASIC设计有一个或多个时钟。时钟树的实现决定了设计的最高工作频率。 如果实现的不好可能导致整个设计不能正常工作。</li>
<li>上面的图显示了一个时钟网络。时钟sysclk从一个I/O PAD输入后由单元CDR驱 动。这个时钟网格有n个负载。</li>
<li>时序图中显示了时钟树的clock skew和时钟插入延迟。  有效的时钟树就是减小时钟倾斜和时钟插入延迟。</li>
<li>插入延迟是时钟有效沿从芯片的输入引脚到达负载的时间。</li>
<li>时钟倾斜是同一个时钟有效沿到达各个负载的时间差。</li>
</ul>
<h4 id="时钟树设计-1"><a href="#时钟树设计-1" class="headerlink" title="时钟树设计"></a>时钟树设计</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211218143740435.png" alt=""></p>
<ul>
<li>上面的图是一个时钟树的逻辑图表示。插入到根(root)单元和叶(leaf)单元 之间的缓冲器称为分布单元(Distribution cell)。最后的分布单元驱动一组 叶单元。</li>
<li>时钟树可以分为任意级数。这个例子为两级。靠近root单元的级数低(lower  level)，靠近叶单元的级数高(upper level) </li>
<li>时钟树的插入延迟是就从根单元到叶单元之间所有缓冲器的固有延时及其连 接线延时的总和。</li>
<li>clock skew是时钟树不同分支之间的延迟差。 </li>
<li>一个有效的时钟分布就是要减小插入延迟和时钟倾斜。要达到这些设计目标 ，要求时钟分布满足下列标准：  <ul>
<li>分布单元在驱动和负载之间合理匹配，减少传输时间(transition time) 。</li>
<li>时钟树中输出单元到后面的输入间的互连线产生的延时差要小。</li>
<li>时钟树的每一级的连接线及负载要均衡。 </li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218143833425.png" alt=""></p>
<ul>
<li>上面的图给出了一个可能的时钟树分配系统的布局和内部连接布线。</li>
<li>这是一个理想的时钟树物理实现。这个布局中，树的每一级的输入、输出对 之间的连线长度完全相等。如，树最底层的根单元到各个分配单元之间的距 离几乎完全相等。最顶层的各组叶单元的数目也相同。但是这种实现对于布 线不一定是最优的。为了达到最优布线，叶单元的布局不会非常规则。</li>
<li>另外，在这个实现中假定各个叶单元的输入引脚的负载是相同的。但负载很 有可能并不相同。</li>
<li>在布局前设计时钟树是非常困难的。必须考虑布局以及不同叶单元的输入引 脚的负载的影响。</li>
</ul>
<h4 id="指定时钟"><a href="#指定时钟" class="headerlink" title="指定时钟"></a>指定时钟</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135503375.png" alt=""></p>
<h4 id="时钟树建模"><a href="#时钟树建模" class="headerlink" title="时钟树建模"></a><strong>时钟树建模</strong></h4><ul>
<li>时钟建模需要两个参数</li>
</ul>
<p>1.指定时钟网络的延迟</p>
<p>​    » <em>set_clock_latency</em> <em>–rise</em> <em>tr</em> <em>–fall</em> <em>tf</em> <em>find (clock, CLK)</em></p>
<p>2.指定时钟网络的倾斜(uncertainty)</p>
<p>​       » <em>set_clock_uncertainty</em> <em>–rise</em> <em>tp</em> <em>–fall</em> <em>tm</em> <em>find (clock, CLK)</em></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135529443.png" alt=""></p>
<p><strong>时钟树建模举例</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135546267.png" alt=""></p>
<p><strong>时钟树建模对建立时间的影响</strong></p>
<p>假设库中上升沿D触发器(Flip Flop) setup time = 1ns</p>
<p>  <em>create_clock</em> <em>–period 10 –waveform {0 5} find (port CLK)</em></p>
<p>  <em>set_clock_latency</em> <em>–rise 1 –fall 2 find (port CLK)</em></p>
<p>  <em>set_clock_uncertainty</em> <em>–rise 0.5 –fall 0.7 find (port CLK)</em></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135618160.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135640650.png" alt=""></p>
<ul>
<li>假设库中上升沿D触发器的 (Flip Flop)保持时间( hold time) = 1ns <ul>
<li>create_clock –period 10 –waveform {0 5} find (port CLK) </li>
<li>set_clock_latency –rise 1 –fall 2 find (port CLK) </li>
<li>set_clock_uncertainty –rise 0.5 –fall 0.8 find (port CLK)</li>
</ul>
</li>
</ul>
<h4 id="时钟源延迟模型"><a href="#时钟源延迟模型" class="headerlink" title="时钟源延迟模型"></a>时钟源延迟模型</h4><ul>
<li>源延迟是从实际时钟源到设计的时钟定义点的传播延迟</li>
</ul>
<p>​    <em>create_clock</em> <em>-period 10 find(port, CLK)</em></p>
<p>​    <em>set_clock_latency</em> <em>-source 3</em> <em>find(port, CLK)</em></p>
<p>​    <em>set_clock_latency</em> <em>1 find(port, CLK)</em></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135706328.png" alt=""></p>
<h4 id="衍生时钟-Derived-Clock"><a href="#衍生时钟-Derived-Clock" class="headerlink" title="衍生时钟(Derived Clock)"></a>衍生时钟(Derived Clock)</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135724965.png" alt=""></p>
<h4 id="外部时钟延迟-举例"><a href="#外部时钟延迟-举例" class="headerlink" title="外部时钟延迟(举例)"></a>外部时钟延迟(举例)</h4><pre><code>current_design my_design
create_clock –p 10 find(port, CLK)
create_clock –p 10 –name VCLK      //虚拟时钟
set_clock_latency –source 2 find(clock, CLK)
set_clock_latency –source 1 find(clock,VCLK)
set_clock_latency 1 find(clock, CLK)
/* set_propagated_clock all_clocks()*/ /*For post-layout Synthesis*/
set_input_delay 0.4 –clock VCLK find(port, A)</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135759940.png" alt=""></p>
<h4 id="时序电路"><a href="#时序电路" class="headerlink" title="时序电路"></a><strong>时序电路</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135819765.png" alt=""></p>
<h4 id="输入延时模型"><a href="#输入延时模型" class="headerlink" title="输入延时模型"></a><strong>输入延时模型</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135833751.png" alt=""></p>
<p><strong>设置输入延时</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144231439.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135851991.png" alt=""></p>
<ul>
<li>如果输入是PAD( top level)，则将输入延时设置一个适当值。（参考PAD的数据手册或使用<em>characterize</em>命令)</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135910248.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135924450.png" alt=""></p>
<p><strong>设置输出延时</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210135954506.png" alt=""></p>
<ul>
<li>如果设计的输出连接到PAD(top level)，将输出延时设置为一个适当的值。(参考PAD数据手册或使用<em>characterize</em>命令）</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140026977.png" alt=""></p>
<h4 id="What-have-we-modeled"><a href="#What-have-we-modeled" class="headerlink" title="What have we modeled?"></a>What have we modeled?</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140043778.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144305055.png" alt=""></p>
<ul>
<li>假设 clock cycle = p</li>
<li>输入延时 = a ; a + b &lt; p</li>
<li>输出 延时= e ; d + e &lt; p</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140113156.png" alt=""></p>
<ul>
<li>假设时钟CLK的时钟周期(clock cycle) = p</li>
<li>输入延时 = a ; a + b &lt; p</li>
<li>输出 延时= e ; d + e &lt; p</li>
</ul>
<h4 id="设置面积约束"><a href="#设置面积约束" class="headerlink" title="设置面积约束"></a><strong>设置面积约束</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140144436.png" alt=""></p>
<h4 id="设计规则约束"><a href="#设计规则约束" class="headerlink" title="设计规则约束"></a><strong>设计规则约束</strong></h4><ul>
<li><p>设计规则 (design rule)是绝对不能违反的，即使时间及面积约束不能满足也在所不惜。</p>
</li>
<li><p>设计规则约束有三类：</p>
</li>
</ul>
<ol>
<li><p><em>set_max_capacitance</em></p>
</li>
<li><p><em>set_max_transition</em></p>
</li>
<li><p><em>set_max_fanout</em></p>
</li>
</ol>
<p><strong>设置最大转换时间</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140237908.png" alt=""></p>
<p><strong>计算最大转换时间</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140253503.png" alt=""></p>
<p><strong>计算最大的fanout_load</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140313833.png" alt=""></p>
<p><strong>计算最大电容</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140333393.png" alt=""></p>
<p><strong>设置扇出负载</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140349277.png" alt=""></p>
<h4 id="False-Path"><a href="#False-Path" class="headerlink" title="False Path"></a><strong>False Path</strong></h4><ul>
<li><em>false path</em>是不传播信号的通路，或是忽略这个通路上的时序约束。</li>
<li><em>set_false_path</em>可以禁止一个通路的基于时序的综合</li>
<li>它主要用于<em>:</em></li>
</ul>
<p>​    <em>–</em> 约束异步通路</p>
<p>​    <em>–</em> 从逻辑上约束 <em>false path</em></p>
<ul>
<li><p><em>set_false_path</em> <em>-from {A} -through {C} -to {OUT}</em></p>
</li>
<li><p><em>set_false_path</em> <em>-from {B} -through {D} -to {OUT}</em></p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140524297.png" alt=""></p>
<h4 id="多周期通路"><a href="#多周期通路" class="headerlink" title="多周期通路"></a><strong>多周期通路</strong></h4><ul>
<li>在有些情况下，两个寄存器之间的组合逻辑延迟可能要求多于一个时钟周期，这些通路应设置为<em>multicycle</em>通路。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140547298.png" alt=""></p>
<h4 id="设计检查"><a href="#设计检查" class="headerlink" title="设计检查"></a>设计检查</h4><ul>
<li>在设置设计属性和设计约束后，建议下一步对设计进行检查。</li>
<li>Analysis/Check Design</li>
<li>你可能遇到下列警告：</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140613375.png" alt=""></p>
<ul>
<li><p>这个警告信息称为 “multiple design instance”, 它产生的原因是用相同的HDL描述多次实例化(instance)。</p>
</li>
<li><p>如何处理 ?</p>
</li>
</ul>
<p>​    – dont_touch</p>
<p>​    – ungroup</p>
<p>​    – uniquify</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140633824.png" alt=""></p>
<h4 id="dont-touch"><a href="#dont-touch" class="headerlink" title="dont_touch"></a>dont_touch</h4><ul>
<li>停止对低层设计的重新编译</li>
<li>层次将被保留</li>
<li>单个设计描述可以共享</li>
<li>用于那些不需要用户做优化的块</li>
<li>在设计优化过程中, <em>dont_touch</em> 块不会再优化</li>
<li>如果dont_touch设置在一个<em>unmapped</em> 设计, 设计将保持<em>unmapped</em></li>
</ul>
<p><em>Attributes/Optimization Directives/Design</em></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140718250.png" alt=""></p>
<ul>
<li><p>使用过程</p>
<p> <em>–</em> 对块进行约束</p>
<p> – 块编译</p>
<p> – 选择设计中要多实例化的块</p>
<p> – Attributes/Optimization Directives/Design，设置dont_touch按钮</p>
<p> – 用层次编译方式编译整个设计</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140736498.png" alt=""></p>
<h4 id="Ungroup"><a href="#Ungroup" class="headerlink" title="Ungroup"></a>Ungroup</h4><ul>
<li><p>过程</p>
<p> – 选中多实例化设计块</p>
<p> – <em>Attributes/Optimization</em></p>
</li>
</ul>
<p>​    <em>Directives/Design</em> 并设置</p>
<p>​    Ungroup按钮</p>
<p>   – 用层次化方式编译整个设计</p>
<ul>
<li>展开设计层次</li>
<li>不保留设计层次</li>
<li>消耗更多的存储器</li>
<li>更多的编译时间</li>
<li>产生最好的设计结果</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140810535.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144454501.png" alt=""></p>
<h4 id="Uniquify"><a href="#Uniquify" class="headerlink" title="Uniquify"></a>Uniquify</h4><ul>
<li>为每一个实例建立一个单独的文件</li>
<li>可以选择一个单元或整个设计层次进行uniquify</li>
<li>允许设计定制自己的界面</li>
<li>如果环境的变化很大，使用<em>uniquify*<em>，</em>而不使用*Compile+dont_touch</em></li>
<li>与compile+dont_tough相比，Uniquify 使用更多的存储器和更长的编译时间</li>
</ul>
<ul>
<li>选择设计层次的最顶层（top）</li>
<li><em>Edit/Uniquify/Hierarchy</em></li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144520339.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140857468.png" alt=""></p>
<ul>
<li>使用变量<em>uniquify_naming_style**创建新的设计名称</em>, 缺省为 %s_%d</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210140914318.png" alt=""></p>
<h4 id="多设计实例（总结）"><a href="#多设计实例（总结）" class="headerlink" title="多设计实例（总结）"></a>多设计实例（总结）</h4><ul>
<li>采用<em>“dont_touc</em>h, ungroup, <em>uniquif</em>y”解决</li>
<li>最简单的方法是<em>uniquif</em>y, 但需要较多的存储器和编译时间</li>
<li>如果希望保留设计层次并资源共享，使用<em>dont_touch</em></li>
<li>如果希望得到一个最好的结果，推荐使用 <em>ungroup，</em>但需要的存储器和编译时间最多。</li>
</ul>
<h4 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h4><ul>
<li><p>设计实际的设计环境</p>
<p> – 输入延时, 输出延时</p>
<p> – 输入驱动强度, 输出负载</p>
<p> – 工作条件</p>
<p> – Wireload model</p>
</li>
<li><p>设置Design Rule约束(DRC)</p>
<p> – Maximum fanout</p>
<p> – Maximum transition time</p>
<p> – Maximum capacitance</p>
</li>
<li><p><strong>设置设计约束</strong></p>
<p> – 最大延时, 最小延时</p>
<p> – 说明时钟</p>
<p> – 最大面积</p>
<p> – False path, multi-cycle path和multi-frequency时钟</p>
<p> – 动态功耗, 泄漏功耗</p>
</li>
<li><p>处理多实例化问题</p>
<p> <strong>–</strong> <strong>dont_touch</strong></p>
<p> <strong>– ungroup</strong></p>
<p> <strong>– uniquify</strong></p>
</li>
<li><p>在编译设计前进行检查</p>
</li>
<li><p>保存设置文件并执行脚本文件</p>
</li>
</ul>
<h2 id="设计优化"><a href="#设计优化" class="headerlink" title="设计优化"></a>设计优化</h2><h3 id="设计编译"><a href="#设计编译" class="headerlink" title="设计编译"></a>设计编译</h3><h4 id="Compile-the-“art”of-Synthesis"><a href="#Compile-the-“art”of-Synthesis" class="headerlink" title="Compile: the “art”of Synthesis"></a>Compile: the “art”of Synthesis</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141125984.png" alt=""></p>
<h4 id="Architectural-Level-Optimization"><a href="#Architectural-Level-Optimization" class="headerlink" title="Architectural-Level Optimization"></a>Architectural-Level Optimization</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141144885.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141157253.png" alt=""></p>
<h4 id="逻辑级优化-Logic-Level"><a href="#逻辑级优化-Logic-Level" class="headerlink" title="逻辑级优化(Logic-Level)"></a>逻辑级优化(Logic-Level)</h4><ul>
<li><p>对电路的布尔表达式进行优化</p>
</li>
<li><p>对整个设计面积/速度特性有全局的影响</p>
</li>
<li><p>策略</p>
<p> – structure</p>
<p> – Flatten</p>
<p> – 如果两者都选用, 则设计先flatten后structure</p>
</li>
</ul>
<h4 id="structuring和flattening"><a href="#structuring和flattening" class="headerlink" title="structuring和flattening"></a>structuring和flattening</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141244998.png" alt=""></p>
<p>Flattening</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144650920.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144801961.png" alt=""></p>
<p>Structuring</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211218144748233.png" alt=""></p>
<h4 id="门级优化–映射"><a href="#门级优化–映射" class="headerlink" title="门级优化–映射"></a>门级优化–映射</h4><ul>
<li>使用逻辑优化产生的结构</li>
<li>从工艺库中选择元件以实现这些逻辑结构，以满足电路指定的时间、设计规则和面积目标</li>
<li>局部影响设计的area/speed特性</li>
</ul>
<p>Mapping flow</p>
<p>–寻找基本配置的门来实现逻辑结构</p>
<p>–从逻辑上重新安排元件，以满足设计规则、面积、速度和功耗目标。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141314309.png" alt=""></p>
<h4 id="组合电路映射"><a href="#组合电路映射" class="headerlink" title="组合电路映射"></a>组合电路映射</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141333207.png" alt=""></p>
<h4 id="时序电路映射"><a href="#时序电路映射" class="headerlink" title="时序电路映射"></a>时序电路映射</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141353229.png" alt=""></p>
<h4 id="映射强度"><a href="#映射强度" class="headerlink" title="映射强度"></a>映射强度</h4><ul>
<li>有三种强度, <em>lo</em>w, <em>mediu</em>m, <em>hig</em>h, 决定编译的映射过程所花费的CPU时间的相对数</li>
</ul>
<p>–low – 较快的综合, 不做所有算法</p>
<p>–medium – 缺省, 对大多数设计是足够的</p>
<p>–high – 将关键路径重新综合，但会花费较多的CPU时间；在有些情况下，编译会陷入死循环。</p>
<ul>
<li>Note: 在Synopsys的编译过程</li>
</ul>
<p>​    需要很长时间，因此在进行编译</p>
<p>​    之前，请确认设置的属性和约束。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141417483.png" alt=""></p>
<h4 id="Compile-Summary"><a href="#Compile-Summary" class="headerlink" title="Compile Summary"></a><strong>Compile Summary</strong></h4><p>逻辑级优化</p>
<p>   – 优化电路的布尔表达式优化</p>
<p>   – Flattening (off by default)</p>
<p>​        » 消除所有的结构</p>
<p>​        » 当设计输入少于20个时，关闭structure,打开flattening</p>
<p>   – Structuring</p>
<p>​        » 寻找共因子以减小面积</p>
<p>​        » 时序驱动的 (default)</p>
<p>​        » 布尔优化 (area optimization only)</p>
<p>门级优化</p>
<p>   – Mapping ( medium effort is default )</p>
<p>​      » 从工艺库中选择元件</p>
<p>​      » 使用逻辑级优化产生的结构</p>
<p>层次化编译技术</p>
<p>   – top-down, bottom up and characterize</p>
<p>   – Timing budgeting</p>
<p>​       » Design Budgeting</p>
<p>​       » Automatic Chip Synthesis (ACS)</p>
<h3 id="Synthesis-Report-and-Analysis"><a href="#Synthesis-Report-and-Analysis" class="headerlink" title="Synthesis Report and Analysis"></a><strong>Synthesis Report and Analysis</strong></h3><ul>
<li>Analysis/Report<ul>
<li>通过报告及分析，可以查看设置的属性及优化后的结果</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141526595.png" alt=""></p>
<h4 id="Report-We-will-Generate"><a href="#Report-We-will-Generate" class="headerlink" title="Report We will Generate"></a><strong>Report We will Generate</strong></h4><ul>
<li>属性报告</li>
</ul>
<p>–所有的属性、clock、端口、设计及net</p>
<ul>
<li>分析报告</li>
</ul>
<p>–面积、层次、约束、时间、节点时间</p>
<h4 id="网线-net-Report"><a href="#网线-net-Report" class="headerlink" title="网线(net) Report"></a>网线(net) Report</h4><ul>
<li>网线报告显示每一条net的静态结果</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141618350.png" alt=""></p>
<pre><code>****************************************
Report : net
Design : ALU_CLA32
Version: R-2020.09-SP5
Date : Tue Dec 14 14:59:23 2021
****************************************
Operating Conditions: typical_1v2c25 Library: typical_1v2c25
Wire Load Model Mode: enclosed
Design Wire Load Model Library
------------------------------------------------
ALU_CLA32 smic13_wl20 typical_1v2c25
Net Fanout Fanin Load Resistance Pins Attributes
--------------------------------------------------------------------------------
Cin 1 1 0.02 0.00 2 
Co 1 1 0.05 0.00 2 
DO[0] 1 1 0.05 0.00 2 
DO[31] 1 1 0.05 0.00 2 
M 1 1 0.02 0.00 2 
S[0] 1 1 0.02 0.00 2 
c[1] 2 1 0.05 0.00 3</code></pre><h4 id="端口-port-Report"><a href="#端口-port-Report" class="headerlink" title="端口(port) Report"></a>端口(port) Report</h4><ul>
<li>dc_shell命令</li>
</ul>
<p>​     report_port –verbose { port_list }</p>
<p>​     或在选项菜单中选择verbose（详细）</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141644376.png" alt=""></p>
<pre><code>****************************************
Report : port
 -verbose
Design : ALU_CLA32
Version: R-2020.09-SP5
Date : Tue Dec 14 15:05:39 2021
****************************************
Pin Wire Max Max Connection
Port Dir Load Load Trans Cap Class Attrs
--------------------------------------------------------------------------------
Cin in 0.0000 0.0000 1.02 0.04 -- 
M in 0.0000 0.0000 1.02 0.04 -- 
S[0] in 0.0000 0.0000 1.02 0.04 -- 
S[1] in 0.0000 0.0000 1.02 0.04 -- 
opA[0] in 0.0000 0.0000 1.02 0.04 -- 
Co out 0.0300 0.0000 -- -- -- 
DO[0] out 0.0300 0.0000 -- -- -- 
DO[1] out 0.0300 0.0000 -- -- -- 
DO[2] out 0.0300 0.0000 -- -- -- 
DO[3] out 0.0300 0.0000 -- -- --</code></pre><h4 id="面积-area-Report"><a href="#面积-area-Report" class="headerlink" title="面积(area) Report"></a>面积(area) Report</h4><ul>
<li>面积报告显示设计的门数</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141719453.png" alt=""></p>
<pre><code>****************************************
Report : area
Design : ALU_CLA32
Version: R-2020.09-SP5
Date : Tue Dec 14 15:10:42 2021
****************************************
Library(s) Used:
 typical_1v2c25 (File: /data/techlib/smic/smic13/smicSC/aci/sc-x/synopsys/typical_1v2c25.db)
Number of ports: 255
Number of nets: 689
Number of cells: 475
Number of combinational cells: 467
Number of sequential cells: 0
Number of macros/black boxes: 0
Number of buf/inv: 229
Number of references: 15
Combinational area: 4567.703377
Buf/Inv area: 1276.444782 
Noncombinational area: 0.000000
Macro/Black Box area: 0.000000
Net Interconnect area: 92680.464661
Total cell area: 4567.703377
Total area: 97248.168037</code></pre><h4 id="层次-hierarchy-Report"><a href="#层次-hierarchy-Report" class="headerlink" title="层次(hierarchy) Report"></a>层次(hierarchy) Report</h4><ul>
<li>层次报告显示每块的使用的元件及其层次</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141743399.png" alt=""></p>
<pre><code>Hierarchical area distribution
------------------------------
 Global cell area Local cell area
 ------------------ ----------------------------
Hierarchical cell Absolute Percent Combi- Noncombi- Black-
 Total Total national national boxes Design
-------------------------------- --------- ------- --------- --------- ------ ------------
ALU_CLA32 4567.7034 100.0 499.0356 0.0000 0.0000 ALU_CLA32
u[0].uALU_CLA4_G 799.4754 17.5 799.4754 0.0000 0.0000 ALU_CLA4_G_0
u[1].uALU_CLA4_G 549.9576 12.0 549.9576 0.0000 0.0000 ALU_CLA4_G_7
u[2].uALU_CLA4_G 490.5486 10.7 490.5486 0.0000 0.0000 ALU_CLA4_G_6
u[3].uALU_CLA4_G 449.8110 9.8 449.8110 0.0000 0.0000 ALU_CLA4_G_5
u[4].uALU_CLA4_G 470.1798 10.3 470.1798 0.0000 0.0000 ALU_CLA4_G_4
u[5].uALU_CLA4_G 451.5084 9.9 451.5084 0.0000 0.0000 ALU_CLA4_G_3
u[6].uALU_CLA4_G 436.2318 9.6 436.2318 0.0000 0.0000 ALU_CLA4_G_2
u[7].uALU_CLA4_G 420.9552 9.2 420.9552 0.0000 0.0000 ALU_CLA4_G_1
-------------------------------- --------- ------- --------- --------- ------ ------------
Total 4567.7034 0.0000 0.0000</code></pre><h4 id="report-hierarchy-full"><a href="#report-hierarchy-full" class="headerlink" title="report_hierarchy -full"></a>report_hierarchy -full</h4><p>报告每个模块的使用的元件及其层次</p>
<pre><code>****************************************
Report : hierarchy
 -full
Design : ALU_CLA32
Version: R-2020.09-SP5
Date : Tue Dec 14 15:19:40 2021
****************************************
ALU_CLA32
 ALU_CLA4_G_0
 AND2X8 typical_1v2c25
 AOI2BB1X4 typical_1v2c25
 AOI2BB2X4 typical_1v2c25
 AOI22X1 typical_1v2c25
 AOI22X2 typical_1v2c25
 AOI221X2 typical_1v2c25
 AOI221XL typical_1v2c25
 BUFX8 typical_1v2c25
 CLKAND2X12 typical_1v2c25
 CLKBUFX2 typical_1v2c25
 CLKBUFX3 typical_1v2c25
 ……</code></pre><h4 id="引用-reference-Report"><a href="#引用-reference-Report" class="headerlink" title="引用(reference) Report"></a>引用(reference) Report</h4><ul>
<li>引用报告显示设计中引用的静态结果</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141807840.png" alt=""></p>
<pre><code>****************************************
Report : reference
Design : ALU_CLA32
Version: R-2020.09-SP5
Date : Tue Dec 14 15:26:07 2021
****************************************
Attributes:
 b - black box (unknown)
 bo - allows boundary optimization
 d - dont_touch
 mo - map_only
 h - hierarchical
 n - noncombinational
 r - removable
 s - synthetic operator
 u - contains unmapped logic
Reference Library Unit Area Count Total Area Attributes
-----------------------------------------------------------------------------
ALU_CLA4_G_0 799.475409 1 799.475409 h
ALU_CLA4_G_1 420.955193 1 420.955193 h
ALU_CLA4_G_2 436.231796 1 436.231796 h
……
BUFX2 typical_1v2c25 6.789600 1 6.789600 
BUFX4 typical_1v2c25 8.487000 1 8.487000</code></pre><h4 id="约束-constraint-Report"><a href="#约束-constraint-Report" class="headerlink" title="约束(constraint) Report"></a>约束(constraint) Report</h4><ul>
<li>约束报告显示编译过的设计是否满足约束</li>
<li>dc_shell&gt; report_constraint –all_violators</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141834704.png" alt=""></p>
<pre><code>Startpoint: opB[0] (input port)
 Endpoint: DO[31] (output port)
 Path Group: default
 Path Type: max
 Des/Clust/Port Wire Load Model Library
 ------------------------------------------------
 ALU_CLA32 smic13_wl20 typical_1v2c25
 Point Incr Path
 -----------------------------------------------------------------------------------
 input external delay 0.00 0.00 r
 opB[0] (in) 0.24 0.24 r
 U30/Y (BUFX6) 0.14 0.38 r
 u[0].uALU_CLA4_G/U19/Y (INVX16) 0.05 0.43 f
 u[0].uALU_CLA4_G/U2/Y (CLKAND2X12) 0.09 0.52 f
 ……
 u[7].uALU_CLA4_G/U2/Y (XOR2X4) 0.12 5.28 r
 DO[31] (out) 0.00 5.28 r
 data arrival time 5.28
 max_delay 5.30 5.30
 output external delay 0.00 5.30
 data required time 5.30
 -----------------------------------------------------------------------------------
 data required time 5.30
 data arrival time -5.28
 -----------------------------------------------------------------------------------
 slack (MET) 0.02</code></pre><h4 id="时序-timing-Report"><a href="#时序-timing-Report" class="headerlink" title="时序(timing) Report"></a>时序(timing) Report</h4><ul>
<li>用户应知道report_timing产生的路径信息</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141859985.png" alt=""></p>
<pre><code>Operating Conditions: typical_1v2c25 Library: typical_1v2c25
Wire Load Model Mode: enclosed
 Startpoint: Cin (input port)
 Endpoint: DO[31] (output port)
 Path Group: default
 Path Type: max
 Des/Clust/Port Wire Load Model Library
 ------------------------------------------------
 ALU_CLA32 smic13_wl20 typical_1v2c25
 Point Incr Path
 --------------------------------------------------------------------------
 input external delay 0.00 0.00 r
 Cin (in) 0.22 0.22 r
 U38/Y (BUFX4) 0.18 0.39 r
 u[0].uALU_CLA4_G/ci (ALU_CLA4_G_0) 0.00 0.39 r
 u[0].uALU_CLA4_G/U41/Y (NAND2X8) 0.06 0.46 f
……
 u[7].uALU_CLA4_G/Do[3] (ALU_CLA4_G_1) 0.00 4.85 r
 DO[31] (out) 0.00 4.85 r
 data arrival time 4.85
 max_delay 5.30 5.30
 output external delay 0.00 5.30
 data required time 5.30
 --------------------------------------------------------------------------
 data required time 5.30
 data arrival time -4.85
 --------------------------------------------------------------------------
 slack (MET) 0.45</code></pre><ul>
<li>路径延时、路径要求时间和总结部分</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141923396.png" alt=""></p>
<h4 id="时序-timing-报告"><a href="#时序-timing-报告" class="headerlink" title="时序(timing) 报告"></a>时序(timing) 报告</h4><ul>
<li>时序报告显示设计的最大或最小路径延时，缺省时显示一个最大延时路径。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210141950965.png" alt=""></p>
<h4 id="What-is-slack"><a href="#What-is-slack" class="headerlink" title="What is slack?"></a>What is slack?</h4><ul>
<li>slack是要求时间与实际到达时间的差值结果。</li>
<li>slack为正或0表示约束满足</li>
<li>slack为负表示约束没有得到满足。</li>
</ul>
<h4 id="Report-Power"><a href="#Report-Power" class="headerlink" title="Report Power"></a>Report Power</h4><ul>
<li>dc_shell&gt; report_power</li>
</ul>
<pre><code>Global Operating Voltage = 2.5
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns

    Dynamic Power Units = 1mW (derived from V,C,T units)
    Leakage Power Units = 1nW
    Cell Internal Power = 13.4819 mW (58%)
    Net Switching Power = 9.7291 mW (42%)
    Total Dynamic Power = 23.2109 mW (100%)
    Cell Leakage Power = 123.8077 nW </code></pre><pre><code>Operating Conditions: typical_1v2c25 Library: typical_1v2c25
Wire Load Model Mode: enclosed
Design Wire Load Model Library
ALU_CLA32 smic13_wl20 typical_1v2c25
------------------------------------------------
Global Operating Voltage = 1.2 
Power-specific unit information :
 Voltage Units = 1V
 Capacitance Units = 1.000000pf
 Time Units = 1ns
 Dynamic Power Units = 1mW (derived from V,C,T units)
 Leakage Power Units = 1pW
 Cell Internal Power = 734.8602 uW (23%)
 Net Switching Power = 2.4284 mW (77%)
 ---------
Total Dynamic Power = 3.1633 mW (100%)
Cell Leakage Power = 222.9129 nW</code></pre><h4 id="交互式显示"><a href="#交互式显示" class="headerlink" title="交互式显示"></a>交互式显示</h4><ul>
<li>从报告中选择一条信息，相应的项会在逻辑图中高亮度显示(按show按钮)</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142107915.png" alt=""></p>
<ul>
<li>高亮度显示可以穿过层次</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142124995.png" alt=""></p>
<h4 id="Highlight"><a href="#Highlight" class="headerlink" title="Highlight"></a>Highlight</h4><ul>
<li>显示最长和最短路径的另一种方法是：Analysis/Highlight</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142148644.png" alt=""></p>
<h4 id="Point-Timing-Report"><a href="#Point-Timing-Report" class="headerlink" title="Point Timing Report"></a>Point Timing Report</h4><ul>
<li><p>Point timing report 显示逻辑图中两个所选的点之间的时序信息。</p>
</li>
<li><p>Analysis/report ®point timing</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142213474.png" alt=""></p>
<h4 id="用逻辑图分析电路"><a href="#用逻辑图分析电路" class="headerlink" title="用逻辑图分析电路"></a>用逻辑图分析电路</h4><ul>
<li>确定逻辑图中所选的引脚上的信号的到达时间</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142242210.png" alt=""></p>
<ul>
<li>确定在逻辑图中选择的网线的负载</li>
</ul>
<p>​    <em>Analysis/Show Net Load</em></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142258968.png" alt=""></p>
<h4 id="保存设计"><a href="#保存设计" class="headerlink" title="保存设计"></a><strong>保存设计</strong></h4><ul>
<li>在退出Design Analyzer之前，将设计保存到文件</li>
<li><em>File / Save</em> 以DB格式保存设计</li>
<li><em>File / Save as</em>可以其它的输出格式保存设计</li>
</ul>
<p>–Synopsys formats</p>
<p>​     » equation: .eq</p>
<p>​     » state table: .st</p>
<p>–Verilog: .v</p>
<p>–VHDL: .vhd</p>
<p>–PLA( Berkeley Espresso): .pla</p>
<p>–EDIF </p>
<ul>
<li><em>File / Save as</em></li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142349811.png" alt=""></p>
<ul>
<li><p>将文件保存为Verilog格式，进行门级仿真，并用Verilog in接口将其转换为OPU数据库用来布局布线</p>
</li>
<li><p>如果不能 Verilog in，请检查assign问题</p>
</li>
<li><p>如果存在任何assign问题，选择这个块并用下面的dc_shell命令修复：</p>
</li>
</ul>
<p>–set_fix_mutiple_port_nets –all –buffer_constants</p>
<p>–compile –map_effort medium</p>
<h4 id="Fix-multiple-Port-Net"><a href="#Fix-multiple-Port-Net" class="headerlink" title="Fix multiple Port Net"></a>Fix multiple Port Net</h4><ul>
<li>清除verilog assignment问题</li>
</ul>
<p>–set_fix_mutiple_port_nets –all –buffer_constants</p>
<p>–compile –map_effort medium</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211210142438341.png" alt=""></p>
<h4 id="门级仿真-verilog"><a href="#门级仿真-verilog" class="headerlink" title="门级仿真 (verilog)"></a>门级仿真 (verilog)</h4><ul>
<li>输出门级网表（有两种方法）</li>
</ul>
<p>1.File / Save As ® Verilog ( for File format)</p>
<p>2.dc_shell&gt; write –format verilog –hierarchy –output chip.vg</p>
<ul>
<li>产生SDF（有两种方法）</li>
</ul>
<p>1.File /Save info ® Design timing</p>
<p>2.dc_shell&gt; write_sdf –version 1.0 –context verilogchip.sdf</p>
<ul>
<li>修改testfixture文件</li>
</ul>
<p>​     $sdf_annotate(“the_SDF_file_name”,</p>
<p>​                   the_top_level_module_instance_name);</p>
<p>​     For example: $sdf_annotate(“chip.sdf”, top);</p>
<ul>
<li>用Verilog-XL进行仿真</li>
</ul>
<p>©北京大学 <a href="https://github.com/JackHCC" target="_blank" rel="noopener">JackHCC</a> </p>
<script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>
            </div>
            <hr/>

            

    <div class="reprint" id="reprint-statement">
        
            <div class="reprint__author">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-user">
                        文章作者:
                    </i>
                </span>
                <span class="reprint-info">
                    <a href="https://jackhcc.github.io" rel="external nofollow noreferrer">杰克成</a>
                </span>
            </div>
            <div class="reprint__type">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-link">
                        文章链接:
                    </i>
                </span>
                <span class="reprint-info">
                    <a href="https://jackhcc.github.io/posts/embedded-ic-design.html">https://jackhcc.github.io/posts/embedded-ic-design.html</a>
                </span>
            </div>
            <div class="reprint__notice">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-copyright">
                        版权声明:
                    </i>
                </span>
                <span class="reprint-info">
                    本博客所有文章除特別声明外，均采用
                    <a href="https://creativecommons.org/licenses/by/4.0/deed.zh" rel="external nofollow noreferrer" target="_blank">CC BY 4.0</a>
                    许可协议。转载请注明来源
                    <a href="https://jackhcc.github.io" target="_blank">杰克成</a>
                    !
                </span>
            </div>
        
    </div>

    <script async defer>
      document.addEventListener("copy", function (e) {
        let toastHTML = '<span>复制成功，请遵循本文的转载规则</span><button class="btn-flat toast-action" onclick="navToReprintStatement()" style="font-size: smaller">查看</a>';
        M.toast({html: toastHTML})
      });

      function navToReprintStatement() {
        $("html, body").animate({scrollTop: $("#reprint-statement").offset().top - 80}, 800);
      }
    </script>



            <div class="tag_share" style="display: block;">
                <div class="post-meta__tag-list" style="display: inline-block;">
                    
                        <div class="article-tag">
                            
                                <a href="/tags/FPGA/">
                                    <span class="chip bg-color">FPGA</span>
                                </a>
                            
                        </div>
                    
                </div>
                <div class="post_share" style="zoom: 80%; width: fit-content; display: inline-block; float: right; margin: -0.15rem 0;">
                    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/share/css/share.min.css">

<div id="article-share">
    
    
    <div class="social-share" data-sites="twitter,facebook,google,qq,qzone,wechat,weibo,douban,linkedin" data-wechat-qrcode-helper="<p>微信扫一扫即可分享！</p>"></div>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/share/js/social-share.min.js"></script>
    

    

</div>

                </div>
            </div>
            
                <style>
    #reward {
        margin: 40px 0;
        text-align: center;
    }

    #reward .reward-link {
        font-size: 1.4rem;
        line-height: 38px;
    }

    #reward .btn-floating:hover {
        box-shadow: 0 6px 12px rgba(0, 0, 0, 0.2), 0 5px 15px rgba(0, 0, 0, 0.2);
    }

    #rewardModal {
        width: 320px;
        height: 350px;
    }

    #rewardModal .reward-title {
        margin: 15px auto;
        padding-bottom: 5px;
    }

    #rewardModal .modal-content {
        padding: 10px;
    }

    #rewardModal .close {
        position: absolute;
        right: 15px;
        top: 15px;
        color: rgba(0, 0, 0, 0.5);
        font-size: 1.3rem;
        line-height: 20px;
        cursor: pointer;
    }

    #rewardModal .close:hover {
        color: #ef5350;
        transform: scale(1.3);
        -moz-transform:scale(1.3);
        -webkit-transform:scale(1.3);
        -o-transform:scale(1.3);
    }

    #rewardModal .reward-tabs {
        margin: 0 auto;
        width: 210px;
    }

    .reward-tabs .tabs {
        height: 38px;
        margin: 10px auto;
        padding-left: 0;
    }

    .reward-content ul {
        padding-left: 0 !important;
    }

    .reward-tabs .tabs .tab {
        height: 38px;
        line-height: 38px;
    }

    .reward-tabs .tab a {
        color: #fff;
        background-color: #ccc;
    }

    .reward-tabs .tab a:hover {
        background-color: #ccc;
        color: #fff;
    }

    .reward-tabs .wechat-tab .active {
        color: #fff !important;
        background-color: #22AB38 !important;
    }

    .reward-tabs .alipay-tab .active {
        color: #fff !important;
        background-color: #019FE8 !important;
    }

    .reward-tabs .reward-img {
        width: 210px;
        height: 210px;
    }
</style>

<div id="reward">
    <a href="#rewardModal" class="reward-link modal-trigger btn-floating btn-medium waves-effect waves-light red">赏</a>

    <!-- Modal Structure -->
    <div id="rewardModal" class="modal">
        <div class="modal-content">
            <a class="close modal-close"><i class="fas fa-times"></i></a>
            <h4 class="reward-title">你的赏识是我前进的动力</h4>
            <div class="reward-content">
                <div class="reward-tabs">
                    <ul class="tabs row">
                        <li class="tab col s6 alipay-tab waves-effect waves-light"><a href="#alipay">支付宝</a></li>
                        <li class="tab col s6 wechat-tab waves-effect waves-light"><a href="#wechat">微 信</a></li>
                    </ul>
                    <div id="alipay">
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/reward/aliqr.png" class="reward-img" alt="支付宝打赏二维码">
                    </div>
                    <div id="wechat">
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/reward/wxqr.png" class="reward-img" alt="微信打赏二维码">
                    </div>
                </div>
            </div>
        </div>
    </div>
</div>

<script>
    $(function () {
        $('.tabs').tabs();
    });
</script>
            
        </div>
    </div>

    
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/gitalk/gitalk.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/my-gitalk.css">

<div class="card gitalk-card" data-aos="fade-up">
    <div class="comment_headling" style="font-size: 20px; font-weight: 700; position: relative; left: 20px; top: 15px; padding-bottom: 5px;">
        <i class="fas fa-comments fa-fw" aria-hidden="true"></i>
        <span>评论</span>
    </div>
    <div id="gitalk-container" class="card-content"></div>
</div>

<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/gitalk/gitalk.min.js"></script>
<script>
    let gitalk = new Gitalk({
        clientID: '3821a0bbb773038a51fc',
        clientSecret: '4b30b507d67ec5497ec0e77f43f80cb3e0d7dd3a',
        repo: 'JackHCC.github.io',
        owner: 'JackHCC',
        admin: "JackHCC",
        id: '2021-10-19T16-00-03',
        distractionFreeMode: false  // Facebook-like distraction free mode
    });

    gitalk.render('gitalk-container');
</script>
    

    

    

    

    

    

<article id="prenext-posts" class="prev-next articles">
    <div class="row article-row">
        
        <div class="article col s12 m6" data-aos="fade-up">
            <div class="article-badge left-badge text-color">
                <i class="fas fa-chevron-left"></i>&nbsp;上一篇</div>
            <div class="card">
                <a href="/posts/dl-series13.html">
                    <div class="card-image">
                        
                        
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/19.jpg" class="responsive-img" alt="DL专栏13-Attention机制总结">
                        
                        <span class="card-title">DL专栏13-Attention机制总结</span>
                    </div>
                </a>
                <div class="card-content article-content">
                    <div class="summary block-with-text">
                        
                            各类Attention原理与实现
                        
                    </div>
                    <div class="publish-info">
                        <span class="publish-date">
                            <i class="far fa-clock fa-fw icon-date"></i>2021-10-20
                        </span>
                        <span class="publish-author">
                            
                            <i class="fas fa-bookmark fa-fw icon-category"></i>
                            
                            <a href="/categories/Deep-Learning/" class="post-category">
                                    Deep Learning
                                </a>
                            
                            
                        </span>
                    </div>
                </div>
                
                <div class="card-action article-tags">
                    
                    <a href="/tags/Attention/">
                        <span class="chip bg-color">Attention</span>
                    </a>
                    
                </div>
                
            </div>
        </div>
        
        
        <div class="article col s12 m6" data-aos="fade-up">
            <div class="article-badge right-badge text-color">
                下一篇&nbsp;<i class="fas fa-chevron-right"></i>
            </div>
            <div class="card">
                <a href="/posts/dl-series12.html">
                    <div class="card-image">
                        
                        
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/21.jpg" class="responsive-img" alt="DL专栏12-Computer Vision Tasks">
                        
                        <span class="card-title">DL专栏12-Computer Vision Tasks</span>
                    </div>
                </a>
                <div class="card-content article-content">
                    <div class="summary block-with-text">
                        
                            计算机视觉领域任务汇总
                        
                    </div>
                    <div class="publish-info">
                            <span class="publish-date">
                                <i class="far fa-clock fa-fw icon-date"></i>2021-10-18
                            </span>
                        <span class="publish-author">
                            
                            <i class="fas fa-bookmark fa-fw icon-category"></i>
                            
                            <a href="/categories/Deep-Learning/" class="post-category">
                                    Deep Learning
                                </a>
                            
                            
                        </span>
                    </div>
                </div>
                
                <div class="card-action article-tags">
                    
                    <a href="/tags/Computer-Vision/">
                        <span class="chip bg-color">Computer Vision</span>
                    </a>
                    
                </div>
                
            </div>
        </div>
        
    </div>
</article>

</div>



<!-- 代码块功能依赖 -->
<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeBlockFuction.js"></script>

<!-- 代码语言 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeLang.js"></script>


<!-- 代码块复制 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeCopy.js"></script>


<!-- 代码块收缩 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeShrink.js"></script>


<!-- 代码块折行 -->

<style type="text/css">
code[class*="language-"], pre[class*="language-"] { white-space: pre !important; }
</style>


    </div>
    <div id="toc-aside" class="expanded col l3 hide-on-med-and-down">
        <div class="toc-widget">
            <div class="toc-title"><i class="far fa-list-alt"></i>&nbsp;&nbsp;目录</div>
            <div id="toc-content"></div>
        </div>
    </div>
</div>

<!-- TOC 悬浮按钮. -->

<div id="floating-toc-btn" class="hide-on-med-and-down">
    <a class="btn-floating btn-large bg-color">
        <i class="fas fa-list-ul"></i>
    </a>
</div>


<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/tocbot/tocbot.min.js"></script>
<script>
    $(function () {
        tocbot.init({
            tocSelector: '#toc-content',
            contentSelector: '#articleContent',
            headingsOffset: -($(window).height() * 0.4 - 45),
            collapseDepth: Number('4'),
            headingSelector: 'h1, h2, h3, h4'
        });

        // modify the toc link href to support Chinese.
        let i = 0;
        let tocHeading = 'toc-heading-';
        $('#toc-content a').each(function () {
            $(this).attr('href', '#' + tocHeading + (++i));
        });

        // modify the heading title id to support Chinese.
        i = 0;
        $('#articleContent').children('h1, h2, h3, h4').each(function () {
            $(this).attr('id', tocHeading + (++i));
        });

        // Set scroll toc fixed.
        let tocHeight = parseInt($(window).height() * 0.4 - 64);
        let $tocWidget = $('.toc-widget');
        $(window).scroll(function () {
            let scroll = $(window).scrollTop();
            /* add post toc fixed. */
            if (scroll > tocHeight) {
                $tocWidget.addClass('toc-fixed');
            } else {
                $tocWidget.removeClass('toc-fixed');
            }
        });

        
        /* 修复文章卡片 div 的宽度. */
        let fixPostCardWidth = function (srcId, targetId) {
            let srcDiv = $('#' + srcId);
            if (srcDiv.length === 0) {
                return;
            }

            let w = srcDiv.width();
            if (w >= 450) {
                w = w + 21;
            } else if (w >= 350 && w < 450) {
                w = w + 18;
            } else if (w >= 300 && w < 350) {
                w = w + 16;
            } else {
                w = w + 14;
            }
            $('#' + targetId).width(w);
        };

        // 切换TOC目录展开收缩的相关操作.
        const expandedClass = 'expanded';
        let $tocAside = $('#toc-aside');
        let $mainContent = $('#main-content');
        $('#floating-toc-btn .btn-floating').click(function () {
            if ($tocAside.hasClass(expandedClass)) {
                $tocAside.removeClass(expandedClass).hide();
                $mainContent.removeClass('l9');
            } else {
                $tocAside.addClass(expandedClass).show();
                $mainContent.addClass('l9');
            }
            fixPostCardWidth('artDetail', 'prenext-posts');
        });
        
    });
</script>

    

</main>



    <footer class="page-footer bg-color">
    <div class="container row center-align" style="margin-bottom: 15px !important;">
        <div class="col s12 m8 l8 copy-right">
            Copyright&nbsp;&copy;
            <span id="year">2020</span>
            <a href="https://jackhcc.github.io" target="_blank">杰克成</a>
            |&nbsp;Powered by&nbsp;<a href="https://hexo.io/" target="_blank">Hexo</a>
            |&nbsp;Theme&nbsp;<a href="https://github.com/blinkfox/hexo-theme-matery" target="_blank">Matery</a>
            <br>
            
            &nbsp;<i class="fas fa-chart-area"></i>&nbsp;站点总字数:&nbsp;<span
                class="white-color">3591.2k</span>&nbsp;字
            
            
            
            
            
            
            <span id="busuanzi_container_site_pv">
                |&nbsp;<i class="far fa-eye"></i>&nbsp;总访问量:&nbsp;<span id="busuanzi_value_site_pv"
                    class="white-color"></span>&nbsp;次
            </span>
            
            
            <span id="busuanzi_container_site_uv">
                |&nbsp;<i class="fas fa-users"></i>&nbsp;总访问人数:&nbsp;<span id="busuanzi_value_site_uv"
                    class="white-color"></span>&nbsp;人
            </span>
            
            <br>
            
            <span id="sitetime">载入运行时间...</span>
            <script>
                function siteTime() {
                    var seconds = 1000;
                    var minutes = seconds * 60;
                    var hours = minutes * 60;
                    var days = hours * 24;
                    var years = days * 365;
                    var today = new Date();
                    var startYear = "2020";
                    var startMonth = "2";
                    var startDate = "27";
                    var startHour = "6";
                    var startMinute = "30";
                    var startSecond = "0";
                    var todayYear = today.getFullYear();
                    var todayMonth = today.getMonth() + 1;
                    var todayDate = today.getDate();
                    var todayHour = today.getHours();
                    var todayMinute = today.getMinutes();
                    var todaySecond = today.getSeconds();
                    var t1 = Date.UTC(startYear, startMonth, startDate, startHour, startMinute, startSecond);
                    var t2 = Date.UTC(todayYear, todayMonth, todayDate, todayHour, todayMinute, todaySecond);
                    var diff = t2 - t1;
                    var diffYears = Math.floor(diff / years);
                    var diffDays = Math.floor((diff / days) - diffYears * 365);
                    var diffHours = Math.floor((diff - (diffYears * 365 + diffDays) * days) / hours);
                    var diffMinutes = Math.floor((diff - (diffYears * 365 + diffDays) * days - diffHours * hours) /
                        minutes);
                    var diffSeconds = Math.floor((diff - (diffYears * 365 + diffDays) * days - diffHours * hours -
                        diffMinutes * minutes) / seconds);
                    if (startYear == todayYear) {
                        document.getElementById("year").innerHTML = todayYear;
                        document.getElementById("sitetime").innerHTML = "本站已安全运行 " + diffDays + " 天 " + diffHours +
                            " 小时 " + diffMinutes + " 分钟 " + diffSeconds + " 秒";
                    } else {
                        document.getElementById("year").innerHTML = startYear + " - " + todayYear;
                        document.getElementById("sitetime").innerHTML = "本站已安全运行 " + diffYears + " 年 " + diffDays +
                            " 天 " + diffHours + " 小时 " + diffMinutes + " 分钟 " + diffSeconds + " 秒";
                    }
                }
                setInterval(siteTime, 1000);
            </script>
            
            <br>
            
        </div>
        <div class="col s12 m4 l4 social-link social-statis">
    <a href="https://github.com/JackHCC" class="tooltipped" target="_blank" data-tooltip="访问我的GitHub" data-position="top" data-delay="50">
        <i class="fab fa-github"></i>
    </a>



    <a href="mailto:jackcc0701@163.com" class="tooltipped" target="_blank" data-tooltip="邮件联系我" data-position="top" data-delay="50">
        <i class="fas fa-envelope-open"></i>
    </a>



    <a href="https://www.facebook.com/profile.php?id=100046343443643" class="tooltipped" target="_blank" data-tooltip="关注我的Facebook: https://www.facebook.com/profile.php?id=100046343443643" data-position="top" data-delay="50">
        <i class="fab fa-facebook-f"></i>
    </a>



    <a href="https://twitter.com/JackChe66021834" class="tooltipped" target="_blank" data-tooltip="关注我的Twitter: https://twitter.com/JackChe66021834" data-position="top" data-delay="50">
        <i class="fab fa-twitter"></i>
    </a>



    <a href="tencent://AddContact/?fromId=50&fromSubId=1&subcmd=all&uin=2508074836" class="tooltipped" target="_blank" data-tooltip="QQ联系我: 2508074836" data-position="top" data-delay="50">
        <i class="fab fa-qq"></i>
    </a>



    <a href="https://weibo.com/u/6885584679" class="tooltipped" target="_blank" data-tooltip="关注我的微博: https://weibo.com/u/6885584679" data-position="top" data-delay="50">
        <i class="fab fa-weibo"></i>
    </a>



    <a href="https://www.zhihu.com/people/8f8482f01f0d6a04e844efe32e0f0710" class="tooltipped" target="_blank" data-tooltip="关注我的知乎: https://www.zhihu.com/people/8f8482f01f0d6a04e844efe32e0f0710" data-position="top" data-delay="50">
        <i class="fab fa-zhihu1">知</i>
    </a>



</div>
    </div>
</footer>

<div class="progress-bar"></div>


    <!-- 搜索遮罩框 -->
<div id="searchModal" class="modal">
    <div class="modal-content">
        <div class="search-header">
            <span class="title"><i class="fas fa-search"></i>&nbsp;&nbsp;搜索</span>
            <input type="search" id="searchInput" name="s" placeholder="请输入搜索的关键字"
                   class="search-input">
        </div>
        <div id="searchResult"></div>
    </div>
</div>

<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/js/search.js"></script>
<script type="text/javascript">
$(function () {
    searchFunc("https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/" + "search.xml", 'searchInput', 'searchResult');
});
</script>
    <!-- 回到顶部按钮 -->
<div id="backTop" class="top-scroll">
    <a class="btn-floating btn-large waves-effect waves-light" href="#!">
        <i class="fas fa-arrow-up"></i>
    </a>
</div>


    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/materialize/materialize.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/masonry/masonry.pkgd.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/aos/aos.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/scrollprogress/scrollProgress.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/lightGallery/js/lightgallery-all.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/js/matery.js"></script>

    <canvas class="fireworks" style="position: fixed;left: 0;top: 0;z-index: 1; pointer-events: none;" ></canvas>
    <script type="text/javascript" src="//cdn.bootcss.com/animejs/2.2.0/anime.min.js"></script>
    <script type="text/javascript" src="/js/fireworks.js"></script>

    <script type="text/javascript">
        //只在桌面版网页启用特效
        var windowWidth = $(window).width();
        if (windowWidth > 768) {
            document.write('<script type="text/javascript" src="/js/sakura.js"><\/script>'); }
    </script>

    <!-- weather -->
	<script type="text/javascript">
	WIDGET = {FID: 'TToslpmkVO'}
	</script>
	<script type="text/javascript" src="https://apip.weatherdt.com/float/static/js/r.js?v=1111"></script>


    <!-- Global site tag (gtag.js) - Google Analytics -->


    <!-- Baidu Analytics -->

<script>
    var _hmt = _hmt || [];
    (function () {
        var hm = document.createElement("script");
        hm.src = "https://hm.baidu.com/hm.js?";
        var s = document.getElementsByTagName("script")[0];
        s.parentNode.insertBefore(hm, s);
    })();
</script>

    <!-- Baidu Push -->

    
    
    <script async src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/others/busuanzi.pure.mini.js"></script>
    

    
        <script src="//code.tidio.co/kqhlkxviiccyoa0czpfpu4ijuey9hfre.js"></script>
        <script> 
            $(document).ready(function () {
                setInterval(change_Tidio, 50);  
                function change_Tidio() { 
                    var tidio=$("#tidio-chat iframe");
                    if(tidio.css("display")=="block"&& $(window).width()>977 ){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" &&$(window).width()>977)>0? "-40px" : ($("div.toc-title").length&&$(window).width()>977)>0?"85px":"20px";   
                        document.getElementById("tidio-chat-iframe").style.right="-15px";   
                        document.getElementById("tidio-chat-iframe").style.height=parseInt(tidio.css("height"))>=520?"520px":tidio.css("height");
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    } 
                    else if(tidio.css("display")=="block"&&$(window).width()>601 &&$(window).width()<992 ){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" && 601< $(window).width()<992)>0? "-40px":"20px" ;   
                        document.getElementById("tidio-chat-iframe").style.right="-15px"; 
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    }
                    else if(tidio.css("display")=="block"&&$(window).width()<601 && parseInt(tidio.css("height"))<230){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" && $(window).width()<601)>0? "-10px":"45px" ;   
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    }
                    if( tidio.css("display")=="block"&&$(window).width()<601 && parseInt(tidio.css("height"))>=230){
                        document.getElementById("tidio-chat-iframe").style.zIndex="998";
                    }
                } 
            }); 
        </script>
    

    

    
    <script type="text/javascript" color="0,0,255"
        pointColor="0,0,255" opacity='0.7'
        zIndex="-1" count="99"
        src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/background/canvas-nest.js"></script>
    

    

    
    <script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/background/ribbon-dynamic.js" async="async"></script>
    
    
    
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/instantpage/instantpage.js" type="module"></script>
    

        <script src="//cdn.jsdelivr.net/npm/js-base64/base64.min.js"></script>
        <script>
        $('a').each(function() {
          const $this = $(this);
          const href = $this.attr('href');
          if (href && href.match('^((http|https|thunder|qqdl|ed2k|Flashget|qbrowser|ftp|rtsp|mms)://)')) {
            const strs = href.split('/');
            if (strs.length >= 3) {
                const host = strs[2];
                if (host !== 'your_domain' || window.location.host) {
                    $this.attr('href', '/go.html?u='+Base64.encode(href)+'').attr('rel', 'external nofollow noopener noreferrer');
                    if (true) {
                        $this.attr('target', '_blank');
                    }
                }
            }
          }
        });
        </script><script>!function(e){var c=Array.prototype.slice.call(document.querySelectorAll("img[data-original]"));function i(){for(var r=0;r<c.length;r++)t=c[r],0<=(n=t.getBoundingClientRect()).bottom&&0<=n.left&&n.top<=(e.innerHeight||document.documentElement.clientHeight)&&function(){var t,n,e,i,o=c[r];t=o,n=function(){c=c.filter(function(t){return o!==t})},e=new Image,i=t.getAttribute("data-original"),e.onload=function(){t.src=i,n&&n()},e.src=i}();var t,n}i(),e.addEventListener("scroll",function(){var t,n;t=i,n=e,clearTimeout(t.tId),t.tId=setTimeout(function(){t.call(n)},500)})}(this);</script><script>window.addEventListener("load",function(){var t=/\.(gif|jpg|jpeg|tiff|png)$/i,r=/^data:image\/[a-z]+;base64,/;Array.prototype.slice.call(document.querySelectorAll("img[data-original]")).forEach(function(a){var e=a.parentNode;"A"===e.tagName&&(e.href.match(t)||e.href.match(r))&&(e.href=a.dataset.original)})});</script></body>

</html>

