<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="95" />
   <irq preferredWidth="47" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="356" />
   <clocksource preferredWidth="355" />
   <frequency preferredWidth="339" />
  </columns>
 </clocktable>
 <library expandedCategories="Project,Library" />
 <window width="1386" height="762" x="-9" y="-8" />
 <hdlexample language="VHDL" />
 <generation block_symbol_file="0" synthesis="VHDL" />
</preferences>
