============================================================
   Tang Dynasty, V6.0.117864
   Copyright (c) 2012-2024 Anlogic Inc.
   Executable = C:/D/software/TD6.2/bin/td.exe
   Built at =   09:21:25 Jun  5 2024
   Run by =     24540
   Run Date =   Thu Dec 12 22:05:16 2024

   Run on =     LZL
============================================================
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  7.378539s wall, 5.218750s user + 0.312500s system = 5.531250s CPU (75.0%)

RUN-1004 : used memory is 1328 MB, reserved memory is 1363 MB, peak memory is 1359 MB
RUN-1002 : start command "open_project fpga_prj.prj -noanalyze"
RUN-1002 : start command "import_db ../syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.0.117864.
RUN-1001 : Database version number 46203.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.0.117864 , DB_VERSION=46203
RUN-1003 : finish command "import_db ../syn_1/fpga_prj_gate.db" in  2.238976s wall, 1.484375s user + 0.093750s system = 1.578125s CPU (70.5%)

RUN-1004 : used memory is 1716 MB, reserved memory is 1766 MB, peak memory is 1765 MB
RUN-1002 : start command "commit_param -step place"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      Parameters      |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        effort        |   medium   |      medium      |        
RUN-1001 :    hfn_opt_effort    |   medium   |      medium      |        
RUN-1001 :    logic_level_opt   |    off     |       off        |        
RUN-1001 :   macro_performance  |    auto    |       auto       |        
RUN-1001 :      max_fanout      |   999999   |      999999      |        
RUN-1001 :      opt_timing      |   medium   |      medium      |        
RUN-1001 :    post_place_opt    |    auto    |       auto       |        
RUN-1001 :      pr_strategy     |     1      |        1         |        
RUN-1001 : --------------------------------------------------------------
RUN-1002 : start command "read_sdc ../../../user_source/constraints_source/timing.sdc"
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "create_clock -name sys_clk_25m -period 40.000 -waveform 0.000 20.000 "
RUN-1102 : create_clock: clock name: sys_clk_25m, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 3.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_pll/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 15.0000 -duty_cycle 50.0000 [get_pins {u_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 15.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -phase 19 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 5.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1] -source  -master_clock sys_clk_25m -multiply_by 5.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 21.3333 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2] -source  -master_clock sys_clk_25m -multiply_by 21.3333 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]} -source [get_ports {I_sys_clk}] -master_clock {sys_clk_25m} -multiply_by 2.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports I_sys_clk"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3] -source  -master_clock sys_clk_25m -multiply_by 2.0000 -duty_cycle 50.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]} -source [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]}] -master_clock {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]} -multiply_by 1.0000 -duty_cycle 50.0000 [get_pins {u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]}]
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_pins u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0] -source  -master_clock u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0] -multiply_by 1.0000 -duty_cycle 50.0000 "
RUN-1002 : start command "get_clocks sys_clk_25m"
RUN-1002 : start command "get_clocks u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks u_uifdma_axi_ddr/u_ddr_phy/dfi_clk"
RUN-1002 : start command "read_sdc -ip ddr_ip ../../al_ip/ddr_ip.sdc"
RUN-1002 : start command "derive_pll_clocks"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name ref_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1]"
RUN-1002 : start command "rename_clock -name ctl_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2]"
RUN-1002 : start command "rename_clock -name ddr_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[3]"
RUN-1002 : start command "rename_clock -name mcu_clk -source  -master_clock u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.refclk "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks ref_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "rename_clock -name usr_clk -source  -master_clock  "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc[0]"
RUN-1002 : start command "get_clocks usr_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "create_generated_clock -name fbk_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_int"
RUN-1002 : start command "get_clocks fbk_clk"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "create_generated_clock -name dfi_clk -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_clocks mcu_clk"
RUN-1002 : start command "set_clock_groups -asynchronous -group "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_phy_loopback_en[*]"
RUN-1002 : start command "set_false_path -to "
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -setup -end -from  -to  2"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_chain_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_div[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_div[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wrlvl_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_osc_wdata_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_osc_wdq_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.delay_testmode_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_delay_testmode_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clk_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clk_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_clknum_sel[*]"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_clknum_sel[*]"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.loopback_mode"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_loopback_mode"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_*.dqs_pupd_en"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_*$ph1_ddr_4lanes.*_dqs_pupd_en"
RUN-1002 : start command "set_multicycle_path -hold -end -from  -to  1"
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk0 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "get_nets u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg"
RUN-1002 : start command "get_clocks dfi_clk"
RUN-1002 : start command "get_pins u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk.clkout"
RUN-1002 : start command "create_generated_clock -name sclk1 -source  -master_clock  -divide_by 1 "
RUN-1002 : start command "insert_debugger"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 32 thread(s).
RUN-1001 : Place is running with logic level mode: 2
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model design_top_wrapper
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst" LOCATION="X81Y39Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes" LOCATION="X81Y40Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes" LOCATION="X81Y0Z0"
SYN-1001 : ADC: Instance "u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_hard_controller_0" LOCATION="X65Y40Z0"
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[30] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[31] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[28] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[29] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[27] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[26] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[24]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[25] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[23] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[22] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21]
SYN-5055 WARNING: The kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[21] will be merged to another kept net u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_gen/U_audio_sample_packet_2_channel/O_BCH_block_4[20]
SYN-5055 Similar messages will be suppressed.
SYN-1032 : 29775/17 useful/useless nets, 23688/0 useful/useless insts
OPT-1001 : Start remap optimization ...
RUN-1001 :   Added 0 lut1 for undup drivers
OPT-1001 : skip lut merge since lut number 7286 is similar to or less than reg number 13488
OPT-1001 : Start high-fanout net optimization ...
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      0      |         0          
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      0      |         0          
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  0.000075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Current memory(MB): used = 1717, reserved = 1766, peak = 1765.
OPT-1001 : End physical optimization;  0.171742s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (91.0%)

PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 130664, tnet num: 35537, tinst num: 29850, tnode num: 171643, tedge num: 188317.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  11.976387s wall, 10.921875s user + 0.640625s system = 11.562500s CPU (96.5%)

RUN-1004 : used memory is 1908 MB, reserved memory is 1983 MB, peak memory is 2885 MB
TMR-2504 : Update delay of 35537 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net u_pll/clk0_buf, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk, connecting to GCLK u_pll/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg, connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1019 : User specified sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1], connecting to PH1_PHY_SCLK_V2 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1014 : User specified io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1], connecting to PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1013 : User specified regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk, connecting to PH1_PHY_HP_MLCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1004 : User specified global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int, connecting to GCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback
PHY-1016 : User specified PLL reference clock net I_sys_clk_dup_1
PHY-1011 : Create GCLK instance on global clock net I_sys_clk_dup_1
PHY-1016 : User specified PLL reference clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1007 : Generated global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o with 1006 clock fanouts
PHY-1007 : Generated global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk with 54 clock fanouts
PHY-1011 : Create GCLK instance on global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1011 : Create GCLK instance on global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_pll/clk0_buf
PHY-1009 : Tag global clock net u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf
PHY-1009 : Tag global clock net I_sys_clk_syn_3
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk
PHY-1009 : Tag global clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12
PHY-1009 : Tag global clock net u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[2]
PHY-1020 : Tag sector clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/pzq_user_clk[1]
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2
PHY-1010 : Tag regional clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]
PHY-1015 : Tag io-clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]
PHY-1017 : Tag PLL clock net I_sys_clk_dup_1
PHY-1017 : Tag PLL clock net u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 29857 instances
RUN-0007 : 7286 luts, 13488 seqs, 336 mslices, 2130 lslices, 60 pads(hr:11 hp:49), 44 brams, 0 dsps
RUN-1001 : There are total 35944 nets
RUN-6004 WARNING: There are 27 nets with only 1 pin.
RUN-1001 : 25442 nets have 2 pins
RUN-1001 : 8200 nets have [3 - 5] pins
RUN-1001 : 1574 nets have [6 - 10] pins
RUN-1001 : 422 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 44 nets have 100+ pins
PHY-1001 : Start to check user instance location assignments; please refer to ADC constraint.
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |    2634     
RUN-1001 :   No   |  No   |  Yes  |    3079     
RUN-1001 :   No   |  Yes  |  No   |     758     
RUN-1001 :   Yes  |  No   |  No   |    5366     
RUN-1001 :   Yes  |  No   |  Yes  |    1192     
RUN-1001 :   Yes  |  Yes  |  No   |     491     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    6    |  130  |     61     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 190
PHY-3001 : Initial placement ...
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3; location = x81y59z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2; location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5; location = x81y19z1.
PHY-1001 :   Placement of ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4; location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[1], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0; location = x81y19z0,  sectorID = 0.
PHY-1001 : DDR MLCLK topology u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.
PHY-1001 :   Driver: PH1_PHY_PLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc[2], user location :X81Y39Z0.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1, sectorID = 1.
PHY-1001 :   Sink: PH1_PHY_HP_IOCLK u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1, sectorID = 0.
PHY-1001 : Placement of MLCLK instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1; location = x81y19z1,  sectorID = 0.
PHY-1001 : Internal bound Intnl_39_0_43_40 is being created.
PHY-1001 : Internal bound Intnl_39_40_43_40 is being created.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                                    Clock GCLK                                    |  Location  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk      |  x37y99z1  
RUN-1001 :     2    |                               u_pll/bufg_feedback                                |  x37y99z2  
RUN-1001 :     3    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst  |  x37y99z3  
RUN-1001 :     4    |                         I_sys_clk_dup_1_created_gclkinst                         |  x37y99z5  
RUN-1001 :     5    |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst   |  x37y99z4  
RUN-1001 :     6    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback  |  x37y99z0  
RUN-1001 : ---------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                        Leading Net                        |  CLK/DATA/IO/PLL Sink(s)  |                       Following Net                       |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |        9692/0/0/0         
RUN-1001 :     2    |                      u_pll/clk0_buf                       |          1/0/0/0          |   u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk    |        1660/0/0/0         
RUN-1001 :     3    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/a...  |        1006/11/0/0        
RUN-1001 :     4    |                      I_sys_clk_dup_1                      |          3/0/0/0          |                      I_sys_clk_syn_3                      |         104/0/0/0         
RUN-1001 :     5    | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |          1/0/0/0          | u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_seri...  |         50/0/0/0          
RUN-1001 :     6    | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          1/0/0/0          | u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u...  |          2/0/0/0          
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : design contains 29853 instances, 7286 luts, 13488 seqs, 2466 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1191 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1838 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[1] with 1031 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/cnt_read[0] with 1031 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4103 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.161765]
PHY-3001 : Target density is 60%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 130670, tnet num: 35540, tinst num: 29853, tnode num: 171649, tedge num: 188323.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  12.519093s wall, 11.453125s user + 0.546875s system = 12.000000s CPU (95.9%)

RUN-1004 : used memory is 2111 MB, reserved memory is 2197 MB, peak memory is 2984 MB
TMR-2504 : Update delay of 35540 nets completely.
TMR-2502 : Annotated delay with mode Synthesized.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : tot_pins 344491 tot_hfn_pins 92313 perc. 26 tot_hhfn_pins 60706 perc. 17
PHY-3001 : End timing update;  15.016512s wall, 13.796875s user + 0.546875s system = 14.343750s CPU (95.5%)

PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-0007 : Cell area utilization is 14%
PHY-3001 : placement step: 1.
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.71068e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 29853.
PHY-3001 : Level 1 #clusters 11440.
PHY-3001 : Level 2 #clusters 8233.
PHY-3001 : End clustering;  0.114933s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.0%)

PHY-3001 : Run with size of 8
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4.68014e+06, overlap = 574.594
PHY-3002 : Step(2): len = 3.71696e+06, overlap = 686.656
PHY-3002 : Step(3): len = 3.17336e+06, overlap = 710.844
PHY-3002 : Step(4): len = 2.74483e+06, overlap = 775
PHY-3002 : Step(5): len = 2.53445e+06, overlap = 775
PHY-3002 : Step(6): len = 2.32794e+06, overlap = 805.969
PHY-3002 : Step(7): len = 2.19414e+06, overlap = 796.781
PHY-3002 : Step(8): len = 2.07547e+06, overlap = 806.469
PHY-3002 : Step(9): len = 1.96178e+06, overlap = 793.562
PHY-3002 : Step(10): len = 1.87213e+06, overlap = 871.344
PHY-3002 : Step(11): len = 1.79303e+06, overlap = 898.344
PHY-3002 : Step(12): len = 1.73544e+06, overlap = 925.062
PHY-3002 : Step(13): len = 1.67669e+06, overlap = 932.406
PHY-3002 : Step(14): len = 1.63297e+06, overlap = 969.094
PHY-3002 : Step(15): len = 1.59057e+06, overlap = 959.656
PHY-3002 : Step(16): len = 1.55715e+06, overlap = 952.281
PHY-3002 : Step(17): len = 1.53363e+06, overlap = 932.281
PHY-3002 : Step(18): len = 1.50959e+06, overlap = 953.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.36382e-07
PHY-3002 : Step(19): len = 1.53425e+06, overlap = 940.844
PHY-3002 : Step(20): len = 1.65708e+06, overlap = 781.938
PHY-3002 : Step(21): len = 1.61804e+06, overlap = 673.312
PHY-3002 : Step(22): len = 1.5432e+06, overlap = 592.125
PHY-3002 : Step(23): len = 1.47828e+06, overlap = 595.188
PHY-3002 : Step(24): len = 1.42109e+06, overlap = 595.781
PHY-3002 : Step(25): len = 1.35636e+06, overlap = 638.531
PHY-3002 : Step(26): len = 1.31224e+06, overlap = 669.969
PHY-3002 : Step(27): len = 1.2842e+06, overlap = 689
PHY-3002 : Step(28): len = 1.27594e+06, overlap = 701
PHY-3002 : Step(29): len = 1.26734e+06, overlap = 711.719
PHY-3002 : Step(30): len = 1.26068e+06, overlap = 734.781
PHY-3002 : Step(31): len = 1.25488e+06, overlap = 732.844
PHY-3002 : Step(32): len = 1.25356e+06, overlap = 737.281
PHY-3002 : Step(33): len = 1.25313e+06, overlap = 746.469
PHY-3002 : Step(34): len = 1.25545e+06, overlap = 733.125
PHY-3002 : Step(35): len = 1.25139e+06, overlap = 745.5
PHY-3002 : Step(36): len = 1.24622e+06, overlap = 740.688
PHY-3002 : Step(37): len = 1.23805e+06, overlap = 684.25
PHY-3002 : Step(38): len = 1.23563e+06, overlap = 682.312
PHY-3002 : Step(39): len = 1.22512e+06, overlap = 695.125
PHY-3002 : Step(40): len = 1.22039e+06, overlap = 707.094
PHY-3002 : Step(41): len = 1.21101e+06, overlap = 728.781
PHY-3002 : Step(42): len = 1.20639e+06, overlap = 746.094
PHY-3002 : Step(43): len = 1.20187e+06, overlap = 749.844
PHY-3002 : Step(44): len = 1.20155e+06, overlap = 730.156
PHY-3002 : Step(45): len = 1.19773e+06, overlap = 713.406
PHY-3002 : Step(46): len = 1.19433e+06, overlap = 690.406
PHY-3002 : Step(47): len = 1.18989e+06, overlap = 694.469
PHY-3002 : Step(48): len = 1.18569e+06, overlap = 691.5
PHY-3002 : Step(49): len = 1.18062e+06, overlap = 702.656
PHY-3002 : Step(50): len = 1.17947e+06, overlap = 707.688
PHY-3002 : Step(51): len = 1.17704e+06, overlap = 710.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.72764e-07
PHY-3002 : Step(52): len = 1.18031e+06, overlap = 714.531
PHY-3002 : Step(53): len = 1.19311e+06, overlap = 700.469
PHY-3002 : Step(54): len = 1.19898e+06, overlap = 679.719
PHY-3002 : Step(55): len = 1.19818e+06, overlap = 612.562
PHY-3002 : Step(56): len = 1.18048e+06, overlap = 595.5
PHY-3002 : Step(57): len = 1.17307e+06, overlap = 566.969
PHY-3002 : Step(58): len = 1.16617e+06, overlap = 567.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.74553e-06
PHY-3002 : Step(59): len = 1.1788e+06, overlap = 556.219
PHY-3002 : Step(60): len = 1.20164e+06, overlap = 584.062
PHY-3002 : Step(61): len = 1.20712e+06, overlap = 598.656
PHY-3002 : Step(62): len = 1.20575e+06, overlap = 598.344
PHY-3002 : Step(63): len = 1.20611e+06, overlap = 597.625
PHY-3002 : Step(64): len = 1.20388e+06, overlap = 595.031
PHY-3002 : Step(65): len = 1.20384e+06, overlap = 585.781
PHY-3002 : Step(66): len = 1.20285e+06, overlap = 583.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.49106e-06
PHY-3002 : Step(67): len = 1.23151e+06, overlap = 549.281
PHY-3002 : Step(68): len = 1.26019e+06, overlap = 556.969
PHY-3002 : Step(69): len = 1.27497e+06, overlap = 522.531
PHY-3002 : Step(70): len = 1.28399e+06, overlap = 477.656
PHY-3002 : Step(71): len = 1.29143e+06, overlap = 464.094
PHY-3002 : Step(72): len = 1.29761e+06, overlap = 426.312
PHY-3002 : Step(73): len = 1.30467e+06, overlap = 424.781
PHY-3002 : Step(74): len = 1.3114e+06, overlap = 400.969
PHY-3002 : Step(75): len = 1.32017e+06, overlap = 393.562
PHY-3002 : Step(76): len = 1.33089e+06, overlap = 393.938
PHY-3002 : Step(77): len = 1.33805e+06, overlap = 389.25
PHY-3002 : Step(78): len = 1.34203e+06, overlap = 382.375
PHY-3002 : Step(79): len = 1.34384e+06, overlap = 384.781
PHY-3002 : Step(80): len = 1.34547e+06, overlap = 384.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.57701e-06
PHY-3002 : Step(81): len = 1.37135e+06, overlap = 382.125
PHY-3002 : Step(82): len = 1.40419e+06, overlap = 381.031
PHY-3002 : Step(83): len = 1.41972e+06, overlap = 380
PHY-3002 : Step(84): len = 1.42242e+06, overlap = 339.625
PHY-3002 : Step(85): len = 1.42371e+06, overlap = 334.531
PHY-3002 : Step(86): len = 1.4236e+06, overlap = 321.562
PHY-3002 : Step(87): len = 1.42228e+06, overlap = 325
PHY-3002 : Step(88): len = 1.42096e+06, overlap = 332.344
PHY-3002 : Step(89): len = 1.41912e+06, overlap = 370.156
PHY-3002 : Step(90): len = 1.41277e+06, overlap = 383.125
PHY-3002 : Step(91): len = 1.40557e+06, overlap = 393.344
PHY-3002 : Step(92): len = 1.4038e+06, overlap = 386.375
PHY-3002 : Step(93): len = 1.40386e+06, overlap = 374.656
PHY-3002 : Step(94): len = 1.40255e+06, overlap = 375.938
PHY-3002 : Step(95): len = 1.40096e+06, overlap = 394.281
PHY-3002 : Step(96): len = 1.40081e+06, overlap = 386.219
PHY-3002 : Step(97): len = 1.40015e+06, overlap = 383
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.3154e-05
PHY-3002 : Step(98): len = 1.41715e+06, overlap = 392.375
PHY-3002 : Step(99): len = 1.42885e+06, overlap = 398.125
PHY-3002 : Step(100): len = 1.42231e+06, overlap = 388.031
PHY-3002 : Step(101): len = 1.41727e+06, overlap = 381.531
PHY-3002 : Step(102): len = 1.41605e+06, overlap = 365.469
PHY-3002 : Step(103): len = 1.41487e+06, overlap = 362.062
PHY-3002 : Step(104): len = 1.41095e+06, overlap = 363
PHY-3002 : Step(105): len = 1.40709e+06, overlap = 362.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.58444e-05
PHY-3002 : Step(106): len = 1.4192e+06, overlap = 351.562
PHY-3002 : Step(107): len = 1.42812e+06, overlap = 322.688
PHY-3002 : Step(108): len = 1.42698e+06, overlap = 322.656
PHY-3002 : Step(109): len = 1.42554e+06, overlap = 313.656
PHY-3002 : Step(110): len = 1.42454e+06, overlap = 314.75
PHY-3002 : Step(111): len = 1.42457e+06, overlap = 312.75
PHY-3002 : Step(112): len = 1.41875e+06, overlap = 303.969
PHY-3002 : Step(113): len = 1.41564e+06, overlap = 307.375
PHY-3002 : Step(114): len = 1.41827e+06, overlap = 305.688
PHY-3002 : Step(115): len = 1.41935e+06, overlap = 299
PHY-3002 : Step(116): len = 1.4158e+06, overlap = 309
PHY-3002 : Step(117): len = 1.41139e+06, overlap = 311.781
PHY-3002 : Step(118): len = 1.41037e+06, overlap = 305.781
PHY-3002 : Step(119): len = 1.41036e+06, overlap = 316.094
PHY-3002 : Step(120): len = 1.40991e+06, overlap = 316.031
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.16889e-05
PHY-3002 : Step(121): len = 1.41736e+06, overlap = 306.156
PHY-3002 : Step(122): len = 1.42438e+06, overlap = 308.844
PHY-3002 : Step(123): len = 1.42409e+06, overlap = 309.625
PHY-3002 : Step(124): len = 1.42414e+06, overlap = 311.5
PHY-3002 : Step(125): len = 1.42441e+06, overlap = 316.719
PHY-3002 : Step(126): len = 1.42404e+06, overlap = 308.75
PHY-3002 : Step(127): len = 1.4232e+06, overlap = 304.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000102865
PHY-3002 : Step(128): len = 1.42819e+06, overlap = 304.625
PHY-3002 : Step(129): len = 1.43227e+06, overlap = 297.344
PHY-3002 : Step(130): len = 1.43353e+06, overlap = 301.438
PHY-3002 : Step(131): len = 1.43327e+06, overlap = 297.844
PHY-3002 : Step(132): len = 1.43198e+06, overlap = 297.688
PHY-3002 : Step(133): len = 1.43e+06, overlap = 290.094
PHY-3002 : Step(134): len = 1.42788e+06, overlap = 290.125
PHY-3002 : Step(135): len = 1.42627e+06, overlap = 291.719
PHY-3002 : Step(136): len = 1.42526e+06, overlap = 295.969
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00020573
PHY-3002 : Step(137): len = 1.4273e+06, overlap = 296.406
PHY-3002 : Step(138): len = 1.43019e+06, overlap = 292.656
PHY-3002 : Step(139): len = 1.43077e+06, overlap = 291.562
PHY-3002 : Step(140): len = 1.42968e+06, overlap = 290.031
PHY-3002 : Step(141): len = 1.42979e+06, overlap = 285.469
PHY-3002 : Step(142): len = 1.43026e+06, overlap = 285.281
PHY-3002 : Step(143): len = 1.43025e+06, overlap = 285.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000393704
PHY-3002 : Step(144): len = 1.43222e+06, overlap = 287.844
PHY-3002 : Step(145): len = 1.43344e+06, overlap = 292
PHY-3002 : Step(146): len = 1.43348e+06, overlap = 296.719
PHY-3002 : Step(147): len = 1.43356e+06, overlap = 300.188
PHY-3001 : Run with size of 4
PHY-3001 : Target density is 60%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.93145e-06
PHY-3002 : Step(148): len = 1.54057e+06, overlap = 628.281
PHY-3002 : Step(149): len = 1.59329e+06, overlap = 579.938
PHY-3002 : Step(150): len = 1.53596e+06, overlap = 526.125
PHY-3002 : Step(151): len = 1.48989e+06, overlap = 498.969
PHY-3002 : Step(152): len = 1.47502e+06, overlap = 463.344
PHY-3002 : Step(153): len = 1.46841e+06, overlap = 498.969
PHY-3002 : Step(154): len = 1.4574e+06, overlap = 481.562
PHY-3002 : Step(155): len = 1.4523e+06, overlap = 461.5
PHY-3002 : Step(156): len = 1.43913e+06, overlap = 498.188
PHY-3002 : Step(157): len = 1.43575e+06, overlap = 491.375
PHY-3002 : Step(158): len = 1.43332e+06, overlap = 475.688
PHY-3002 : Step(159): len = 1.42165e+06, overlap = 470.812
PHY-3002 : Step(160): len = 1.4157e+06, overlap = 472.062
PHY-3002 : Step(161): len = 1.41602e+06, overlap = 472.938
PHY-3002 : Step(162): len = 1.41917e+06, overlap = 457.438
PHY-3002 : Step(163): len = 1.41123e+06, overlap = 446.875
PHY-3002 : Step(164): len = 1.41057e+06, overlap = 430.719
PHY-3002 : Step(165): len = 1.40792e+06, overlap = 426.844
PHY-3002 : Step(166): len = 1.40932e+06, overlap = 439.344
PHY-3002 : Step(167): len = 1.39772e+06, overlap = 467.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86289e-06
PHY-3002 : Step(168): len = 1.41876e+06, overlap = 417.594
PHY-3002 : Step(169): len = 1.43316e+06, overlap = 397.812
PHY-3002 : Step(170): len = 1.4385e+06, overlap = 372.25
PHY-3002 : Step(171): len = 1.43964e+06, overlap = 378.125
PHY-3002 : Step(172): len = 1.43786e+06, overlap = 383.938
PHY-3002 : Step(173): len = 1.43371e+06, overlap = 403.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.17258e-05
PHY-3002 : Step(174): len = 1.45207e+06, overlap = 385.75
PHY-3002 : Step(175): len = 1.46878e+06, overlap = 361.375
PHY-3002 : Step(176): len = 1.48034e+06, overlap = 342.812
PHY-3002 : Step(177): len = 1.48065e+06, overlap = 341
PHY-3002 : Step(178): len = 1.4757e+06, overlap = 335.688
PHY-3002 : Step(179): len = 1.46794e+06, overlap = 344.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.31487e-05
PHY-3002 : Step(180): len = 1.48651e+06, overlap = 339.688
PHY-3002 : Step(181): len = 1.50143e+06, overlap = 323.375
PHY-3002 : Step(182): len = 1.51175e+06, overlap = 305.094
PHY-3002 : Step(183): len = 1.50888e+06, overlap = 294.188
PHY-3002 : Step(184): len = 1.50429e+06, overlap = 295.75
PHY-3002 : Step(185): len = 1.49904e+06, overlap = 295.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.52453e-05
PHY-3002 : Step(186): len = 1.50884e+06, overlap = 281.5
PHY-3002 : Step(187): len = 1.5223e+06, overlap = 283.188
PHY-3002 : Step(188): len = 1.53216e+06, overlap = 280.906
PHY-3002 : Step(189): len = 1.5324e+06, overlap = 283.281
PHY-3002 : Step(190): len = 1.52692e+06, overlap = 271.438
PHY-3002 : Step(191): len = 1.52428e+06, overlap = 267.688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.6904e-05
PHY-3002 : Step(192): len = 1.53517e+06, overlap = 272.688
PHY-3002 : Step(193): len = 1.54705e+06, overlap = 277.469
PHY-3002 : Step(194): len = 1.55305e+06, overlap = 273
PHY-3002 : Step(195): len = 1.55123e+06, overlap = 260.562
PHY-3002 : Step(196): len = 1.54879e+06, overlap = 248.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000151609
PHY-3002 : Step(197): len = 1.55366e+06, overlap = 253.219
PHY-3002 : Step(198): len = 1.55864e+06, overlap = 254.906
PHY-3002 : Step(199): len = 1.56264e+06, overlap = 251.844
PHY-3002 : Step(200): len = 1.56253e+06, overlap = 240.188
PHY-3002 : Step(201): len = 1.56189e+06, overlap = 236.219
PHY-3002 : Step(202): len = 1.56078e+06, overlap = 237.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000270316
PHY-3002 : Step(203): len = 1.56547e+06, overlap = 236.969
PHY-3002 : Step(204): len = 1.56943e+06, overlap = 233.719
PHY-3002 : Step(205): len = 1.57235e+06, overlap = 234.406
PHY-3002 : Step(206): len = 1.57331e+06, overlap = 233.906
PHY-3002 : Step(207): len = 1.57215e+06, overlap = 233.906
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000528902
PHY-3002 : Step(208): len = 1.57496e+06, overlap = 235.281
PHY-3002 : Step(209): len = 1.57748e+06, overlap = 238.875
PHY-3002 : Step(210): len = 1.57928e+06, overlap = 236.344
PHY-3002 : Step(211): len = 1.58073e+06, overlap = 239.844
PHY-3002 : Step(212): len = 1.58096e+06, overlap = 236.719
PHY-3001 : End global placement;  5.001051s wall, 4.390625s user + 0.078125s system = 4.468750s CPU (89.4%)

PHY-3001 : Before Legalized: Len = 1.59368e+06
PHY-3001 : Legalization ...
RUN-1001 : The dsp, ram overlap_ratio is 0.000000, 0.363636
PHY-3001 : The tot_disp. : 117.94, max_disp. : 22.98 for 44 insts including 44 unbounded insts and 0 hard bounded insts in this model.
PHY-3001 : End legalization;  0.012617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 1.61912e+06, Over = 168.844
PHY-3001 : placement step: 2.
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11619.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.75299e+06, over cnt = 1990(0%), over = 12882, worst = 126
PHY-1001 : End global iterations;  0.546790s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 110.11, top5 = 58.87, top10 = 40.07, top15 = 29.54.
PHY-3001 : End congestion estimation;  1.663707s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (85.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 35540 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.498435s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (93.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87504e-06
PHY-3002 : Step(213): len = 1.69106e+06, overlap = 313.531
PHY-3002 : Step(214): len = 1.74814e+06, overlap = 287.156
PHY-3002 : Step(215): len = 1.58158e+06, overlap = 284.781
PHY-3002 : Step(216): len = 1.6052e+06, overlap = 275.094
PHY-3002 : Step(217): len = 1.55791e+06, overlap = 275.125
PHY-3002 : Step(218): len = 1.55026e+06, overlap = 275.094
PHY-3002 : Step(219): len = 1.53177e+06, overlap = 272.844
PHY-3002 : Step(220): len = 1.54169e+06, overlap = 264.125
PHY-3002 : Step(221): len = 1.54046e+06, overlap = 258.031
PHY-3002 : Step(222): len = 1.51825e+06, overlap = 251.188
PHY-3002 : Step(223): len = 1.50188e+06, overlap = 253.531
PHY-3002 : Step(224): len = 1.50468e+06, overlap = 252.688
PHY-3002 : Step(225): len = 1.50369e+06, overlap = 253.625
PHY-3002 : Step(226): len = 1.5034e+06, overlap = 259.094
PHY-3002 : Step(227): len = 1.50849e+06, overlap = 264.781
PHY-3002 : Step(228): len = 1.50926e+06, overlap = 261.594
PHY-3002 : Step(229): len = 1.50091e+06, overlap = 259.312
PHY-3002 : Step(230): len = 1.49405e+06, overlap = 257.625
PHY-3002 : Step(231): len = 1.48677e+06, overlap = 255.219
PHY-3002 : Step(232): len = 1.48258e+06, overlap = 254.531
PHY-3002 : Step(233): len = 1.47908e+06, overlap = 254.438
PHY-3002 : Step(234): len = 1.47696e+06, overlap = 250.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37501e-05
PHY-3002 : Step(235): len = 1.47664e+06, overlap = 245.188
PHY-3002 : Step(236): len = 1.47818e+06, overlap = 244.156
PHY-3002 : Step(237): len = 1.48148e+06, overlap = 243.344
PHY-3001 : End global placement;  2.245001s wall, 4.546875s user + 0.015625s system = 4.562500s CPU (203.2%)

OPT-1001 : Total overflow 585.41 peak overflow 8.00
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 60, usage_cnt: 16, movable_cnt: 50
PHY-3001 : End spreading;  0.205943s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (242.8%)

OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 130670, tnet num: 35540, tinst num: 29853, tnode num: 171649, tedge num: 188323.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  12.670480s wall, 11.750000s user + 0.421875s system = 12.171875s CPU (96.1%)

RUN-1004 : used memory is 2490 MB, reserved memory is 2581 MB, peak memory is 3172 MB
OPT-1001 : Total overflow 585.41 peak overflow 8.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 35540 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.520227s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (95.5%)

OPT-1001 : Start: WNS 1472 TNS 0 NUM_FEPS 0
OPT-1001 : Total overflow 585.41 peak overflow 8.00
OPT-1001 : 41 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 23565 has valid locations, 311 needs to be replaced
PHY-3001 : design contains 30123 instances, 7338 luts, 13706 seqs, 2466 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/pll_locked with 1214 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1874 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 4103 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.161765]
PHY-3001 : Target density is 60%
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.50607e+06
PHY-3001 : Found 1121 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 266/16769.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.65962e+06, over cnt = 2335(1%), over = 11846, worst = 109
PHY-1001 : End global iterations;  0.667833s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (131.0%)

PHY-1001 : Congestion index: top1 = 90.62, top5 = 56.34, top10 = 41.16, top15 = 32.21.
PHY-3001 : End congestion estimation;  1.372006s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (113.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 131733, tnet num: 35810, tinst num: 30123, tnode num: 173349, tedge num: 189909.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  12.608877s wall, 11.734375s user + 0.328125s system = 12.062500s CPU (95.7%)

RUN-1004 : used memory is 2610 MB, reserved memory is 2715 MB, peak memory is 3223 MB
TMR-2504 : Update delay of 35810 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  15.214044s wall, 14.250000s user + 0.328125s system = 14.578125s CPU (95.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.40896e-06
PHY-3002 : Step(238): len = 1.49318e+06, overlap = 254.969
PHY-3002 : Step(239): len = 1.49318e+06, overlap = 254.969
PHY-3002 : Step(240): len = 1.48565e+06, overlap = 255.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.81792e-06
PHY-3002 : Step(241): len = 1.48199e+06, overlap = 257.75
PHY-3002 : Step(242): len = 1.48199e+06, overlap = 257.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.63583e-06
PHY-3002 : Step(243): len = 1.4807e+06, overlap = 258
PHY-3002 : Step(244): len = 1.4807e+06, overlap = 258
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.12717e-05
PHY-3002 : Step(245): len = 1.49264e+06, overlap = 247.594
PHY-3002 : Step(246): len = 1.49264e+06, overlap = 247.594
PHY-3002 : Step(247): len = 1.49252e+06, overlap = 246.969
PHY-3002 : Step(248): len = 1.49252e+06, overlap = 246.969
PHY-3002 : Step(249): len = 1.49572e+06, overlap = 245.375
PHY-3002 : Step(250): len = 1.49572e+06, overlap = 245.375
PHY-3002 : Step(251): len = 1.49528e+06, overlap = 244.125
PHY-3002 : Step(252): len = 1.49528e+06, overlap = 244.125
PHY-3002 : Step(253): len = 1.49821e+06, overlap = 240.844
PHY-3002 : Step(254): len = 1.49821e+06, overlap = 240.844
PHY-3002 : Step(255): len = 1.49755e+06, overlap = 239.281
PHY-3002 : Step(256): len = 1.49755e+06, overlap = 239.281
PHY-3002 : Step(257): len = 1.49769e+06, overlap = 238.281
PHY-3002 : Step(258): len = 1.49769e+06, overlap = 238.281
PHY-3002 : Step(259): len = 1.49897e+06, overlap = 233.812
PHY-3002 : Step(260): len = 1.49897e+06, overlap = 233.812
PHY-3002 : Step(261): len = 1.49832e+06, overlap = 233.312
PHY-3001 : End global placement;  2.217834s wall, 5.734375s user + 0.015625s system = 5.750000s CPU (259.3%)

OPT-1001 : Total overflow 586.66 peak overflow 8.53
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 48, usage_cnt: 13, movable_cnt: 40
PHY-3001 : End spreading;  0.210479s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (237.6%)

PHY-3001 : Final: Len = 1.49832e+06, Over = 233.312
PHY-3001 : End incremental placement;  19.608999s wall, 22.625000s user + 0.343750s system = 22.968750s CPU (117.1%)

OPT-1001 : Total overflow 586.66 peak overflow 8.53
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :         REG        |     26      |        218         
RUN-1001 :        LUT6        |      2      |         6          
RUN-1001 :        LUT5        |      0      |         0          
RUN-1001 :        LUT4        |      1      |         5          
RUN-1001 :        LUT3        |      4      |         18         
RUN-1001 :        LUT2        |      8      |         23         
RUN-1001 :        TOTAL       |     41      |        270         
RUN-1001 : ------------------------------------------------------
OPT-1001 : End high-fanout net optimization;  22.781786s wall, 26.125000s user + 0.343750s system = 26.468750s CPU (116.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 35810 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.516910s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (96.8%)

OPT-1001 : Current memory(MB): used = 2610, reserved = 2716, peak = 3223.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7013/16862.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.69088e+06, over cnt = 2268(1%), over = 7457, worst = 67
PHY-1002 : len = 1.77978e+06, over cnt = 1745(0%), over = 4090, worst = 67
PHY-1002 : len = 1.8449e+06, over cnt = 673(0%), over = 1447, worst = 32
PHY-1002 : len = 1.86749e+06, over cnt = 250(0%), over = 520, worst = 11
PHY-1002 : len = 1.87656e+06, over cnt = 92(0%), over = 118, worst = 5
PHY-1001 : End global iterations;  2.187507s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 76.77, top5 = 54.33, top10 = 42.06, top15 = 34.22.
OPT-1001 : End congestion update;  3.051059s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (100.9%)

OPT-0007 : Start: WNS 1679 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1688 TNS 0 NUM_FEPS 0 with 39 cells processed and 4547 slack improved
OPT-0007 : Iter 2: improved WNS 1688 TNS 0 NUM_FEPS 0 with 49 cells processed and 3356 slack improved
OPT-0007 : Iter 3: improved WNS 1688 TNS 0 NUM_FEPS 0 with 34 cells processed and 3170 slack improved
OPT-0007 : Iter 4: improved WNS 1688 TNS 0 NUM_FEPS 0 with 27 cells processed and 1517 slack improved
OPT-0007 : Iter 5: improved WNS 1688 TNS 0 NUM_FEPS 0 with 14 cells processed and 986 slack improved
OPT-1001 : Overall commit ratio 0.32
OPT-1001 : End global optimization;  3.298251s wall, 3.312500s user + 0.015625s system = 3.328125s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 2612, reserved = 2718, peak = 3223.
OPT-1001 : Start remap optimization ...
OPT-0007 : Start: WNS 1688 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.185381s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.1%)

OPT-0007 : End flow prepack: WNS 1688 TNS 0 NUM_FEPS 0
OPT-1001 : End physical optimization;  44.274883s wall, 46.875000s user + 0.781250s system = 47.656250s CPU (107.6%)

PHY-3001 : Start packing ...
TMR-2504 : Update delay of 35810 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-4011 : Packing model "design_top_wrapper" (AL_USER_NORMAL) with 20508/31809 primitive instances ...
SYN-1032 : 34596/3836 useful/useless nets, 19652/0 useful/useless insts
PHY-3001 : End packing;  4.793674s wall, 4.609375s user + 0.000000s system = 4.609375s CPU (96.2%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : There are total 17434 instances
RUN-1001 : 336 mslices, 10481 lslices, 60 pads(hr:11 hp:49), 44 brams, 0 dsps
RUN-1001 : There are total 32403 nets
RUN-6004 WARNING: There are 27 nets with only 1 pin.
RUN-1001 : 22272 nets have 2 pins
RUN-1001 : 7744 nets have [3 - 5] pins
RUN-1001 : 1483 nets have [6 - 10] pins
RUN-1001 : 430 nets have [11 - 20] pins
RUN-1001 : 436 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112331, tnet num: 31999, tinst num: 17430, tnode num: 145732, tedge num: 169952.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.440226s wall, 14.796875s user + 0.281250s system = 15.078125s CPU (97.7%)

RUN-1004 : used memory is 2936 MB, reserved memory is 3053 MB, peak memory is 3232 MB
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
PHY-3001 : design contains 17430 instances, 10817 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_alc_mc_top/bgr[0]$u_page_ctrl/rst with 1148 pins
PHY-3001 : Huge net u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_r_channel/rd_data_fifo/wr_en with 2082 pins
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Target density is 60%
PHY-3001 : Cell area utilization is 21%
PHY-3001 : After packing: Len = 1.59433e+06, Over = 359.625
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9088/15460.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 1.89667e+06, over cnt = 1396(0%), over = 2571, worst = 10
PHY-1002 : len = 1.91693e+06, over cnt = 864(0%), over = 1315, worst = 9
PHY-1002 : len = 1.94117e+06, over cnt = 278(0%), over = 356, worst = 9
PHY-1002 : len = 1.94778e+06, over cnt = 112(0%), over = 128, worst = 4
PHY-1002 : len = 1.95018e+06, over cnt = 49(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  1.572899s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.3%)

PHY-1001 : Congestion index: top1 = 77.04, top5 = 54.16, top10 = 41.83, top15 = 34.13.
PHY-3001 : End congestion estimation;  2.389289s wall, 2.343750s user + 0.015625s system = 2.359375s CPU (98.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112331, tnet num: 31999, tinst num: 17430, tnode num: 145732, tedge num: 169952.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.378078s wall, 15.031250s user + 0.140625s system = 15.171875s CPU (98.7%)

RUN-1004 : used memory is 3006 MB, reserved memory is 3129 MB, peak memory is 3279 MB
TMR-2504 : Update delay of 31999 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  17.808488s wall, 17.359375s user + 0.140625s system = 17.500000s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41337e-06
PHY-3002 : Step(262): len = 1.53137e+06, overlap = 359.25
PHY-3002 : Step(263): len = 1.52545e+06, overlap = 363.75
PHY-3002 : Step(264): len = 1.51084e+06, overlap = 363.625
PHY-3002 : Step(265): len = 1.50793e+06, overlap = 358.5
PHY-3002 : Step(266): len = 1.50437e+06, overlap = 353.875
PHY-3002 : Step(267): len = 1.50482e+06, overlap = 353.375
PHY-3002 : Step(268): len = 1.50526e+06, overlap = 357.125
PHY-3002 : Step(269): len = 1.50697e+06, overlap = 356.125
PHY-3002 : Step(270): len = 1.50985e+06, overlap = 350.625
PHY-3002 : Step(271): len = 1.51115e+06, overlap = 344
PHY-3002 : Step(272): len = 1.51157e+06, overlap = 341.75
PHY-3002 : Step(273): len = 1.50797e+06, overlap = 333.5
PHY-3002 : Step(274): len = 1.50797e+06, overlap = 333.5
PHY-3002 : Step(275): len = 1.50563e+06, overlap = 334.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82674e-06
PHY-3002 : Step(276): len = 1.51401e+06, overlap = 324
PHY-3002 : Step(277): len = 1.51819e+06, overlap = 319.75
PHY-3002 : Step(278): len = 1.53138e+06, overlap = 312.75
PHY-3002 : Step(279): len = 1.5378e+06, overlap = 314.25
PHY-3002 : Step(280): len = 1.5491e+06, overlap = 306.625
PHY-3002 : Step(281): len = 1.55667e+06, overlap = 303.375
PHY-3002 : Step(282): len = 1.5603e+06, overlap = 298.625
PHY-3002 : Step(283): len = 1.56195e+06, overlap = 286.125
PHY-3002 : Step(284): len = 1.55968e+06, overlap = 279.625
PHY-3002 : Step(285): len = 1.55895e+06, overlap = 279.25
PHY-3002 : Step(286): len = 1.55815e+06, overlap = 274.75
PHY-3002 : Step(287): len = 1.55504e+06, overlap = 270.875
PHY-3002 : Step(288): len = 1.55354e+06, overlap = 276.75
PHY-3002 : Step(289): len = 1.55354e+06, overlap = 276.75
PHY-3002 : Step(290): len = 1.55237e+06, overlap = 277.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.62346e-06
PHY-3002 : Step(291): len = 1.56543e+06, overlap = 273.125
PHY-3002 : Step(292): len = 1.57002e+06, overlap = 270.625
PHY-3002 : Step(293): len = 1.57665e+06, overlap = 268.625
PHY-3002 : Step(294): len = 1.58173e+06, overlap = 264.375
PHY-3002 : Step(295): len = 1.58529e+06, overlap = 260.625
PHY-3002 : Step(296): len = 1.58322e+06, overlap = 251.25
PHY-3002 : Step(297): len = 1.58306e+06, overlap = 247.75
PHY-3002 : Step(298): len = 1.58047e+06, overlap = 233.5
PHY-3002 : Step(299): len = 1.58114e+06, overlap = 223.625
PHY-3002 : Step(300): len = 1.58316e+06, overlap = 222
PHY-3002 : Step(301): len = 1.58662e+06, overlap = 226.875
PHY-3002 : Step(302): len = 1.58837e+06, overlap = 221.625
PHY-3002 : Step(303): len = 1.58837e+06, overlap = 221.625
PHY-3002 : Step(304): len = 1.58699e+06, overlap = 219.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.92386e-05
PHY-3002 : Step(305): len = 1.59741e+06, overlap = 219.125
PHY-3002 : Step(306): len = 1.59993e+06, overlap = 217.375
PHY-3002 : Step(307): len = 1.60629e+06, overlap = 211.875
PHY-3002 : Step(308): len = 1.60972e+06, overlap = 207.5
PHY-3002 : Step(309): len = 1.61182e+06, overlap = 204.625
PHY-3002 : Step(310): len = 1.6127e+06, overlap = 198
PHY-3002 : Step(311): len = 1.61463e+06, overlap = 195.25
PHY-3002 : Step(312): len = 1.61625e+06, overlap = 191.875
PHY-3002 : Step(313): len = 1.61762e+06, overlap = 188.125
PHY-3002 : Step(314): len = 1.61917e+06, overlap = 187.75
PHY-3002 : Step(315): len = 1.62066e+06, overlap = 188.25
PHY-3002 : Step(316): len = 1.62169e+06, overlap = 191.375
PHY-3002 : Step(317): len = 1.62219e+06, overlap = 192.875
PHY-3002 : Step(318): len = 1.62346e+06, overlap = 189.375
PHY-3002 : Step(319): len = 1.62303e+06, overlap = 189
PHY-3002 : Step(320): len = 1.62303e+06, overlap = 189
PHY-3002 : Step(321): len = 1.62214e+06, overlap = 188.5
PHY-3001 : End global placement;  3.033131s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (73.7%)

PHY-3001 : Before Legalized: Len = 1.62214e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 33954, tot_disp.: 27100, max_disp.: 59
PHY-3001 : solverIter: 19, overflow: 0, tot_disp.: 64507, max_disp.: 59
PHY-3001 : solverIter: 10, overflow: 0, tot_disp.: 67031, max_disp.: 59
PHY-3001 : shifting: tot_disp.: 63714, max_disp.: 59
PHY-3001 : swapping: tot_disp.: 63350, max_disp.: 59
PHY-3001 : shifting: tot_disp.: 63300, max_disp.: 59
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                               Name                                                
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     N     |    8     |  x11y31z5 to x4y32z0   |       59        |        8        |  u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_video_data_assemble/S_island_guard_band_1d_syn_10  
RUN-1001 :     2    |     N     |    1     |  x69y74z2 to x69y80z5  |       51        |        6        |                  u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_bank_p_reg_syn_38                  
RUN-1001 :     3    |     N     |    1     |  x69y65z4 to x74y65z0  |       44        |        5        |                 u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_we_n_r1_reg_syn_11                  
RUN-1001 :     4    |     N     |    1     |  x69y65z6 to x74y65z7  |       41        |        5        |                u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_address_p_reg_syn_119                
RUN-1001 :     5    |     N     |    1     |   x9y19z2 to x4y19z2   |       40        |        5        |   u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_data_distribution/O_ch2_island_data_reg_syn_14    
RUN-1001 :     6    |     N     |    1     |   x9y61z3 to x4y61z3   |       40        |        5        |                  u_four_channel_viideo_splicer_move/video_move_en_dly2_reg_syn_6                  
RUN-1001 :     7    |     N     |    1     |  x69y62z2 to x74y62z2  |       40        |        5        |             u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_bank_r_reg_syn_35             
RUN-1001 :     8    |     N     |    1     |  x68y50z3 to x63y50z3  |       40        |        5        |          u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_wrdata_en_r_reg_syn_17           
RUN-1001 :     9    |     N     |    1     |   x9y28z2 to x4y28z2   |       40        |        5        |    u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/S_video_guard_valid_3d_reg_syn_4    
RUN-1001 :    10    |     N     |    1     |   x9y26z6 to x4y26z6   |       40        |        5        |      u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_assemble/S_hsync_3d_reg_syn_3      
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  0.730476s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (136.9%)

PHY-3001 : After Legalized: Len = 1.83953e+06, Over = 0
PHY-3001 : Trial Legalized: Len = 1.83953e+06
PHY-3001 : placement step: 3.
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 291/19551.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.06059e+06, over cnt = 2147(0%), over = 4115, worst = 9
PHY-1002 : len = 2.0971e+06, over cnt = 1388(0%), over = 2244, worst = 8
PHY-1002 : len = 2.11832e+06, over cnt = 776(0%), over = 1318, worst = 8
PHY-1002 : len = 2.13454e+06, over cnt = 415(0%), over = 727, worst = 8
PHY-1002 : len = 2.14301e+06, over cnt = 113(0%), over = 153, worst = 4
PHY-1001 : End global iterations;  2.236162s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (121.6%)

PHY-1001 : Congestion index: top1 = 60.40, top5 = 48.00, top10 = 40.65, top15 = 35.53.
PHY-3001 : End congestion estimation;  3.161757s wall, 3.500000s user + 0.031250s system = 3.531250s CPU (111.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2504 : Update delay of 31999 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.414437s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.20911e-05
PHY-3002 : Step(322): len = 1.71226e+06, overlap = 53.5
PHY-3002 : Step(323): len = 1.69131e+06, overlap = 76.5
PHY-3002 : Step(324): len = 1.66567e+06, overlap = 84.5
PHY-3002 : Step(325): len = 1.65512e+06, overlap = 92.125
PHY-3002 : Step(326): len = 1.645e+06, overlap = 99.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.41821e-05
PHY-3002 : Step(327): len = 1.64476e+06, overlap = 101.875
PHY-3002 : Step(328): len = 1.64311e+06, overlap = 103
PHY-3002 : Step(329): len = 1.64311e+06, overlap = 103
PHY-3002 : Step(330): len = 1.64051e+06, overlap = 103.875
PHY-3002 : Step(331): len = 1.64051e+06, overlap = 103.875
PHY-3002 : Step(332): len = 1.63935e+06, overlap = 105.25
PHY-3002 : Step(333): len = 1.63935e+06, overlap = 105.25
PHY-3002 : Step(334): len = 1.63855e+06, overlap = 105.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128364
PHY-3002 : Step(335): len = 1.64137e+06, overlap = 106.25
PHY-3002 : Step(336): len = 1.64244e+06, overlap = 106.25
PHY-3002 : Step(337): len = 1.6438e+06, overlap = 105.625
PHY-3002 : Step(338): len = 1.64157e+06, overlap = 106.125
PHY-3002 : Step(339): len = 1.64157e+06, overlap = 106.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000210522
PHY-3002 : Step(340): len = 1.64227e+06, overlap = 107
PHY-3002 : Step(341): len = 1.64227e+06, overlap = 107
PHY-3002 : Step(342): len = 1.64227e+06, overlap = 107.5
PHY-3001 : End global placement;  1.224288s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (111.0%)

PHY-3001 : Before Legalized: Len = 1.64227e+06
PHY-3001 : Legalization ...
PHY-3001 : Preprocessing: overflow: 20895, tot_disp.: 18550, max_disp.: 40
PHY-3001 : solverIter: 38, overflow: 0, tot_disp.: 47897, max_disp.: 40
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7343/19294.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.0743e+06, over cnt = 1884(0%), over = 3258, worst = 9
PHY-1002 : len = 2.10189e+06, over cnt = 1143(0%), over = 1690, worst = 9
PHY-1002 : len = 2.12702e+06, over cnt = 471(0%), over = 680, worst = 7
PHY-1002 : len = 2.1351e+06, over cnt = 216(0%), over = 303, worst = 6
PHY-1002 : len = 2.14128e+06, over cnt = 14(0%), over = 17, worst = 2
PHY-1001 : End global iterations;  1.821372s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (99.5%)

PHY-1001 : Congestion index: top1 = 59.76, top5 = 47.97, top10 = 40.77, top15 = 35.59.
PHY-3001 : End congestion estimation;  2.748457s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (96.6%)

PHY-3001 : solverIter: 67, overflow: 0, tot_disp.: 46035, max_disp.: 40
PHY-3001 : shifting: tot_disp.: 45807, max_disp.: 40
PHY-3001 : shifting: tot_disp.: 45807, max_disp.: 40
RUN-1001 : Legalization top10 inst displacement:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |  Bounded  |  Height  |        Location        |  Disp. (slots)  |  Disp. (grids)  |                                                  Name                                                   
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |     Y     |    1     |  x69y52z0 to x74y52z0  |       40        |        5        |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/dfi_bank_temp_reg_syn_22_syn_2            
RUN-1001 :     2    |     N     |    1     |   x8y23z1 to x4y23z1   |       32        |        4        |  u_hdmi_tx/u_hdmi_tx_controller_wrapper/u0_hdmi_tmds_encode/S_video_data_guard_band_code_3d_reg_syn_15  
RUN-1001 :     3    |     N     |    1     |  x69y77z3 to x69y81z0  |       29        |        4        |                     u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_bank_p_reg_syn_38                     
RUN-1001 :     4    |     N     |    8     |  x70y33z3 to x72y35z0  |       29        |        4        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_50        
RUN-1001 :     5    |     N     |    1     |  x71y69z4 to x74y69z3  |       25        |        3        |                   u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_address_p_reg_syn_113                   
RUN-1001 :     6    |     N     |    1     |  x11y23z6 to x14y23z5  |       25        |        3        |         u_hdmi_tx/u_hdmi_tx_controller_wrapper/u_hdmi_island_data_assemble/S_vsync_3d_reg_syn_4         
RUN-1001 :     7    |     N     |    1     |  x71y65z6 to x74y65z5  |       25        |        3        |                   u_uifdma_axi_ddr/u_ddr_phy/u_dfi_retiming/dfi_address_p_reg_syn_119                   
RUN-1001 :     8    |     N     |    8     |  x69y33z7 to x72y34z0  |       25        |        4        |       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/ramread0_syn_90        
RUN-1001 :     9    |     N     |    1     |  x33y70z5 to x36y70z5  |       24        |        3        |          u_uifdma_axi_ddr/u_ddr_phy/u_axi_bridge/axi_w_channel/mc_app_wdf_data_reg_reg_syn_490          
RUN-1001 :    10    |     N     |    1     |   x7y61z1 to x4y61z1   |       24        |        3        |                     u_four_channel_viideo_splicer_move/video_move_en_dly2_reg_syn_6                     
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-3001 : End legalization;  4.145621s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (106.3%)

PHY-3001 : After Legalized: Len = 1.80514e+06, Over = 0
PHY-3001 : Legalized: Len = 1.80514e+06, Over = 0
PHY-3001 : Design contains 160 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 6, movable_cnt: 20
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 1571 overflows spread with total dist 18430 and max dist 54.
PHY-3001 : Iter 2: 2 overflows spread with total dist 54 and max dist 32.
PHY-3001 : total displace: 178831, max displace: 67.
PHY-3001 : End spreading;  0.985006s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (93.6%)

PHY-3001 : Final: Len = 1.83495e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10659/19442.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.11954e+06, over cnt = 1538(0%), over = 2409, worst = 8
PHY-1002 : len = 2.13798e+06, over cnt = 972(0%), over = 1307, worst = 8
PHY-1002 : len = 2.15346e+06, over cnt = 432(0%), over = 579, worst = 8
PHY-1002 : len = 2.16378e+06, over cnt = 83(0%), over = 101, worst = 3
PHY-1002 : len = 2.16579e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.705220s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 60.13, top5 = 47.58, top10 = 40.69, top15 = 35.82.
PHY-1001 : End incremental global routing;  2.632903s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (92.6%)

OPT-1001 : Update timing in global mode
TMR-2504 : Update delay of 31999 nets completely.
TMR-2502 : Annotated delay with mode Global Routing.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.732511s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (96.1%)

OPT-1001 : Start: WNS -2123 TNS -527480 NUM_FEPS 623
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11180 has valid locations, 21 needs to be replaced
PHY-3001 : design contains 17448 instances, 10835 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.84457e+06
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Run with size of 3
PHY-3001 : Target density is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 19437/19457.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.17373e+06, over cnt = 183(0%), over = 183, worst = 1
PHY-1002 : len = 2.17373e+06, over cnt = 183(0%), over = 183, worst = 1
PHY-1002 : len = 2.17373e+06, over cnt = 183(0%), over = 183, worst = 1
PHY-1002 : len = 2.17373e+06, over cnt = 183(0%), over = 183, worst = 1
PHY-1001 : End global iterations;  0.779227s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 60.16, top5 = 47.63, top10 = 40.75, top15 = 35.87.
PHY-3001 : End congestion estimation;  1.556712s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (86.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112425, tnet num: 32020, tinst num: 17448, tnode num: 145869, tedge num: 170102.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.982930s wall, 15.078125s user + 0.140625s system = 15.218750s CPU (95.2%)

RUN-1004 : used memory is 3050 MB, reserved memory is 3171 MB, peak memory is 3311 MB
TMR-2504 : Update delay of 32020 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  18.560524s wall, 17.531250s user + 0.140625s system = 17.671875s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.3652e-05
PHY-3002 : Step(343): len = 1.84399e+06, overlap = 0.125
PHY-3002 : Step(344): len = 1.84341e+06, overlap = 0
PHY-3001 : End global placement;  0.088585s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (52.9%)

PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032786s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.3%)

PHY-3001 : Legalized: Len = 1.84345e+06, Over = 0
PHY-3001 : Design contains 164 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 6, movable_cnt: 20
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 21 overflows spread with total dist 252 and max dist 46.
PHY-3001 : total displace: 175507, max displace: 49.
PHY-3001 : End spreading;  0.532464s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (85.1%)

PHY-3001 : Final: Len = 1.8436e+06, Over = 0
PHY-3001 : End incremental placement;  21.371651s wall, 19.968750s user + 0.140625s system = 20.109375s CPU (94.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
RUN-1001 : HFN opt statistic
RUN-1001 : ------------------------------------------------------
RUN-1001 :   DriverCell type  |  HFN count  |  Duplicated count  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       LSLICE       |      3      |         18         
RUN-1001 :       MSLICE       |      0      |         0          
RUN-1001 :        TOTAL       |      3      |         18         
RUN-1001 : ------------------------------------------------------
OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 32020 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.456350s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (94.1%)

OPT-1001 : Start merging over-dups
OPT-1001 : Start: WNS 1755 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11201 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 17448 instances, 10835 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : End incremental placement; No cells to be placed.
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-3001 : Initial placement ...
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_1$ph1_ddr_4lanes, location = x81y40z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk3, location = x81y59z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk2, location = x81y59z0.
PHY-1001 : Processing 8 clock pins of DDR instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/ddr_phy_4lanes_2$ph1_ddr_4lanes, location = x81y0z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk5, location = x81y19z1.
PHY-1001 :   Placed ioclk instance u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_ioclk4, location = x81y19z0.
PHY-1001 : eco gclk cells: 6 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11201 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 17448 instances, 10835 slices, 389 macros(2788 instances: 336 mslices 2130 lslices)
PHY-3001 : dsp, ram design utilization: [0.000000, 0.000000]
PHY-3001 : Target density is 60%
PHY-3001 : Found 574 cells with 2 region constraints.
PHY-3001 : Set Occupied for Eco: 0 slots, total 0
PHY-3001 : Target density is 60%
PHY-3001 : Initial: Len = 1.84311e+06, Over = 0
PHY-3001 : Design contains 164 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Iter: 1, total overflow: 0
PHY-3001 : tot_capacity: 24, usage_cnt: 6, movable_cnt: 20
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : total displace: 175389, max displace: 23.
PHY-3001 : End spreading;  0.527569s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (91.8%)

PHY-3001 : Final: Len = 1.84311e+06, Over = 0
PHY-3001 : End incremental legalization;  1.104223s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (92.0%)

PHY-1001 : Populate physical database on model design_top_wrapper.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End merging over-dups. Total 6 instances are merged,  5.170833s wall, 4.875000s user + 0.015625s system = 4.890625s CPU (94.6%)

OPT-1001 : End high-fanout net optimization;  32.638450s wall, 30.515625s user + 0.187500s system = 30.703125s CPU (94.1%)

OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 112338, tnet num: 32014, tinst num: 17431, tnode num: 145730, tedge num: 169967.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.979727s wall, 15.171875s user + 0.046875s system = 15.218750s CPU (95.2%)

RUN-1004 : used memory is 3060 MB, reserved memory is 3191 MB, peak memory is 3316 MB
TMR-2504 : Update delay of 32014 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  18.501735s wall, 17.421875s user + 0.046875s system = 17.468750s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 3061, reserved = 3191, peak = 3316.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 19418/19441.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.17035e+06, over cnt = 140(0%), over = 142, worst = 2
PHY-1002 : len = 2.17035e+06, over cnt = 140(0%), over = 142, worst = 2
PHY-1002 : len = 2.17035e+06, over cnt = 140(0%), over = 142, worst = 2
PHY-1002 : len = 2.17035e+06, over cnt = 140(0%), over = 142, worst = 2
PHY-1001 : End global iterations;  0.770599s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (68.9%)

PHY-1001 : Congestion index: top1 = 60.10, top5 = 47.63, top10 = 40.73, top15 = 35.83.
OPT-1001 : End congestion update;  1.685387s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (83.4%)

OPT-0007 : Start: WNS 1755 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1847 TNS 0 NUM_FEPS 0 with 43 cells processed and 5096 slack improved
OPT-0007 : Iter 2: improved WNS 1861 TNS 0 NUM_FEPS 0 with 12 cells processed and 1325 slack improved
OPT-0007 : Iter 3: improved WNS 1861 TNS 0 NUM_FEPS 0 with 2 cells processed and 328 slack improved
OPT-1001 : Overall commit ratio 0.80
OPT-1001 : End path based optimization;  2.734420s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (82.9%)

OPT-1001 : Current memory(MB): used = 3061, reserved = 3191, peak = 3316.
OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 1861 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 980 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.472365s wall, 2.234375s user + 0.000000s system = 2.234375s CPU (90.4%)

OPT-1001 : Successfully optimized 272 instances
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  2.456873s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (96.0%)

OPT-1001 : End pin optimization;  6.507578s wall, 6.187500s user + 0.000000s system = 6.187500s CPU (95.1%)

OPT-1001 : Current memory(MB): used = 3062, reserved = 3192, peak = 3316.
OPT-1001 : Start beeline optimization...
OPT-1001 : Start: WNS 1861 TNS 0 NUM_FEPS 0
PHY-1001 : Beeline DP, 1025 out of 3499 (29.29)%; hop = 1539.
PHY-1001 : Beeline DP, 358 out of 2491 (14.37)%; hop = 543.
PHY-1001 : Beeline DP, 206 out of 2335 (8.82)%; hop = 319.
PHY-1001 : Beeline DP, 162 out of 2257 (7.18)%; hop = 247.
PHY-1001 : Beeline DP, 152 out of 2281 (6.66)%; hop = 237.
PHY-1001 : Beeline optimization intraPLB, 1322 1-hop(38.91%), 1296 2-hop(38.14%), 267 3-hop( 7.86%), 513 others (15.10%)
PHY-1001 :  4.483606s wall, 4.109375s user + 0.000000s system = 4.109375s CPU (91.7%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 1577, 2-hop 2992, 3-hop 1800, 4-hop 610, other 1639 
OPT-1001 : End beeline optimization;  5.486500s wall, 5.109375s user + 0.000000s system = 5.109375s CPU (93.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2504 : Update delay of 32014 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.458502s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (98.5%)

OPT-0007 : End flow postpack: WNS 1855 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 15399/18265.
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.16795e+06, over cnt = 708(0%), over = 948, worst = 5
PHY-1002 : len = 2.16795e+06, over cnt = 708(0%), over = 948, worst = 5
PHY-1002 : len = 2.16795e+06, over cnt = 708(0%), over = 948, worst = 5
PHY-1002 : len = 2.16795e+06, over cnt = 708(0%), over = 948, worst = 5
PHY-1001 : End global iterations;  0.872158s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (80.6%)

PHY-1001 : Congestion index: top1 = 60.35, top5 = 47.49, top10 = 40.41, top15 = 35.51.
RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1855 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.839695
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1855ps with logic level 1 
RUN-1001 :       #2 path slack 1855ps with logic level 1 
RUN-1001 :       #3 path slack 1863ps with logic level 1 
RUN-1001 :       #4 path slack 1863ps with logic level 1 
RUN-1001 :       #5 path slack 1863ps with logic level 1 
RUN-1001 :       #6 path slack 1863ps with logic level 1 
RUN-1001 :       #7 path slack 1864ps with logic level 1 
RUN-1001 :       #8 path slack 1864ps with logic level 1 
RUN-1001 :       #9 path slack 1864ps with logic level 1 
RUN-1001 :       #10 path slack 1864ps with logic level 1 
OPT-1001 : End physical optimization;  70.954163s wall, 66.296875s user + 0.234375s system = 66.531250s CPU (93.8%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : -------------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : -------------------------------------
RUN-1001 :   No   |  No   |  No   |     32      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    8005     
RUN-1001 :   Yes  |  No   |  Yes  |    4306     
RUN-1001 :   Yes  |  Yes  |  No   |    1399     
RUN-1001 : -------------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : -----------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : -----------------------------
RUN-0007 :    6    |  338  |     93     
RUN-0007 : -----------------------------
RUN-0007 : Control Set = 497
PHY-3001 : Total gp iteration time:   13.812489s wall, 18.218750s user + 0.203125s system = 18.421875s CPU (133.4%)

PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1002 : start command "report_qor -step place -file place.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100006, tnet num: 25848, tinst num: 11269, tnode num: 133398, tedge num: 160379.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.448101s wall, 14.859375s user + 0.203125s system = 15.062500s CPU (91.6%)

RUN-1004 : used memory is 2928 MB, reserved memory is 3066 MB, peak memory is 3316 MB
RUN-1001 : Generating global routing grids ...
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |         1855                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     FMAX                  |  1233.046MHz                |
|     WNS path clock period |       2666ps                |
|     Hold WNS              |         -149                |
|     Hold TNS              |       -10642                |
|     Num of violated H-EP  |          168                |
-----------------------------------------------------------
| Wire length               |      2454289                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        10818                |
|     slices percentage     |       16.82%                |
|     #RAMs                 |           44                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
| Congestion                |                             |
|     Top 1% tile util      |           54                |
|     Top 1% tile avg util  |       59.53%                |
|     Over 100% util #tile  |            0                |
-----------------------------------------------------------
Report place stage QoR done.

RUN-1003 : finish command "report_qor -step place -file place.qor" in  21.829411s wall, 19.609375s user + 0.203125s system = 19.812500s CPU (90.8%)

RUN-1004 : used memory is 2946 MB, reserved memory is 3072 MB, peak memory is 3316 MB
RUN-1002 : start command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100006, tnet num: 25848, tinst num: 11269, tnode num: 133398, tedge num: 160379.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.696745s wall, 15.484375s user + 0.000000s system = 15.484375s CPU (92.7%)

RUN-1004 : used memory is 2968 MB, reserved memory is 3098 MB, peak memory is 3316 MB
TMR-2504 : Update delay of 25848 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS 1855 TNS 0 NUM_FEPS 0
RUN-1001 : Critial Path Info
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Path  |  Slack  |  ClockSkew  |  ClockPeriod  |  LogicLevel(AvgPerLevelDelay)  |  PathDelay  |  Logic_Delay Percent%  |  Largest CellDelay  |  Largest NetDelay  |   Startcell    |    Endcell     |  Key_Net Num  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  1855   |      0      |     2666      |            1 (4521)            |     224     |           0            |          0          |        224         |  SLICE [2,16]  |  SLICE [2,18]  |       1       
RUN-1001 :    2    |  1855   |      0      |     2666      |            1 (4521)            |     224     |           0            |          0          |        224         |  SLICE [2,16]  |  SLICE [2,18]  |       1       
RUN-1001 :    3    |  1863   |      0      |     2666      |            1 (4529)            |     216     |           0            |          0          |        216         |  SLICE [2,16]  |  SLICE [1,16]  |       1       
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TMR-2504 : Update delay of 25848 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 : Chip size (1312, 2560) with 160 row and 82 column
RUN-1001 : Key Net Info
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   #Fanout  |  Slack  |  Delay  |  DRLen(#global_seg/#local_seg)  |  ManhattanLen  |      Bbox       |  DriverMovable  |  LoadMovable  |                              Net                              
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     18     |  1855   |   224   |             0 (0/0)             |       2        |  [1,15] [2,18]  |       yes       |      yes      |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/S_load_en_2d  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-0008 : Extended Paths Information
RUN-0008 : -----------------------------------------------------------------------------------------------------
RUN-0008 :   Characteristics   |  WorstPath to SP         |  Current Path            |  WorstPath from EP
RUN-0008 : -----------------------------------------------------------------------------------------------------
RUN-0008 :   REQUIREMENT       |  2.666                   |  2.666                   |  2.666
RUN-0008 :   PATH_DELAY        |  0.452                   |  0.743                   |  0.669
RUN-0008 :   LOGIC_DELAY       |  0.316(69%)              |  0.519(69%)              |  0.316(47%)
RUN-0008 :   NET_DELAY         |  0.136(31%)              |  0.224(31%)              |  0.353(53%)
RUN-0008 :   CLOCK_SKEW        |  0.000                   |  0.000                   |  0.000
RUN-0008 :   SLACK             |  2.146                   |  1.855                   |  1.929
RUN-0008 :   MAX_FANOUT        |  1                       |  18                      |  1
RUN-0008 :   LOGIC_LEVEL       |  0                       |  1                       |  0
RUN-0008 :   LOGIC_PATH        |                          |  LUT3                    |  
RUN-0008 :   STARTPOINT_CLOCK  |  u_pll/pll_inst.clkc[1]  |  u_pll/pll_inst.clkc[1]  |  u_pll/pll_inst.clkc[1]
RUN-0008 :   ENDPOINT_CLOCK    |  u_pll/pll_inst.clkc[1]  |  u_pll/pll_inst.clkc[1]  |  u_pll/pll_inst.clkc[1]
RUN-0008 :   STARTPOINT_PIN    |  .oqb                    |  .oqa                    |  .oqb
RUN-0008 :   ENDPOINT_PIN      |  .ima                    |  LUT3.ia                 |  .ima
RUN-0008 : -----------------------------------------------------------------------------------------------------
RUN-1003 : finish command "report_analysis manhattan -timing -slack_threshold 2000 -max_path_num 3 -extend_path" in  21.471072s wall, 19.734375s user + 0.000000s system = 19.734375s CPU (91.9%)

RUN-1004 : used memory is 2969 MB, reserved memory is 3099 MB, peak memory is 3316 MB
RUN-1001 : Restore to logic level mode: 1
OPT-1001 : QoR tracer report on placement steps:
     WNS [   incr ]     TNS [   incr ]    FEPS [   incr ]      CELL [     incr ]        WL [     incr ]    CONG [   incr ]    PDES [   incr ]   RT(s) [   incr ]   MEM(mb) [     incr ]
       0 [      0 ]       0 [      0 ]       0 [      0 ]     23688 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1765 [        0 ] : preplace:simplify_lut
       0 [      0 ]       0 [      0 ]       0 [      0 ]     23688 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1765 [        0 ] : preplace:sweep
       0 [      0 ]       0 [      0 ]       0 [      0 ]     23688 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1765 [        0 ] : preplace:lut_merge
       0 [      0 ]       0 [      0 ]       0 [      0 ]     23688 [        0 ]         0 [        0 ]    0.00 [   0.00 ]       0 [      0 ]       0 [      0 ]      1765 [        0 ] : preplace:hfn_opt
    1675 [   1675 ]       0 [      0 ]       0 [      0 ]     29857 [     6169 ]   1476927 [  1476927 ]  109.60 [ 109.60 ]       0 [      0 ]      43 [     43 ]      2984 [     1219 ] : init_place
    1679 [      4 ]       0 [      0 ]       0 [      0 ]     30127 [      270 ]   1493801 [    16874 ]   90.18 [ -19.43 ]       0 [      0 ]      81 [     38 ]      3223 [      239 ] : prepack:hfn_opt
    1688 [      9 ]       0 [      0 ]       0 [      0 ]     30127 [        0 ]   1502468 [     8667 ]   76.28 [ -13.89 ]       0 [      0 ]      87 [      6 ]      3223 [        0 ] : prepack:global_opt
    1688 [      0 ]       0 [      0 ]       0 [      0 ]     30127 [        0 ]   1502468 [        0 ]   76.28 [   0.00 ]       0 [      0 ]      87 [      0 ]      3223 [        0 ] : prepack:remap_opt
    1761 [     73 ]       0 [      0 ]       0 [      0 ]     17434 [   -12693 ]   1590132 [    87664 ]   76.28 [   0.00 ]       0 [      0 ]     110 [     23 ]      3232 [        9 ] : pack
    1682 [    -79 ]       0 [      0 ]       0 [      0 ]     17434 [        0 ]   1800943 [   210811 ]   59.25 [ -17.03 ]       0 [      0 ]     146 [     36 ]      3279 [       47 ] : post_pack_place
    1755 [     73 ]       0 [      0 ]       0 [      0 ]     17434 [        0 ]   1830751 [    29808 ]   59.25 [   0.00 ]       0 [      0 ]     149 [      3 ]      3279 [        0 ] : post_pack_spreading
    1755 [      0 ]       0 [      0 ]       0 [      0 ]     17435 [        1 ]   1838513 [     7762 ]   59.66 [   0.41 ]       0 [      0 ]     200 [     51 ]      3316 [       37 ] : postpack:hfn_opt
    1861 [    106 ]       0 [      0 ]       0 [      0 ]     17435 [        0 ]   1844867 [     6354 ]   59.60 [  -0.06 ]       0 [      0 ]     203 [      3 ]      3316 [        0 ] : postpack:path_opt
    1861 [      0 ]       0 [      0 ]       0 [      0 ]     17435 [        0 ]   1844867 [        0 ]   59.60 [   0.00 ]       0 [      0 ]     210 [      7 ]      3316 [        0 ] : postpack:pin_opt
    1855 [     -6 ]       0 [      0 ]       0 [      0 ]     17435 [        0 ]   1859417 [    14550 ]   59.60 [   0.00 ]       0 [      0 ]     218 [      8 ]      3316 [        0 ] : postpack:beeline_opt

RUN-1003 : finish command "place" in  264.127136s wall, 255.328125s user + 3.125000s system = 258.453125s CPU (97.9%)

RUN-1004 : used memory is 2969 MB, reserved memory is 3099 MB, peak memory is 3316 MB
RUN-1002 : start command "update_timing -mode manhattan"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100006, tnet num: 25848, tinst num: 11269, tnode num: 133398, tedge num: 160379.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.049939s wall, 14.968750s user + 0.062500s system = 15.031250s CPU (93.7%)

RUN-1004 : used memory is 2988 MB, reserved memory is 3120 MB, peak memory is 3316 MB
TMR-2504 : Update delay of 25848 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode manhattan" in  18.328506s wall, 17.171875s user + 0.062500s system = 17.234375s CPU (94.0%)

RUN-1004 : used memory is 2988 MB, reserved memory is 3120 MB, peak memory is 3316 MB
RUN-1002 : start command "report_timing_summary -file fpga_prj_place.timing"
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 6135.
SYN-4035 : The count of slices with lut+ripple is 752.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    7223   out of  64320   11.23%
#reg                    13707
  #slice reg            13703   out of 128640   10.65%
  #pad reg                  4

Utilization Statistics
#slice                  10818   out of  64320   16.82%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic           10482
    #with luts           6135
    #with adder           752
    #reg only            3595
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      44   out of    272   16.18%
  #eram20k                 44
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |6135      |752     |13707   |44      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_viideo_splicer_move               |four_channel_viideo_splicer_move        |972       |120     |1806    |32      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |15        |12      |29      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |4         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |6         |0       |18      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |7         |0       |20      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufr_interconnect                         |uidbufr_interconnect                    |76        |0       |547     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |46        |0       |50      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc_video_move                             |uivtc_video_move                        |121       |108     |99      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |154       |0       |246     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |1         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |48        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |10        |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |29      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf                                  |150       |0       |239     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |49        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |52        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf                                  |158       |0       |238     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |50        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |17        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |56        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |17        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf                                  |179       |0       |273     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |43        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |10        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |63        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |389       |28      |874     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |19        |0       |47      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |5         |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |5         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |2         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |364       |28      |788     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |68        |0       |144     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |56        |0       |89      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |108     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |1         |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |80        |0       |181     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |50        |0       |103     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |7         |0       |13      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |11      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |4         |0       |35      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |27        |28      |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |25        |0       |55      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |23        |0       |53      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_uart_trans                                     |uart_trans                              |59        |12      |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_command_parsing                              |command_parsing                         |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uart_tx_u                                      |uiuart_tx                               |23        |0       |25      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uiuart_rx_u                                    |uiuart_rx                               |31        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_uifdma_axi_ddr                                 |uifdma_axi_ddr                          |4566      |563     |10780   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|    u_ddr_phy                                      |ddr_ip                                  |4291      |459     |10588   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|      u_alc_mc_top                                 |alc_mc_top                              |1330      |10      |2240    |0       |0       |160      |0           |0       |0       |0       |0        |0       |0       |
|        bgr[0]$u_page_ctrl                         |alc_page_ctrl                           |245       |0       |404     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[1]$u_page_ctrl                         |alc_page_ctrl                           |195       |0       |341     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[2]$u_page_ctrl                         |alc_page_ctrl                           |167       |0       |332     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[3]$u_page_ctrl                         |alc_page_ctrl                           |210       |0       |344     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_act_timer                                |alc_act_timer                           |7         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_act_check                              |alc_act_check                           |7         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_act                                  |alc_arb_act                             |7         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_cas                                  |alc_arb_cas                             |20        |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_mux_pre                              |alc_arb_mux_pre                         |78        |0       |85      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_arb_pre                                |alc_arb_pre                             |19        |0       |9       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_rd_wr                                |alc_arb_rd_wr                           |75        |0       |95      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_wtr_check                              |alc_wtr_check                           |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_axi_rx                                   |alc_axi_rx_full                         |22        |0       |59      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_cmd_scheduler                            |alc_cmd_scheduler                       |14        |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_rd_data                                  |alc_rd_data                             |109       |0       |198     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyA       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyC       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          rd_buffer_ram[0]$u_rd_data_buf           |alc_ram32_x8                            |0         |0       |0       |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|        u_ref_ctrl                                 |alc_ref_ctrl                            |33        |10      |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_wr_data                                  |alc_wr_data                             |145       |0       |316     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram0                               |alc_ram16_x4                            |0         |0       |4       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram1                               |alc_ram16_x4                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          wr_buffer_ram[0]$u_data_ram              |alc_ram16_x8                            |0         |0       |128     |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|      u_axi_bridge                                 |alc_axi_bridge_top                      |1404      |0       |4607    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|        axi_ar_channel                             |alc_axi_ar_channel                      |24        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          ar_cmd_fsm                               |alc_axi_ar_fsm                          |1         |0       |1       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db fpga_prj_place.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_place.db" in  1.282193s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (104.8%)

RUN-1004 : used memory is 2989 MB, reserved memory is 3121 MB, peak memory is 3316 MB
RUN-1002 : start command "commit_param -step route"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :       effort      |   normal   |      normal      |        
RUN-1001 :      fix_hold     |    off     |       off        |        
RUN-1001 :   post_route_opt  |    auto    |       auto       |        
RUN-1001 :       timing      |   normal   |      normal      |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/D/software/TD6.2/license/Anlogic.lic
PHY-1001 : Reconnected 53 VDD pins with routing demanding
PHY-1001 : Populate physical database on model design_top_wrapper.
RUN-1001 : Dedicate pll clock connection statistics:
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                               Leading Clock                               |                                   Special Sink                                    
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.fbclk  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------
RUN-1001 :   Index  |                     Leading Clock                      |      Special Sink      
RUN-1001 : -------------------------------------------------------------------------------------------
RUN-1001 :     1    |  u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk  |  u_pll/pll_inst.fbclk  
RUN-1001 : -------------------------------------------------------------------------------------------
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg;
PHY-1001 : u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12;
PHY-1001 : I_sys_clk_syn_3;
PHY-1001 : u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1;
PHY-1001 : Internal bound Intnl_0_0_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_40_39_40 is being created.
PHY-1001 : Internal bound Intnl_0_80_39_40 is being created.
PHY-1001 : Internal bound Intnl_39_80_33_40 is being created.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 3 out of 12
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |  (infered sclk)   |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           511            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2     |           387            
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |  (infered sclk)   |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3  |            29            
RUN-1001 : -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 4 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      |           732            
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  |           580            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |           732            
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           340            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           1041           
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |  (infered sclk)   |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                      |            57            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 4 out of 12
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2714           
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  |            64            
RUN-1001 :    3    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |  (infered sclk)   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                |            19            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |   (user sclk)     |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2714           
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk1                            |            75            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk2  |            54            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |  (infered sclk)   |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                      |            17            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Leading Clock                                |       Type        |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  (infered sclk)   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           1195           
RUN-1001 :    2    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |  (infered sclk)   |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            16            
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model design_top_wrapper.
PHY-1001 : Route runs in 32 thread(s)
RUN-1001 : There are total 11797 instances
RUN-1001 : 336 mslices, 10482 lslices, 60 pads(hr:11 hp:49), 44 brams, 0 dsps
RUN-1001 : There are total 26812 nets
RUN-6002 WARNING: There are 18 undriven nets.
RUN-6003 WARNING: There are 18 nets without any pin.
RUN-6004 WARNING: There are 22 nets with only 1 pin.
RUN-1001 : 16252 nets have 2 pins
RUN-1001 : 7867 nets have [3 - 5] pins
RUN-1001 : 1611 nets have [6 - 10] pins
RUN-1001 : 573 nets have [11 - 20] pins
RUN-1001 : 450 nets have [21 - 99] pins
RUN-1001 : 19 nets have 100+ pins
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  16.995310s wall, 15.421875s user + 0.109375s system = 15.531250s CPU (91.4%)

RUN-1004 : used memory is 3035 MB, reserved memory is 3169 MB, peak memory is 3316 MB
PHY-1001 : 336 mslices, 10482 lslices, 60 pads(hr:11 hp:49), 44 brams, 0 dsps
TMR-2504 : Update delay of 25865 nets completely.
TMR-2502 : Annotated delay with mode Placed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 32 thread ...
PHY-1002 : len = 2.06557e+06, over cnt = 1933(0%), over = 3825, worst = 9
PHY-1002 : len = 2.09941e+06, over cnt = 1215(0%), over = 2036, worst = 8
PHY-1002 : len = 2.12766e+06, over cnt = 416(0%), over = 670, worst = 8
PHY-1002 : len = 2.13562e+06, over cnt = 191(0%), over = 270, worst = 6
PHY-1002 : len = 2.1404e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 2.14062e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.293922s wall, 2.890625s user + 0.015625s system = 2.906250s CPU (126.7%)

PHY-1001 : Congestion index: top1 = 58.92, top5 = 46.40, top10 = 39.46, top15 = 34.67.
PHY-1001 : End global routing;  3.252784s wall, 3.750000s user + 0.015625s system = 3.765625s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 3042, reserved = 3173, peak = 3316.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : End build routing graph; 8.412510s wall, 65.437500s user + 0.140625s system = 65.578125s CPU (779.5%)

PHY-1001 : Generate nets ...
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u0/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_rfifo/rd_to_wr_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[2] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u1/u_wfifo/wr_to_rd_cross_inst/sync_r1[0] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1] with 1 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/sync_r1[2] with 0 non-virtual pins; routing is skipped.
PHY-1032 : Net u_four_channel_viideo_splicer_move/uidbuf_u2/u_rfifo/rd_to_wr_cross_inst/sync_r1[1] with 0 non-virtual pins; routing is skipped.
PHY-1032 Similar messages will be suppressed.
RUN-1001 : Generate nets statistics:
RUN-1001 : ------------------------------
RUN-1001 :         Type        |  Nets   
RUN-1001 : ------------------------------
RUN-1001 :        Route        |  21563  
RUN-1001 :      DontRoute      |  5249   
RUN-1001 :      RouteSinks     |  71278  
RUN-1001 :   RouteEntitySinks  |    0    
RUN-1001 :       Lut2Dff       |    0    
RUN-1001 :       Ram2Dff       |    0    
RUN-1001 :      Carry2Dff      |    0    
RUN-1001 : ------------------------------
RUN-1001 : DR clock net summary:
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Net Idx  |                                           Net Name                                            |  Clock Type  
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 :      1     |                                        I_sys_clk_dup_1                                        |    Normal    
RUN-1001 :      2     |                                        I_sys_clk_syn_3                                        |    Normal    
RUN-1001 :      3     |                     u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk                      |    Normal    
RUN-1001 :      4     |                  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  |    Normal    
RUN-1001 :      5     |               u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1               |    Normal    
RUN-1001 :      6     |                                        u_pll/clk0_buf                                         |    Normal    
RUN-1001 :      7     |                 u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                 |    Normal    
RUN-1001 :      8     |             u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12              |    Normal    
RUN-1001 :      9     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1                |    Normal    
RUN-1001 :     10     |                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2                |    Normal    
RUN-1001 :     11     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg            |    Normal    
RUN-1001 :     12     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int            |    Normal    
RUN-1001 :     13     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk             |    Normal    
RUN-1001 :     14     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk             |    Normal    
RUN-1001 :     15     |           u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf           |    Normal    
RUN-1001 :     16     |            u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/refclk            |    Normal    
RUN-1001 :     17     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[0]  |    Normal    
RUN-1001 :     18     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_1[1]  |    Normal    
RUN-1001 :     19     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[0]  |    Normal    
RUN-1001 :     20     |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_ddrphy_standard/u_ddrphy/D_ioclk_2[1]  |    Normal    
RUN-1001 : --------------------------------------------------------------------------------------------------------------------------
RUN-1001 : DR clock buffer summary:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Idx  |                                                     Name                                                     
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       
RUN-1001 :    2   |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       
RUN-1001 :    3   |                               u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                                
RUN-1001 :    4   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2      
RUN-1001 :    5   |   u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3   
RUN-1001 :    6   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  
RUN-1001 :    7   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      
RUN-1001 :    8   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  
RUN-1001 :    9   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                                
RUN-1001 :   10   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2      
RUN-1001 :   11   |                         I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                         
RUN-1001 :   12   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      
RUN-1001 :   13   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  
RUN-1001 :   14   |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                
RUN-1001 :   15   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk1                                
RUN-1001 :   16   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk2      
RUN-1001 :   17   |                         I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                         
RUN-1001 :   18   |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1      
RUN-1001 :   19   |                               u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                                
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 3410, reserved = 3534, peak = 3410.
PHY-1001 : End build detailed router design. 9.129502s wall, 66.125000s user + 0.140625s system = 66.265625s CPU (725.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 267 nets need to preroute.
PHY-1001 : Current memory(MB): used = 3418, reserved = 3542, peak = 3418.
PHY-1022 : len = 0, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End phase 1; 0.479992s wall, 4.859375s user + 0.000000s system = 4.859375s CPU (1012.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 513152, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.256342s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (94.0%)

PHY-1001 : Current memory(MB): used = 3514, reserved = 3644, peak = 3514.
PHY-1001 : End phase 2; 3.388173s wall, 3.171875s user + 0.015625s system = 3.187500s CPU (94.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing .....
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 77% nets.
PHY-1022 : len = 3.31662e+06, over cnt = 10663(0%), over = 11184, worst = 4, crit = 0
PHY-1001 : Current memory(MB): used = 3538, reserved = 3668, peak = 3538.
PHY-1001 : End initial routed; 13.625493s wall, 30.125000s user + 0.156250s system = 30.281250s CPU (222.2%)

PHY-1001 : Update timing.....
PHY-1001 : 19/21017(0%) critical/total net(s).
RUN-1001 : -------------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : -------------------------------------------
RUN-1001 :   Setup  |  -5.821   |  -1019.124  |  337  
RUN-1001 :   Hold   |  -0.261   |   -8.913    |  117  
RUN-1001 : -------------------------------------------
PHY-1001 : End update timing; 21.713518s wall, 19.765625s user + 0.281250s system = 20.046875s CPU (92.3%)

PHY-1001 : Current memory(MB): used = 4361, reserved = 4518, peak = 4504.
PHY-1001 : End phase 3; 35.339715s wall, 49.890625s user + 0.437500s system = 50.328125s CPU (142.4%)

PHY-1001 : Build lut bridge;  0.596913s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 52.42(S68.85, N59.95, E57.99, W52.51, I79.35, O56.63)
PHY-1001 : top5  = 41.67(S52.32, N45.97, E43.66, W37.41, I56.15, O41.53)
PHY-1001 : top10 = 35.70(S43.29, N38.37, E34.75, W29.35, I43.37, O33.79)
PHY-1001 : top15 = 31.52(S37.08, N32.70, E28.61, W24.09, I34.09, O28.18)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |   Congestion Box    |  Critical Ratio(%)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      84.00%      |         1          |     60.55%      |  [70 29] - [71 30]  |        0.00%        
RUN-1001 :     East     |      81.82%      |         0          |     56.25%      |  [42 76] - [42 76]  |       42.42%        
RUN-1001 :     North    |      81.08%      |         0          |      0.00%      |  [81 65] - [81 65]  |        2.70%        
RUN-1001 :     North    |      80.00%      |         0          |     37.50%      |  [75 31] - [75 31]  |        0.00%        
RUN-1001 :     North    |      80.00%      |         0          |     54.69%      |  [62 31] - [62 31]  |        0.00%        
RUN-1001 : -------------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.264609s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (77.8%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 117 pins with HWNS -0.182ns HTNS -3.461ns FEP 61 took 0.411932 seconds.
PHY-1001 : End hold timing optimize; 0.411932s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (72.1%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Process 6 nets with SWNS -5.821ns STNS -1019.091ns FEP 336 took 0.541072 seconds.
PHY-1001 : Iter 2; Process 7 nets with SWNS -5.821ns STNS -1016.064ns FEP 335 took 0.648629 seconds.
PHY-1001 : Iter 3; Process 1 nets with SWNS -5.821ns STNS -1002.560ns FEP 332 took 0.543399 seconds.
PHY-1001 : Iter 4; Process 1 nets with SWNS -5.691ns STNS -775.996ns FEP 289 took 1.34065 seconds.
PHY-1001 : Iter 5; Process 3 nets with SWNS 0.045ns STNS 0.000ns FEP 0 took 7.45599 seconds.
PHY-1001 : Iter 6; Processed 0 pins with SWNS 0.045ns STNS 0.000ns FEP 0 took 0.173139 seconds.
PHY-1001 : End setup timing optimize; 11.190576s wall, 10.125000s user + 0.078125s system = 10.203125s CPU (91.2%)

PHY-0007 : Phase: 4; Congestion: {52.42, 41.67, 35.70, 31.52}; Timing: {0.045ns, 0.000ns, 0}
PHY-1022 : len = 3.33997e+06, over cnt = 10689(0%), over = 11216, worst = 4, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.38869e+06, over cnt = 4333(0%), over = 4469, worst = 3, crit = 0
PHY-1001 : End DR Iter 1; 5.413098s wall, 13.109375s user + 0.000000s system = 13.109375s CPU (242.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.40053e+06, over cnt = 2236(0%), over = 2255, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 2.416435s wall, 5.390625s user + 0.031250s system = 5.421875s CPU (224.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 3.40453e+06, over cnt = 1458(0%), over = 1460, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 1.424290s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (207.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 3.42466e+06, over cnt = 623(0%), over = 623, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 1.487172s wall, 2.281250s user + 0.000000s system = 2.281250s CPU (153.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 3.43002e+06, over cnt = 386(0%), over = 386, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.932151s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (149.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 3.43126e+06, over cnt = 320(0%), over = 320, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.785007s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (121.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 3.43187e+06, over cnt = 294(0%), over = 294, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.847602s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (108.8%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 48.12(S60.62, N53.28, E54.24, W48.45, I79.35, O56.63)
PHY-1001 : top5  = 39.33(S48.44, N41.94, E42.39, W36.83, I56.15, O41.53)
PHY-1001 : top10 = 34.04(S40.85, N35.33, E34.73, W30.06, I43.37, O33.79)
PHY-1001 : top15 = 30.34(S35.33, N30.52, E29.25, W25.48, I34.09, O28.18)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.043062s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 3.44357e+06, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.857322s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (102.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 3.4447e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.751271s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (87.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 3.44587e+06, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.576502s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (103.0%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 3.44594e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.412132s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 3.44626e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.479058s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (81.5%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 48.23(S60.49, N53.18, E54.24, W48.64, I79.35, O56.63)
PHY-1001 : top5  = 39.50(S48.44, N42.01, E42.51, W37.09, I56.15, O41.53)
PHY-1001 : top10 = 34.21(S40.95, N35.45, E34.92, W30.28, I43.37, O33.79)
PHY-1001 : top15 = 30.49(S35.45, N30.66, E29.42, W25.67, I34.09, O28.18)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.043392s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (288.1%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 3.44642e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.316016s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (79.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 3.44642e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.393524s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (95.3%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 3.44642e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.398988s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (82.2%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 3.44658e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.628010s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (92.1%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 3.44683e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 1.108260s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (97.3%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 3.44693e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 18; 0.420280s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (96.7%)

PHY-1001 : Update congestion.....
PHY-1001 : top1  = 48.23(S60.47, N53.20, E54.31, W48.64, I79.35, O56.63)
PHY-1001 : top5  = 39.52(S48.52, N42.02, E42.55, W37.11, I56.15, O41.53)
PHY-1001 : top10 = 34.22(S41.00, N35.45, E34.94, W30.30, I43.37, O33.79)
PHY-1001 : top15 = 30.51(S35.50, N30.65, E29.44, W25.68, I34.09, O28.18)
RUN-1001 : Congestion Table Of Detail Routing:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box  |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :       -      |        -         |         -          |        -        |        -         |          -          
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 : No detail routing congestion information is output under the current situation.(Congestion Threshed >= 80)
PHY-1001 : End update congestion; 0.042718s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.2%)

PHY-1001 : Update timing.....
PHY-1001 : 33/21017(0%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |  -1.470   |  -35.704  |  62   
RUN-1001 :   Hold   |  -0.182   |  -3.851   |  68   
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 3.106270s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (92.1%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.206356s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

PHY-1001 : Current memory(MB): used = 4376, reserved = 4537, peak = 4504.
PHY-1001 : End phase 4; 37.491182s wall, 49.484375s user + 0.109375s system = 49.593750s CPU (132.3%)

PHY-1001 : ===== Detail Route Phase 5 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1  = 48.23(S60.47, N53.20, E54.31, W48.64, I79.35, O56.63)
PHY-1001 : top5  = 39.52(S48.52, N42.02, E42.55, W37.11, I56.15, O41.53)
PHY-1001 : top10 = 34.22(S41.00, N35.45, E34.94, W30.30, I43.37, O33.79)
PHY-1001 : top15 = 30.51(S35.50, N30.65, E29.44, W25.68, I34.09, O28.18)
PHY-1001 : End update congestion; 0.043460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.0%)

PHY-1001 : Start to hold timing optimize.
PHY-1001 : Processed 67 pins with HWNS -0.182ns HTNS -3.578ns FEP 63 took 0.315811 seconds.
PHY-1001 : End hold timing optimize; 0.315811s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (69.3%)

PHY-1001 : Start to setup timing optimize.
PHY-1001 : Start to optimize timing with net base.....
PHY-1001 : Iter 1; Processed 18 pins with SWNS 0.079ns STNS 0.000ns FEP 0 took 12.9094 seconds.
PHY-1001 : End setup timing optimize; 13.187774s wall, 12.468750s user + 0.000000s system = 12.468750s CPU (94.5%)

PHY-1022 : len = 3.4499e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 3.45002e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.287020s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (87.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 3.45002e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.266744s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (76.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/21017(0%) critical/total net(s).
RUN-1001 : -----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : -----------------------------------------
RUN-1001 :   Setup  |   0.079   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.182   |  -3.578   |  63   
RUN-1001 : -----------------------------------------
PHY-1001 : End update timing; 0.312420s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (90.0%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.008377s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 4376, reserved = 4537, peak = 4504.
PHY-1001 : End phase 5; 15.153755s wall, 14.406250s user + 0.000000s system = 14.406250s CPU (95.1%)

PHY-1003 : Routed, final wirelength = 3.45002e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 3 out of 12
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                   Buffer                                                   |  Regional Clock Fanouts  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |           |                              u_pll/bufg_feedback_auto_created_sclk_s_0_l_bk1                               |           511            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_l_bk2     |           387            
RUN-1001 :    3    |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |     u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_syn_1      |           |  u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk_created_gclkinst_auto_created_sclk_s_0_l_bk3  |            29            
RUN-1001 : ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int   |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback_auto_created_sclk_s_0_r_bk1  |            1             
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_0_r_bk2      |           732            
RUN-1001 :    3    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_0_r_bk3  |           580            
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank31_hctrl_clk$u_bank31_hctrl_clk       |           732            
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |           |                            u_pll/bufg_feedback_auto_created_sclk_s_1_l_bk1                            |           340            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_l_bk2  |           1041           
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |           |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_1_l_bk3                      |            57            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 5 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                    Buffer                                                    |  Regional Clock Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |     u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_1_r_bk1      |           2714           
RUN-1001 :    2    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |    u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_syn_12    |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o_created_gclkinst_auto_created_sclk_s_1_r_bk2  |            64            
RUN-1001 :    3    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |           |                               u_pll/bufg_feedback_auto_created_sclk_s_1_r_bk3                                |            19            
RUN-1001 :    11   |                                     -                                      |                              I_sys_clk_dup_1                               |     +     |                                                      -                                                       |            0             
RUN-1001 :    12   |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |      u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/gen_bank32_hctrl_clk$u_bank32_hctrl_clk       |           2714           
RUN-1001 : ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_l_bk1                            |            75            
RUN-1001 :    2    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_l_bk2  |            54            
RUN-1001 :    3    |                              I_sys_clk_syn_3                               |                              I_sys_clk_syn_3                               |           |                     I_sys_clk_dup_1_created_gclkinst_auto_created_sclk_s_2_l_bk3                      |            17            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |                               Assigned Clock                               |                                Route Clock                                 |  Marking  |                                                Buffer                                                 |  Regional Clock Fanouts  
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :    1    |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg  |           |  u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk_auto_created_sclk_s_2_r_bk1  |           1195           
RUN-1001 :    2    |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |            u_four_channel_viideo_splicer_move/uidbuf_u3/I_W_clk            |           |                            u_pll/bufg_feedback_auto_created_sclk_s_2_r_bk2                            |            16            
RUN-1001 : -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 4376, reserved = 4537, peak = 4504.
PHY-1001 : End export database. 0.139157s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.1%)

PHY-1001 : End detail routing;  103.017044s wall, 189.875000s user + 0.718750s system = 190.593750s CPU (185.0%)

RUN-1002 : start command "report_qor -step route -file route.qor"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.394578s wall, 14.281250s user + 0.062500s system = 14.343750s CPU (93.2%)

RUN-1004 : used memory is 4377 MB, reserved memory is 4540 MB, peak memory is 4513 MB
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |           79                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |         -182                |
|     Hold TNS              |        -3578                |
|     Num of violated H-EP  |           63                |
-----------------------------------------------------------
| Wire length               |      3450016                |
-----------------------------------------------------------
| Utilization               |                             |
|     #slices               |        10818                |
|     slices percentage     |       16.82%                |
|     #RAMs                 |           44                |
|     #DSPs                 |            0                |
|     #DRAMHARDCON          |           40                |
-----------------------------------------------------------
Report route stage QoR done.

RUN-1003 : finish command "report_qor -step route -file route.qor" in  20.345699s wall, 18.875000s user + 0.062500s system = 18.937500s CPU (93.1%)

RUN-1004 : used memory is 4378 MB, reserved memory is 4540 MB, peak memory is 4513 MB
RUN-1002 : start command "report_analysis final -timing -max_path_num 3 -full"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.414319s wall, 14.296875s user + 0.062500s system = 14.359375s CPU (93.2%)

RUN-1004 : used memory is 4343 MB, reserved memory is 4506 MB, peak memory is 4524 MB
TMR-2504 : Update delay of 25865 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1001 :  WNS 79 TNS 0 NUM_FEPS 0
RUN-1003 : finish command "report_analysis final -timing -max_path_num 3 -full" in  20.322433s wall, 18.921875s user + 0.078125s system = 19.000000s CPU (93.5%)

RUN-1004 : used memory is 4344 MB, reserved memory is 4506 MB, peak memory is 4524 MB
RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.321615s wall, 14.546875s user + 0.015625s system = 14.562500s CPU (95.0%)

RUN-1004 : used memory is 4356 MB, reserved memory is 4519 MB, peak memory is 4524 MB
TMR-2504 : Update delay of 25865 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  20.264777s wall, 19.265625s user + 0.015625s system = 19.281250s CPU (95.1%)

RUN-1004 : used memory is 4356 MB, reserved memory is 4519 MB, peak memory is 4524 MB
RUN-1002 : start command "report_timing_summary -file final_timing.rpt"
RUN-1001 : Start lut-bridge routing data checking ...
RUN-1001 : End check lut-bridge routing data:  0.127766s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.6%)

RUN-1001 : Start design rule checking ...
PHY-1001 : Check lut bridge validity.
RUN-1001 : End routing design rule check:  0.122594s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (76.5%)

RUN-1003 : finish command "route" in  187.518441s wall, 269.296875s user + 1.000000s system = 270.296875s CPU (144.1%)

RUN-1004 : used memory is 4356 MB, reserved memory is 4519 MB, peak memory is 4524 MB
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 6135.
SYN-4035 : The count of slices with lut+ripple is 752.
RUN-1001 : standard
***Report Model: design_top_wrapper Device: PH1A90SBG484***

Design Statistics
#IO                        56
  #input                    3
  #output                  31
  #inout                   22
#lut6                    7223   out of  64320   11.23%
#reg                    13707
  #slice reg            13703   out of 128640   10.65%
  #pad reg                  4

Utilization Statistics
#slice                  10818   out of  64320   16.82%
  #used ram               336
    #dram lut             320
    #shifter lut           16
  #used logic           10482
    #with luts           6135
    #with adder           752
    #reg only            3595
#feedthrough             2982
#f7mux                    560   out of  32160    1.74%
#f8mux                    280   out of  16080    1.74%
#shifter                    2
#dsp                        0   out of    240    0.00%
#eram                      44   out of    272   16.18%
  #eram20k                 44
  #fifo20k                  0
#pad                       60   out of    260   23.08%
#pll                        3   out of     12   25.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      2    0.00%
#ddr_cal                    1   out of      1  100.00%
#ddr_bank                   2   out of      2  100.00%
#gclk                       6   out of     32   18.75%
#lclk                       0   out of     32    0.00%
#mlclk                      2   out of     16   12.50%
#ioclk                      4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                                                     Type                  DriverType         Driver                                                                                   ClockFanout
#1        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_bufg     UserSector            gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk.clkout           6123
#2        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/hctrl_clk_int      UserGclk              gclk               u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/bufg_feedback.clkout    9
#3        u_pll/clk0_buf                                                               UserGclk              pll                u_pll/pll_inst.clkc0                                                                     5
#4        I_sys_clk_dup_1                                                              InferredGclk          io                 I_sys_clk_syn_2.di                                                                       4
#5        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/apb_clk_o                InferredGclk          pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc3          2
#6        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc1              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc1          2
#7        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/clkc2              UserMulti-Regional    pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst.clkc2          2
#8        u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/clk0_buf    UserGclk              pll                u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst.clkc0          2
#9        u_hdmi_tx/u_hdmi2phy_wrapper/u0_lane_lvds_10_1/I_serial_clk                  InferredGclk          pll                u_pll/pll_inst.clkc1                                                                     1
#10       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_ddr_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk1.clkout                0
#11       u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/pll0_phy_clk       UserRegional          mlclk              u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_mlclk0.clkout                0


Detailed IO Report

        Name           Direction    Location    IOStandard     IOType    DriveStrength    PullType    PackReg  
       I_rst_n           INPUT         K4        LVCMOS15       HPIO          N/A          PULLUP      NONE    
      I_sys_clk          INPUT        N18        LVCMOS33       HRIO          N/A          PULLUP      NONE    
     I_uart_rxd          INPUT        M16        LVCMOS33       HRIO          N/A          PULLUP      NONE    
    O_hdmi_clk_p        OUTPUT        V17         LVDS25        HRIO          N/A           NONE       DDRX1   
   O_hdmi_clk_p(n)      OUTPUT        W17         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[2]       OUTPUT        T13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[2](n)     OUTPUT        U13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[1]       OUTPUT        Y12         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[1](n)     OUTPUT        W13         LVDS25        HRIO          N/A           NONE       NONE    
   O_hdmi_tx_p[0]       OUTPUT        V13         LVDS25        HRIO          N/A           NONE       DDRX1   
  O_hdmi_tx_p[0](n)     OUTPUT        V14         LVDS25        HRIO          N/A           NONE       NONE    
     O_uart_txd         OUTPUT        R22        LVCMOS33       HRIO           8            NONE       NONE    
    ddr_addr[13]        OUTPUT        U10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[12]        OUTPUT        V10         SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[11]        OUTPUT        AA10        SSTL15        DDR           N/A           NONE       NONE    
    ddr_addr[10]        OUTPUT        AB10        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[9]        OUTPUT        AB8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[8]        OUTPUT        U12         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[7]        OUTPUT        AA8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[6]        OUTPUT        Y11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[5]        OUTPUT         U7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[4]        OUTPUT        AA11        SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[3]        OUTPUT         W6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[2]        OUTPUT         V8         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[1]        OUTPUT         V9         SSTL15        DDR           N/A           NONE       NONE    
     ddr_addr[0]        OUTPUT        AB7         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[2]         OUTPUT         T8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[1]         OUTPUT        AB11        SSTL15        DDR           N/A           NONE       NONE    
      ddr_ba[0]         OUTPUT         Y6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_cas_n         OUTPUT        AB6         SSTL15        DDR           N/A           NONE       NONE    
     ddr_ck_n[0]        OUTPUT         Y9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_ck_p[0]        OUTPUT         W9       DIFF_SSTL15     DDR           N/A           NONE       NONE    
     ddr_cke[0]         OUTPUT        W11         SSTL15        DDR           N/A           NONE       NONE    
     ddr_cs_n[0]        OUTPUT        AA5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_odt[0]         OUTPUT        AA6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_ras_n         OUTPUT         R7         SSTL15        DDR           N/A           NONE       NONE    
     ddr_reset_n        OUTPUT         U6         SSTL15        DDR           N/A           NONE       NONE    
      ddr_we_n          OUTPUT         U8         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[1]          INOUT         P4         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dm[0]          INOUT         L5         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[15]          INOUT         R1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[14]          INOUT         R4         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[13]          INOUT         P2         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[12]          INOUT         T1         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[11]          INOUT         R3         SSTL15        DDR           N/A           NONE       NONE    
     ddr_dq[10]          INOUT         U1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[9]          INOUT         P1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[8]          INOUT         R2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[7]          INOUT         L3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[6]          INOUT         K3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[5]          INOUT         N3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[4]          INOUT         K2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[3]          INOUT         N2         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[2]          INOUT         K1         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[1]          INOUT         M3         SSTL15        DDR           N/A           NONE       NONE    
      ddr_dq[0]          INOUT         L1         SSTL15        DDR           N/A           NONE       NONE    
    ddr_dqs_n[1]         INOUT         N4       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_n[0]         INOUT         M1       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[1]         INOUT         M5       DIFF_SSTL15     DDR           N/A           NONE       NONE    
    ddr_dqs_p[0]         INOUT         M2       DIFF_SSTL15     DDR           N/A           NONE       NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                           |Module                                  |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                |design_top_wrapper                      |6135      |752     |13707   |44      |0       |320      |16          |560     |280     |3       |0        |0       |1       |
|  u_four_channel_viideo_splicer_move               |four_channel_viideo_splicer_move        |972       |120     |1806    |32      |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u0_down_samping_2x2                            |down_samping_2x2                        |15        |12      |29      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u1_down_samping_2x2                            |down_samping_2x2                        |4         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u2_down_samping_2x2                            |down_samping_2x2                        |6         |0       |18      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u3_down_samping_2x2                            |down_samping_2x2                        |7         |0       |20      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufr_interconnect                         |uidbufr_interconnect                    |76        |0       |547     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uidbufw_interconnect                         |uidbufw_interconnect                    |46        |0       |50      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_uivtc_video_move                             |uivtc_video_move                        |121       |108     |99      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u0                                      |uidbuf                                  |154       |0       |246     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_R0                                    |fs_cap                                  |1         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      fs_cap_W0                                    |fs_cap                                  |2         |0       |5       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |48        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |10        |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |55        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |10        |0       |29      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |14        |0       |40      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u1                                      |uidbuf                                  |150       |0       |239     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |49        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |14        |0       |36      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |12        |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |52        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |8         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |16        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u2                                      |uidbuf                                  |158       |0       |238     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |50        |0       |91      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |17        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |56        |0       |94      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |9         |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |17        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uidbuf_u3                                      |uidbuf                                  |179       |0       |273     |8       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_rfifo                                      |rfifo                                   |43        |0       |90      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_rfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |9         |0       |34      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_rfifo |10        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_wfifo                                      |wfifo                                   |63        |0       |92      |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        ram_inst                                   |ram_infer_wfifo                         |0         |0       |0       |4       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        rd_to_wr_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |11        |0       |32      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        wr_to_rd_cross_inst                        |fifo_cross_domain_addr_process_al_wfifo |18        |0       |37      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_hdmi_tx                                        |hdmi_tx                                 |389       |28      |874     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|    u_hdmi2phy_wrapper                             |hdmi_phy_wrapper                        |19        |0       |47      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u0_lane_lvds_10_1                            |lane_lvds_10_1                          |5         |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_lane_lvds_10_1                            |lane_lvds_10_1                          |5         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_lane_lvds_10_1                            |lane_lvds_10_1                          |7         |0       |16      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u3_lane_lvds_10_1                            |lane_lvds_10_1                          |2         |0       |6       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_hdmi_tx_controller_wrapper                   |hdmi_tx_controller_wrapper              |364       |28      |788     |4       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u0_hdmi_tmds_encode                          |hdmi_tmds_encode                        |68        |0       |144     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u1_hdmi_tmds_encode                          |hdmi_tmds_encode                        |56        |0       |89      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u2_hdmi_tmds_encode                          |hdmi_tmds_encode                        |53        |0       |108     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_data_distribution                     |hdmi_data_distribution                  |1         |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_assemble                  |hdmi_island_data_assemble               |80        |0       |181     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_island_data_gen                       |hdmi_island_data_gen                    |50        |0       |103     |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        U_audio_sample_packet_2_channel            |audio_sample_packet_2_channel           |7         |0       |13      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_w64_d1024_fifo                         |w64_d1024_fifo                          |6         |0       |11      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_audio_clock_regeneration_packet          |audio_clock_regeneration_packet         |2         |0       |4       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_data_assemble                   |hdmi_video_data_assemble                |4         |0       |35      |0       |0       |0        |16          |0       |0       |0       |0        |0       |0       |
|      u_hdmi_video_source                          |hdmi_video_source                       |27        |28      |38      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      u_video_axi_stream_receiver                  |video_axi_stream_receiver               |25        |0       |55      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_w24_d1024_fifo                           |w24_d1024_fifo                          |23        |0       |53      |2       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_pll                                            |pll                                     |2         |0       |0       |0       |0       |0        |0           |0       |0       |1       |0        |0       |0       |
|  u_uart_trans                                     |uart_trans                              |59        |12      |87      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    u_command_parsing                              |command_parsing                         |1         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uart_tx_u                                      |uiuart_tx                               |23        |0       |25      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    uiuart_rx_u                                    |uiuart_rx                               |31        |0       |43      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|  u_uifdma_axi_ddr                                 |uifdma_axi_ddr                          |4566      |563     |10780   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|    u_ddr_phy                                      |ddr_ip                                  |4291      |459     |10588   |8       |0       |320      |0           |560     |280     |2       |0        |0       |1       |
|      u_alc_mc_top                                 |alc_mc_top                              |1330      |10      |2240    |0       |0       |160      |0           |0       |0       |0       |0        |0       |0       |
|        bgr[0]$u_page_ctrl                         |alc_page_ctrl                           |245       |0       |404     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[1]$u_page_ctrl                         |alc_page_ctrl                           |195       |0       |341     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[2]$u_page_ctrl                         |alc_page_ctrl                           |167       |0       |332     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        bgr[3]$u_page_ctrl                         |alc_page_ctrl                           |210       |0       |344     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_act_timer                                |alc_act_timer                           |7         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_act_check                              |alc_act_check                           |7         |0       |10      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_act                                  |alc_arb_act                             |7         |0       |8       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_cas                                  |alc_arb_cas                             |20        |0       |13      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_mux_pre                              |alc_arb_mux_pre                         |78        |0       |85      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_arb_pre                                |alc_arb_pre                             |19        |0       |9       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_arb_rd_wr                                |alc_arb_rd_wr                           |75        |0       |95      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          u_wtr_check                              |alc_wtr_check                           |2         |0       |3       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_axi_rx                                   |alc_axi_rx_full                         |22        |0       |59      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_cmd_scheduler                            |alc_cmd_scheduler                       |14        |0       |0       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_rd_data                                  |alc_rd_data                             |109       |0       |198     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyA       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          copies_of_sts_ram[0]$u_status_cpyC       |alc_ram32_x2                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          rd_buffer_ram[0]$u_rd_data_buf           |alc_ram32_x8                            |0         |0       |0       |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|        u_ref_ctrl                                 |alc_ref_ctrl                            |33        |10      |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        u_wr_data                                  |alc_wr_data                             |145       |0       |316     |0       |0       |80       |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram0                               |alc_ram16_x4                            |0         |0       |4       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          u_ptr_ram1                               |alc_ram16_x4                            |0         |0       |0       |0       |0       |8        |0           |0       |0       |0       |0        |0       |0       |
|          wr_buffer_ram[0]$u_data_ram              |alc_ram16_x8                            |0         |0       |128     |0       |0       |64       |0           |0       |0       |0       |0        |0       |0       |
|      u_axi_bridge                                 |alc_axi_bridge_top                      |1404      |0       |4607    |0       |0       |0        |0           |512     |256     |0       |0        |0       |0       |
|        axi_ar_channel                             |alc_axi_ar_channel                      |24        |0       |35      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|          ar_cmd_fsm                               |alc_axi_ar_fsm                          |1         |0       |1       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|......                                             |......                                  |-         |-       |-       |-       |-       |-        |-           |-       |-       |-       |-        |-       |-       |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets   
    #1         1       16039  
    #2         2       6183   
    #3         3        839   
    #4         4        703   
    #5        5-10     1541   
    #6       11-50      575   
    #7       51-100     14    
  Average     2.23            

RUN-1002 : start command "update_timing -mode final"
RUN-1002 : start command "start_timer"
USR-1006 : Autogen constraints ...
TMR-2505 : Start building timing graph for model design_top_wrapper.
TMR-2506 : Timing graph: tpin num: 100040, tnet num: 25865, tinst num: 11793, tnode num: 133432, tedge num: 160413.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  15.452424s wall, 14.593750s user + 0.078125s system = 14.671875s CPU (94.9%)

RUN-1004 : used memory is 4331 MB, reserved memory is 4494 MB, peak memory is 4524 MB
TMR-2504 : Update delay of 25865 nets completely.
TMR-1033 : GPLL u_pll/pll_inst feeds back externally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll0/pll_inst feeds back internally.
TMR-1033 : GPLL u_uifdma_axi_ddr/u_ddr_phy/u_ph1_logic_standard_phy/u_clk/u_pll1/pll_inst feeds back externally.
TMR-2502 : Annotated delay with mode Routed.
TMR-3001 : Initiate 12 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 3067 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
RUN-1003 : finish command "update_timing -mode final" in  20.388581s wall, 18.984375s user + 0.078125s system = 19.062500s CPU (93.5%)

RUN-1004 : used memory is 4331 MB, reserved memory is 4494 MB, peak memory is 4524 MB
RUN-1002 : start command "report_timing_status -file fpga_prj_phy.ts"
RUN-1002 : start command "report_timing_summary -file fpga_prj_pr.timing"
RUN-1002 : start command "report_timing_exception -file fpga_prj_exception.timing"
RUN-1002 : start command "export_db fpga_prj_pr.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_prj_pr.db" in  1.540840s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (117.6%)

RUN-1004 : used memory is 4331 MB, reserved memory is 4493 MB, peak memory is 4524 MB
RUN-1002 : start command "commit_param -step bitgen"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :     Parameters    |   Settings   |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    enable_seed    |     off      |       off        |        
RUN-1001 :    hfn_to_clock   |  1000000000  |    1000000000    |        
RUN-1001 :      message      |   standard   |     standard     |        
RUN-1001 :    qor_monitor    |      on      |        on        |        
RUN-1001 :   speedup_effort  |      0       |        0         |        
RUN-1001 :    syn_ip_flow    |     off      |       off        |        
RUN-1001 :       thread      |      32      |       auto       |   *    
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Print Bitgen Property
RUN-1001 : -------------------------------------------------------------
RUN-1001 :      Parameters     |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :         bin         |    off     |       off        |        
RUN-1001 :     bin_compress    |    off     |       off        |        
RUN-1001 :       compress      |    off     |       off        |        
RUN-1001 :       gen_mask      |    off     |       off        |        
RUN-1001 :        header       |            |                  |        
RUN-1001 :          id         |            |                  |        
RUN-1001 :      time_info      |     on     |        on        |        
RUN-1001 :   unused_io_status  |   pullup   |      pullup      |        
RUN-1001 :       version       |    0x00    |       0x00       |        
RUN-1001 : -------------------------------------------------------------
RUN-1002 : start command "bitgen -bit fpga_prj.bit"
RUN-1002 : start command "export_bid fpga_prj_inst.bid"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 9 pll_pd instances.
BIT-1002 : Init instances with 32 threads.
BIT-1002 : Init instances completely, inst num: 11802
BIT-1002 : Init pips with 32 threads.
BIT-1002 : Init pips completely, net num: 26812, pip num: 229862
BIT-1002 : Init feedthrough with 32 threads.
BIT-1002 : Init feedthrough completely, num: 2982
BIT-1003 : Multithreading accelaration with 32 threads.
BIT-1003 : Generate bitstream completely, there are 0 valid insts, and 671215 bits set as '1'.
BIT-1004 : the usercode0 register value: 00000000110111100000000000000000
PRG-1000 : Enter change ECC bit
BIT-1004 : Generate file fpga_prj.bit.
RUN-1003 : finish command "bitgen -bit fpga_prj.bit" in  20.741170s wall, 199.843750s user + 3.156250s system = 203.000000s CPU (978.7%)

RUN-1004 : used memory is 4336 MB, reserved memory is 4493 MB, peak memory is 4659 MB
RUN-1002 : start command "setup_debugger"
RUN-1002 : start command "export_bitgen_param -file .bitgen_param.f"
RUN-1002 : start command "export_flow_status -s opt_place -e bitgen"
RUN-1002 : start command "flow_status -file flow.status -append_files gate.qor place.qor route.qor"
Location         : C:\HIT\personal_learn\open_source\02_four_channel_viideo_splicer_move\td_project\fpga_prj_Runs\phy_1
Running with     : Tang Dynasty v6.0.117864
                   Copyright (c) 2012-2024 Anlogic Inc.
Top Model        : design_top_wrapper
Device           : PH1A90SBG484
Speed            : 2

Timing Mode      : final
Setup            : WNS    79ps  TNS        0ps  NUM_FEPS     0
Hold             : WNS  -182ps  TNS    -3578ps  NUM_FEPS    63

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time(s)  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       place      |    1     |    264(55%)    |   258(35%)    |       2969        |       3316        
RUN-1001 :       route      |    1     |    187(38%)    |   270(36%)    |       4356        |       4524        
RUN-1001 :      bitgen      |    1     |     20(4%)     |   202(27%)    |       4336        |       4659        
RUN-1001 :   import_device  |    1     |     7(1%)      |     5(0%)     |       1328        |       1359        
RUN-1001 :     import_db    |    1     |     2(0%)      |     1(0%)     |       1716        |       1765        
RUN-1001 :     read_sdc     |    2     |     0(0%)      |     0(0%)     |       1716        |       1765        
RUN-1001 : -----------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    7     |      480       |      736      |       4356        |       4659        
RUN-1001 : -----------------------------------------------------------------------------------------------------
