################################################################################
# Automatically-generated file. Do not edit!
################################################################################

# Add inputs and outputs from these tool invocations to the build variables 
C_SRCS += \
../generate/src/Adc_Sar_Ip_VS_0_PBcfg.c \
../generate/src/CDD_I2c_Cfg.c \
../generate/src/CDD_I2c_VS_0_PBcfg.c \
../generate/src/CDD_Sbc_fs23_VS_0_PBcfg.c \
../generate/src/Clock_Ip_Cfg.c \
../generate/src/Clock_Ip_VS_0_PBcfg.c \
../generate/src/Cmp_Ip_VS_0_PBcfg.c \
../generate/src/Dio_Cfg.c \
../generate/src/Dma_Ip_Cfg.c \
../generate/src/Dma_Ip_VS_0_PBcfg.c \
../generate/src/Dspi_Ip_VS_0_PBcfg.c \
../generate/src/Emios_Gpt_Ip_VS_0_PBcfg.c \
../generate/src/Emios_Icu_Ip_VS_0_PBcfg.c \
../generate/src/Flexio_I2c_Ip_VS_0_PBcfg.c \
../generate/src/Flexio_Spi_Ip_VS_0_PBcfg.c \
../generate/src/Gpt_Cfg.c \
../generate/src/Gpt_Ipw_VS_0_PBcfg.c \
../generate/src/Gpt_VS_0_PBcfg.c \
../generate/src/I2c_Ipw_VS_0_PBcfg.c \
../generate/src/Icu_Cfg.c \
../generate/src/Icu_DmaNotification.c \
../generate/src/Icu_Ipw_VS_0_PBcfg.c \
../generate/src/Icu_VS_0_PBcfg.c \
../generate/src/Igf_Port_Ip_VS_0_PBcfg.c \
../generate/src/IntCtrl_Ip_Cfg.c \
../generate/src/Lpi2c_Ip_VS_0_PBcfg.c \
../generate/src/Lpspi_Ip_VS_0_PBcfg.c \
../generate/src/Lpuart_Uart_Ip_Sa_VS_0_PBcfg.c \
../generate/src/Mcu_Cfg.c \
../generate/src/Mcu_VS_0_PBcfg.c \
../generate/src/Mpu_M7_Ip_Cfg.c \
../generate/src/OsIf_Cfg.c \
../generate/src/Pit_Ip_VS_0_PBcfg.c \
../generate/src/Platform_Cfg.c \
../generate/src/Platform_Ipw_Cfg.c \
../generate/src/Port_Cfg.c \
../generate/src/Port_VS_0_PBcfg.c \
../generate/src/Power_Ip_Cfg.c \
../generate/src/Power_Ip_VS_0_PBcfg.c \
../generate/src/Ram_Ip_Cfg.c \
../generate/src/Ram_Ip_VS_0_PBcfg.c \
../generate/src/Rtc_Ip_VS_0_PBcfg.c \
../generate/src/Siul2_Icu_Ip_VS_0_PBcfg.c \
../generate/src/Siul2_Port_Ip_VS_0_PBcfg.c \
../generate/src/Spi_Ipw_VS_0_PBcfg.c \
../generate/src/Spi_VS_0_PBcfg.c \
../generate/src/Stm_Ip_VS_0_PBcfg.c \
../generate/src/Tspc_Port_Ip_VS_0_PBcfg.c \
../generate/src/Wkpu_Ip_VS_0_PBcfg.c 

OBJS += \
./generate/src/Adc_Sar_Ip_VS_0_PBcfg.o \
./generate/src/CDD_I2c_Cfg.o \
./generate/src/CDD_I2c_VS_0_PBcfg.o \
./generate/src/CDD_Sbc_fs23_VS_0_PBcfg.o \
./generate/src/Clock_Ip_Cfg.o \
./generate/src/Clock_Ip_VS_0_PBcfg.o \
./generate/src/Cmp_Ip_VS_0_PBcfg.o \
./generate/src/Dio_Cfg.o \
./generate/src/Dma_Ip_Cfg.o \
./generate/src/Dma_Ip_VS_0_PBcfg.o \
./generate/src/Dspi_Ip_VS_0_PBcfg.o \
./generate/src/Emios_Gpt_Ip_VS_0_PBcfg.o \
./generate/src/Emios_Icu_Ip_VS_0_PBcfg.o \
./generate/src/Flexio_I2c_Ip_VS_0_PBcfg.o \
./generate/src/Flexio_Spi_Ip_VS_0_PBcfg.o \
./generate/src/Gpt_Cfg.o \
./generate/src/Gpt_Ipw_VS_0_PBcfg.o \
./generate/src/Gpt_VS_0_PBcfg.o \
./generate/src/I2c_Ipw_VS_0_PBcfg.o \
./generate/src/Icu_Cfg.o \
./generate/src/Icu_DmaNotification.o \
./generate/src/Icu_Ipw_VS_0_PBcfg.o \
./generate/src/Icu_VS_0_PBcfg.o \
./generate/src/Igf_Port_Ip_VS_0_PBcfg.o \
./generate/src/IntCtrl_Ip_Cfg.o \
./generate/src/Lpi2c_Ip_VS_0_PBcfg.o \
./generate/src/Lpspi_Ip_VS_0_PBcfg.o \
./generate/src/Lpuart_Uart_Ip_Sa_VS_0_PBcfg.o \
./generate/src/Mcu_Cfg.o \
./generate/src/Mcu_VS_0_PBcfg.o \
./generate/src/Mpu_M7_Ip_Cfg.o \
./generate/src/OsIf_Cfg.o \
./generate/src/Pit_Ip_VS_0_PBcfg.o \
./generate/src/Platform_Cfg.o \
./generate/src/Platform_Ipw_Cfg.o \
./generate/src/Port_Cfg.o \
./generate/src/Port_VS_0_PBcfg.o \
./generate/src/Power_Ip_Cfg.o \
./generate/src/Power_Ip_VS_0_PBcfg.o \
./generate/src/Ram_Ip_Cfg.o \
./generate/src/Ram_Ip_VS_0_PBcfg.o \
./generate/src/Rtc_Ip_VS_0_PBcfg.o \
./generate/src/Siul2_Icu_Ip_VS_0_PBcfg.o \
./generate/src/Siul2_Port_Ip_VS_0_PBcfg.o \
./generate/src/Spi_Ipw_VS_0_PBcfg.o \
./generate/src/Spi_VS_0_PBcfg.o \
./generate/src/Stm_Ip_VS_0_PBcfg.o \
./generate/src/Tspc_Port_Ip_VS_0_PBcfg.o \
./generate/src/Wkpu_Ip_VS_0_PBcfg.o 

C_DEPS += \
./generate/src/Adc_Sar_Ip_VS_0_PBcfg.d \
./generate/src/CDD_I2c_Cfg.d \
./generate/src/CDD_I2c_VS_0_PBcfg.d \
./generate/src/CDD_Sbc_fs23_VS_0_PBcfg.d \
./generate/src/Clock_Ip_Cfg.d \
./generate/src/Clock_Ip_VS_0_PBcfg.d \
./generate/src/Cmp_Ip_VS_0_PBcfg.d \
./generate/src/Dio_Cfg.d \
./generate/src/Dma_Ip_Cfg.d \
./generate/src/Dma_Ip_VS_0_PBcfg.d \
./generate/src/Dspi_Ip_VS_0_PBcfg.d \
./generate/src/Emios_Gpt_Ip_VS_0_PBcfg.d \
./generate/src/Emios_Icu_Ip_VS_0_PBcfg.d \
./generate/src/Flexio_I2c_Ip_VS_0_PBcfg.d \
./generate/src/Flexio_Spi_Ip_VS_0_PBcfg.d \
./generate/src/Gpt_Cfg.d \
./generate/src/Gpt_Ipw_VS_0_PBcfg.d \
./generate/src/Gpt_VS_0_PBcfg.d \
./generate/src/I2c_Ipw_VS_0_PBcfg.d \
./generate/src/Icu_Cfg.d \
./generate/src/Icu_DmaNotification.d \
./generate/src/Icu_Ipw_VS_0_PBcfg.d \
./generate/src/Icu_VS_0_PBcfg.d \
./generate/src/Igf_Port_Ip_VS_0_PBcfg.d \
./generate/src/IntCtrl_Ip_Cfg.d \
./generate/src/Lpi2c_Ip_VS_0_PBcfg.d \
./generate/src/Lpspi_Ip_VS_0_PBcfg.d \
./generate/src/Lpuart_Uart_Ip_Sa_VS_0_PBcfg.d \
./generate/src/Mcu_Cfg.d \
./generate/src/Mcu_VS_0_PBcfg.d \
./generate/src/Mpu_M7_Ip_Cfg.d \
./generate/src/OsIf_Cfg.d \
./generate/src/Pit_Ip_VS_0_PBcfg.d \
./generate/src/Platform_Cfg.d \
./generate/src/Platform_Ipw_Cfg.d \
./generate/src/Port_Cfg.d \
./generate/src/Port_VS_0_PBcfg.d \
./generate/src/Power_Ip_Cfg.d \
./generate/src/Power_Ip_VS_0_PBcfg.d \
./generate/src/Ram_Ip_Cfg.d \
./generate/src/Ram_Ip_VS_0_PBcfg.d \
./generate/src/Rtc_Ip_VS_0_PBcfg.d \
./generate/src/Siul2_Icu_Ip_VS_0_PBcfg.d \
./generate/src/Siul2_Port_Ip_VS_0_PBcfg.d \
./generate/src/Spi_Ipw_VS_0_PBcfg.d \
./generate/src/Spi_VS_0_PBcfg.d \
./generate/src/Stm_Ip_VS_0_PBcfg.d \
./generate/src/Tspc_Port_Ip_VS_0_PBcfg.d \
./generate/src/Wkpu_Ip_VS_0_PBcfg.d 


# Each subdirectory must supply rules for building sources it contributes
generate/src/%.o: ../generate/src/%.c
	@echo 'Building file: $<'
	@echo 'Invoking: Standard S32DS C Compiler'
	arm-none-eabi-gcc "@generate/src/Adc_Sar_Ip_VS_0_PBcfg.args" -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" -o "$@" "$<"
	@echo 'Finished building: $<'
	@echo ' '


