

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6'
================================================================
* Date:           Sat Mar 22 17:30:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_CNN_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6  |        ?|        ?|        23|          2|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 26 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op2 = alloca i32 1"   --->   Operation 27 'alloca' 'op2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cy_V = alloca i32 1"   --->   Operation 28 'alloca' 'cy_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%iChannel_V = alloca i32 1"   --->   Operation 30 'alloca' 'iChannel_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten68 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 32 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_V_cast13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_V_cast13"   --->   Operation 33 'read' 'x_V_cast13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputWidth_cast10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputWidth_cast10"   --->   Operation 34 'read' 'inputWidth_cast10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%icmp_ln1027_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1027"   --->   Operation 35 'read' 'icmp_ln1027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 36 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp3_cast_mid144_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp3_cast_mid144"   --->   Operation 37 'read' 'tmp3_cast_mid144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 38 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %tmp1"   --->   Operation 39 'read' 'tmp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mul_ln1027_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln1027_1"   --->   Operation 40 'read' 'mul_ln1027_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mul_ln15_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln15"   --->   Operation 41 'read' 'mul_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mul_ln15_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln15_1"   --->   Operation 42 'read' 'mul_ln15_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%convWidth_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth_cast"   --->   Operation 43 'read' 'convWidth_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln34_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln34"   --->   Operation 44 'read' 'zext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputHeight_cast9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputHeight_cast9"   --->   Operation 45 'read' 'inputHeight_cast9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_V_cast13_cast = zext i32 %x_V_cast13_read"   --->   Operation 46 'zext' 'x_V_cast13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputWidth_cast10_cast = zext i32 %inputWidth_cast10_read"   --->   Operation 47 'zext' 'inputWidth_cast10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp3_cast_mid144_cast = zext i32 %tmp3_cast_mid144_read"   --->   Operation 48 'zext' 'tmp3_cast_mid144_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%convWidth_cast_cast = zext i32 %convWidth_cast_read"   --->   Operation 49 'zext' 'convWidth_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_cast = zext i32 %zext_ln34_read"   --->   Operation 50 'zext' 'zext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputHeight_cast9_cast = zext i32 %inputHeight_cast9_read"   --->   Operation 51 'zext' 'inputHeight_cast9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 1024, void @empty_6, void @empty_17, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten68"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_V"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy_V"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %op2"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.94>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cy_V_1 = load i32 %cy_V"   --->   Operation 60 'load' 'cy_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%iChannel_V_1 = load i32 %iChannel_V"   --->   Operation 61 'load' 'iChannel_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten68_load = load i96 %indvar_flatten68"   --->   Operation 62 'load' 'indvar_flatten68_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %iChannel_V_1"   --->   Operation 63 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (6.91ns)   --->   "%empty = mul i62 %zext_ln1027, i62 %inputHeight_cast9_cast"   --->   Operation 64 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %cy_V_1"   --->   Operation 65 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (6.91ns)   --->   "%empty_36 = mul i62 %zext_ln1027_1, i62 %convWidth_cast_cast"   --->   Operation 66 'mul' 'empty_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (3.12ns)   --->   "%icmp_ln1027_1 = icmp_eq  i96 %indvar_flatten68_load, i96 %mul_ln15_1_read"   --->   Operation 67 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_1, void %for.inc52.loopexit, void %for.inc64.loopexit.exitStub"   --->   Operation 68 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%op2_load = load i32 %op2"   --->   Operation 69 'load' 'op2_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten"   --->   Operation 70 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.77ns)   --->   "%icmp_ln1027_2 = icmp_eq  i64 %indvar_flatten_load, i64 %mul_ln15_read"   --->   Operation 71 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_2, i32 0, i32 %cy_V_1"   --->   Operation 72 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iChannel_V_1, i32 1"   --->   Operation 73 'add' 'add_ln840' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_2, i32 %add_ln840, i32 %iChannel_V_1"   --->   Operation 74 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i32 %select_ln1027_1"   --->   Operation 75 'zext' 'zext_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.46ns)   --->   "%add_ln1027_1 = add i62 %zext_ln1027_3, i62 %mul_ln1027_1_read"   --->   Operation 76 'add' 'add_ln1027_1' <Predicate = (!icmp_ln1027_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%icmp_ln1027_3 = icmp_eq  i32 %op2_load, i32 %convWidth_read"   --->   Operation 77 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.99ns)   --->   "%select_ln1027_5 = select i1 %icmp_ln1027_2, i1 %icmp_ln1027_read, i1 %icmp_ln1027_3"   --->   Operation 78 'select' 'select_ln1027_5' <Predicate = (!icmp_ln1027_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.55ns)   --->   "%add_ln840_1 = add i32 %select_ln1027, i32 1"   --->   Operation 79 'add' 'add_ln840_1' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %select_ln1027_1, i32 %iChannel_V" [HLS/conv2d.cpp:39]   --->   Operation 80 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 81 [1/2] (6.91ns)   --->   "%empty = mul i62 %zext_ln1027, i62 %inputHeight_cast9_cast"   --->   Operation 81 'mul' 'empty' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/2] (6.91ns)   --->   "%empty_36 = mul i62 %zext_ln1027_1, i62 %convWidth_cast_cast"   --->   Operation 82 'mul' 'empty_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (4.43ns)   --->   "%add_ln1027 = add i96 %indvar_flatten68_load, i96 1"   --->   Operation 83 'add' 'add_ln1027' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %add_ln840"   --->   Operation 84 'zext' 'zext_ln1027_2' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 85 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [2/2] (6.91ns)   --->   "%p_mid136 = mul i62 %zext_ln1027_2, i62 %inputHeight_cast9_cast"   --->   Operation 86 'mul' 'p_mid136' <Predicate = (!icmp_ln1027_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_6)   --->   "%or_ln1027 = or i1 %select_ln1027_5, i1 %icmp_ln1027_2"   --->   Operation 87 'or' 'or_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln1027_6 = select i1 %or_ln1027, i32 0, i32 %op2_load"   --->   Operation 88 'select' 'select_ln1027_6' <Predicate = (!icmp_ln1027_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i32 %add_ln840_1"   --->   Operation 89 'zext' 'zext_ln1027_4' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (6.91ns)   --->   "%p_mid115 = mul i62 %zext_ln1027_4, i62 %convWidth_cast_cast"   --->   Operation 90 'mul' 'p_mid115' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln1027_9 = select i1 %select_ln1027_5, i32 %add_ln840_1, i32 %select_ln1027"   --->   Operation 91 'select' 'select_ln1027_9' <Predicate = (!icmp_ln1027_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln840_2 = add i32 %select_ln1027_6, i32 1"   --->   Operation 92 'add' 'add_ln840_2' <Predicate = (!icmp_ln1027_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln1027_5 = add i64 %indvar_flatten_load, i64 1"   --->   Operation 93 'add' 'add_ln1027_5' <Predicate = (!icmp_ln1027_1 & !icmp_ln1027_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.48ns)   --->   "%select_ln1027_10 = select i1 %icmp_ln1027_2, i64 1, i64 %add_ln1027_5"   --->   Operation 94 'select' 'select_ln1027_10' <Predicate = (!icmp_ln1027_1)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln39 = store i96 %add_ln1027, i96 %indvar_flatten68" [HLS/conv2d.cpp:39]   --->   Operation 95 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln39 = store i64 %select_ln1027_10, i64 %indvar_flatten" [HLS/conv2d.cpp:39]   --->   Operation 96 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %select_ln1027_9, i32 %cy_V" [HLS/conv2d.cpp:39]   --->   Operation 97 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %add_ln840_2, i32 %op2" [HLS/conv2d.cpp:39]   --->   Operation 98 'store' 'store_ln39' <Predicate = (!icmp_ln1027_1)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%cy_V_cast = zext i32 %cy_V_1"   --->   Operation 99 'zext' 'cy_V_cast' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.55ns)   --->   "%tmp3 = add i33 %cy_V_cast, i33 %zext_ln34_cast"   --->   Operation 100 'add' 'tmp3' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [4/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 101 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/2] (6.91ns)   --->   "%p_mid136 = mul i62 %zext_ln1027_2, i62 %inputHeight_cast9_cast"   --->   Operation 102 'mul' 'p_mid136' <Predicate = (!icmp_ln1027_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%cy_V_cast_mid1 = zext i32 %add_ln840_1"   --->   Operation 103 'zext' 'cy_V_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (2.55ns)   --->   "%tmp3_mid1 = add i33 %cy_V_cast_mid1, i33 %zext_ln34_cast"   --->   Operation 104 'add' 'tmp3_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (6.91ns)   --->   "%p_mid115 = mul i62 %zext_ln1027_4, i62 %convWidth_cast_cast"   --->   Operation 105 'mul' 'p_mid115' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.85>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i33 %tmp3"   --->   Operation 107 'zext' 'tmp3_cast' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.46ns)   --->   "%empty_35 = add i62 %tmp3_cast, i62 %empty"   --->   Operation 108 'add' 'empty_35' <Predicate = (!icmp_ln1027_2 & !select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [3/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 110 'mul' 'mul_ln1027' <Predicate = (!icmp_ln1027_1)> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_2, i62 %p_mid136, i62 %empty"   --->   Operation 111 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (3.46ns)   --->   "%p_mid146 = add i62 %tmp3_cast_mid144_cast, i62 %p_mid136"   --->   Operation 112 'add' 'p_mid146' <Predicate = (!icmp_ln1027_1 & icmp_ln1027_2 & !select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%select_ln1027_3 = select i1 %icmp_ln1027_2, i62 0, i62 %empty_36"   --->   Operation 113 'select' 'select_ln1027_3' <Predicate = (!icmp_ln1027_1 & !select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1027_8)   --->   "%select_ln1027_4 = select i1 %icmp_ln1027_2, i62 %p_mid146, i62 %empty_35"   --->   Operation 114 'select' 'select_ln1027_4' <Predicate = (!icmp_ln1027_1 & !select_ln1027_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp3_cast_mid1 = zext i33 %tmp3_mid1"   --->   Operation 115 'zext' 'tmp3_cast_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (3.46ns) (out node of the LUT)   --->   "%p_mid1 = add i62 %tmp3_cast_mid1, i62 %select_ln1027_2"   --->   Operation 116 'add' 'p_mid1' <Predicate = (!icmp_ln1027_1 & select_ln1027_5)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%select_ln1027_7 = select i1 %select_ln1027_5, i62 %p_mid115, i62 %select_ln1027_3"   --->   Operation 117 'select' 'select_ln1027_7' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.34ns) (out node of the LUT)   --->   "%select_ln1027_8 = select i1 %select_ln1027_5, i62 %p_mid1, i62 %select_ln1027_4"   --->   Operation 118 'select' 'select_ln1027_8' <Predicate = (!icmp_ln1027_1)> <Delay = 1.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp10)   --->   "%cx_V_cast = zext i32 %select_ln1027_6"   --->   Operation 119 'zext' 'cx_V_cast' <Predicate = (!icmp_ln1027_1)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (3.46ns) (out node of the LUT)   --->   "%tmp10 = add i62 %cx_V_cast, i62 %select_ln1027_7"   --->   Operation 120 'add' 'tmp10' <Predicate = (!icmp_ln1027_1)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 121 [2/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 121 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [5/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 122 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.85>
ST_7 : Operation 123 [1/5] (6.85ns)   --->   "%mul_ln1027 = mul i62 %tmp1_read, i62 %add_ln1027_1"   --->   Operation 123 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [4/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 124 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln38_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln1027, i2 0"   --->   Operation 125 'bitconcatenate' 'sext_ln38_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (3.52ns)   --->   "%add_ln1027_2 = add i64 %sext_ln38_mid2_v_v_v_v, i64 %filters_read"   --->   Operation 126 'add' 'add_ln1027_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln38_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_2, i32 2, i32 63"   --->   Operation 127 'partselect' 'sext_ln38_mid2_v' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %sext_ln38_mid2_v"   --->   Operation 128 'sext' 'sext_ln1027' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [3/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 129 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i62 %tmp10" [HLS/conv2d.cpp:42]   --->   Operation 130 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (3.46ns)   --->   "%add_ln42 = add i64 %zext_ln42, i64 %sext_ln1027" [HLS/conv2d.cpp:42]   --->   Operation 131 'add' 'add_ln42' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %add_ln42" [HLS/conv2d.cpp:42]   --->   Operation 132 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 133 [2/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 133 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [7/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 134 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 135 [1/5] (6.85ns)   --->   "%mul_ln1027_2 = mul i62 %select_ln1027_8, i62 %inputWidth_cast10_cast"   --->   Operation 135 'mul' 'mul_ln1027_2' <Predicate = true> <Delay = 6.85> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [6/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 136 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 137 [1/1] (3.46ns)   --->   "%add_ln1027_3 = add i62 %mul_ln1027_2, i62 %x_V_cast13_cast"   --->   Operation 137 'add' 'add_ln1027_3' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v_v_v_v = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln1027_3, i2 0"   --->   Operation 138 'bitconcatenate' 'sext_ln39_mid2_v_v_v_v' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (3.52ns)   --->   "%add_ln1027_4 = add i64 %sext_ln39_mid2_v_v_v_v, i64 %input_r_read"   --->   Operation 139 'add' 'add_ln1027_4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027_4, i32 2, i32 63"   --->   Operation 140 'partselect' 'sext_ln39_mid2_v' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [5/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 141 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1027_1 = sext i62 %sext_ln39_mid2_v"   --->   Operation 142 'sext' 'sext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%cx_V_cast8 = zext i32 %select_ln1027_6"   --->   Operation 143 'zext' 'cx_V_cast8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [4/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 144 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 145 [1/1] (3.46ns)   --->   "%add_ln43 = add i63 %cx_V_cast8, i63 %sext_ln1027_1" [HLS/conv2d.cpp:43]   --->   Operation 145 'add' 'add_ln43' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i63 %add_ln43" [HLS/conv2d.cpp:43]   --->   Operation 146 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln43" [HLS/conv2d.cpp:43]   --->   Operation 147 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [3/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 148 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 149 [2/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 149 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 150 [7/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 150 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [1/7] (7.30ns)   --->   "%filterValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [HLS/conv2d.cpp:42]   --->   Operation 151 'readreq' 'filterValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 152 [6/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 152 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 153 [1/1] (7.30ns)   --->   "%filterValue = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [HLS/conv2d.cpp:42]   --->   Operation 153 'read' 'filterValue' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 154 [5/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 154 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 155 [4/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 155 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 156 [3/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 156 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 157 [2/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 157 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 158 [1/7] (7.30ns)   --->   "%pixelValue_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [HLS/conv2d.cpp:43]   --->   Operation 158 'readreq' 'pixelValue_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 159 [1/1] (7.30ns)   --->   "%pixelValue = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [HLS/conv2d.cpp:43]   --->   Operation 159 'read' 'pixelValue' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i32 %filterValue" [HLS/conv2d.cpp:10]   --->   Operation 160 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln10_1 = sext i32 %pixelValue" [HLS/conv2d.cpp:10]   --->   Operation 161 'sext' 'sext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (6.91ns)   --->   "%res = mul i52 %sext_ln10_1, i52 %sext_ln10" [HLS/conv2d.cpp:10]   --->   Operation 162 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 174 'load' 'acc_load_1' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln1027_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 163 [1/2] (6.91ns)   --->   "%res = mul i52 %sext_ln10_1, i52 %sext_ln10" [HLS/conv2d.cpp:10]   --->   Operation 163 'mul' 'res' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %res, i32 20, i32 51" [HLS/conv2d.cpp:12]   --->   Operation 164 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.14>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [HLS/conv2d.cpp:44]   --->   Operation 165 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_5_VITIS_LOOP_39_6_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [HLS/conv2d.cpp:39]   --->   Operation 170 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln1, i32 %acc_load" [HLS/conv2d.cpp:44]   --->   Operation 171 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln39 = store i32 %acc_1, i32 %acc" [HLS/conv2d.cpp:39]   --->   Operation 172 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc" [HLS/conv2d.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten68') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten68' [44]  (1.59 ns)

 <State 2>: 6.94ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load') on local variable 'indvar_flatten' [71]  (0 ns)
	'icmp' operation ('icmp_ln1027_2') [73]  (2.78 ns)
	'select' operation ('select_ln1027_1') [77]  (0.698 ns)
	'add' operation ('add_ln1027_1') [79]  (3.47 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty') [57]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('p_mid136') [85]  (6.91 ns)

 <State 5>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [80]  (6.86 ns)

 <State 6>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [80]  (6.86 ns)

 <State 7>: 6.86ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027') [80]  (6.86 ns)

 <State 8>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln1027_2') [82]  (3.52 ns)
	'add' operation ('add_ln42', HLS/conv2d.cpp:42) [118]  (3.47 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('filterValue_req', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [120]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus read operation ('filterValue', HLS/conv2d.cpp:42) on port 'gmem' (HLS/conv2d.cpp:42) [121]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('pixelValue_req', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) [125]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('pixelValue_req', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) [125]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('pixelValue_req', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) [125]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('pixelValue_req', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) [125]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read operation ('pixelValue', HLS/conv2d.cpp:43) on port 'gmem' (HLS/conv2d.cpp:43) [126]  (7.3 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('res', HLS/conv2d.cpp:10) [129]  (6.91 ns)

 <State 23>: 6.91ns
The critical path consists of the following:
	'mul' operation ('res', HLS/conv2d.cpp:10) [129]  (6.91 ns)

 <State 24>: 4.14ns
The critical path consists of the following:
	'load' operation ('acc_load', HLS/conv2d.cpp:44) on local variable 'acc' [69]  (0 ns)
	'add' operation ('acc', HLS/conv2d.cpp:44) [131]  (2.55 ns)
	'store' operation ('store_ln39', HLS/conv2d.cpp:39) of variable 'acc', HLS/conv2d.cpp:44 on local variable 'acc' [140]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
