Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,3386
design__instance__area,46085.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.004862874746322632
power__switching__total,0.0037836218252778053
power__leakage__total,8.322807047989045E-7
power__total,0.008647329173982143
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26660030493386455
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26648581318121206
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13690621246405235
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.164537388371235
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.136906
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.386252
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27879518927027147
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27879518927027147
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6916677981689979
timing__setup__ws__corner:nom_slow_1p08V_125C,1.4527410796630562
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.691668
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,2.337217
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27143932314585256
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27143932314585256
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3422517366386598
timing__setup__ws__corner:nom_typ_1p20V_25C,3.7810924350622206
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.342252
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.087528
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26660030493386455
clock__skew__worst_setup,0.26648581318121206
timing__hold__ws,0.13690621246405235
timing__setup__ws,1.4527410796630562
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.136906
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.337217
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 250.0 200.0
design__core__bbox,2.88 3.78 246.72 192.78
design__io,45
design__die__area,50000
design__core__area,46085.8
design__instance__count__stdcell,2699
design__instance__area__stdcell,42016.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.911693
design__instance__utilization__stdcell,0.911693
design__rows,50
design__rows:CoreSite,50
design__sites,25400
design__sites:CoreSite,25400
design__instance__count__class:inverter,241
design__instance__area__class:inverter,1320.88
design__instance__count__class:sequential_cell,289
design__instance__area__class:sequential_cell,14273.9
design__instance__count__class:multi_input_combinational_cell,1412
design__instance__area__class:multi_input_combinational_cell,13136.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,682
design__instance__area__class:timing_repair_buffer,11917
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,122489
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1202.95
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,88.9056
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,440
global_route__vias,20451
global_route__wirelength,178579
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,14
design__instance__count__class:antenna_cell,14
design__instance__area__class:antenna_cell,76.2048
route__net,2692
route__net__special,2
route__drc_errors__iter:0,1319
route__wirelength__iter:0,133831
route__drc_errors__iter:1,737
route__wirelength__iter:1,133263
route__drc_errors__iter:2,565
route__wirelength__iter:2,133064
route__drc_errors__iter:3,46
route__wirelength__iter:3,132925
route__drc_errors__iter:4,12
route__wirelength__iter:4,132922
route__drc_errors__iter:5,0
route__wirelength__iter:5,132910
route__drc_errors,0
route__wirelength,132910
route__vias,19048
route__vias__singlecut,19048
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,416.615
design__instance__count__class:fill_cell,687
design__instance__area__class:fill_cell,4069.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19498
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19863
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00501984
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00756435
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00180174
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00756435
design_powergrid__voltage__worst,0.00756435
design_powergrid__voltage__worst__net:VPWR,1.19498
design_powergrid__drop__worst,0.00756435
design_powergrid__drop__worst__net:VPWR,0.00501984
design_powergrid__voltage__worst__net:VGND,0.00756435
design_powergrid__drop__worst__net:VGND,0.00756435
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.00136999999999999990708821062668221202329732477664947509765625
ir__drop__worst,0.0050200000000000001565414464721470721997320652008056640625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
