/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * atj213x version: 1.1
 * atj213x authors: Marcin Bukat
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_REGS_MHA_H__
#define __HEADERGEN_REGS_MHA_H__

#define MHA_CTL         (*(volatile uint32_t *)MHA_CTL_ADDR)
#define MHA_CTL_ADDR    (0xb00c0000 + 0x0)

#define MHA_CFG         (*(volatile uint32_t *)MHA_CFG_ADDR)
#define MHA_CFG_ADDR    (0xb00c0000 + 0x4)

#define MHA_DCSCL0      (*(volatile uint32_t *)MHA_DCSCL0_ADDR)
#define MHA_DCSCL0_ADDR (0xb00c0000 + 0x10)

#define MHA_DCSCL1      (*(volatile uint32_t *)MHA_DCSCL1_ADDR)
#define MHA_DCSCL1_ADDR (0xb00c0000 + 0x14)

#define MHA_DCSCL2      (*(volatile uint32_t *)MHA_DCSCL2_ADDR)
#define MHA_DCSCL2_ADDR (0xb00c0000 + 0x18)

#define MHA_DCSCL3      (*(volatile uint32_t *)MHA_DCSCL3_ADDR)
#define MHA_DCSCL3_ADDR (0xb00c0000 + 0x1c)

#define MHA_QSCL        (*(volatile uint32_t *)MHA_QSCL_ADDR)
#define MHA_QSCL_ADDR   (0xb00c0000 + 0x20)

#endif /* __HEADERGEN_REGS_MHA_H__*/
