verilog xil_defaultlib --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/common" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ip/design_1_frontpanel_1_0/templates" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../k410t_jesd.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt/example_design/design_1_jesd204_0_0_phy_gt_tx_startup_fsm.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt/example_design/design_1_jesd204_0_0_phy_gt_rx_startup_fsm.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt_init.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt_cpll_railing.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt_gt.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt_multi_gt.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt/example_design/design_1_jesd204_0_0_phy_gt_sync_block.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/ip_0/design_1_jesd204_0_0_phy_gt.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy_block.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy_sync_block.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy_support.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy_gt_common_wrapper.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy_gtwizard_0_common.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/ip_0/synth/design_1_jesd204_0_0_phy.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_clocking.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_support.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_block.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_address_decoder.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_register_decode.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_axi_lite_ipif.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_counter_f.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_pselect_f.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_count_err.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_reset_block.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.v" \
"../../../bd/design_1/ip/design_1_okAXI4LiteInterface_0_0/sim/design_1_okAXI4LiteInterface_0_0.v" \
"../../../bd/design_1/ip/design_1_wireoutbreakout_0_0/sim/design_1_wireoutbreakout_0_0.v" \
"../../../bd/design_1/ip/design_1_data_processing_unit_0_0/sim/design_1_data_processing_unit_0_0.v" \
"../../../bd/design_1/ip/design_1_jesd204_0_transport_0_0/sim/design_1_jesd204_0_transport_0_0.v" \
"../../../bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" \
"../../../bd/design_1/ip/design_1_negate_0_0/sim/design_1_negate_0_0.v" \
"../../../bd/design_1/ip/design_1_half_rate_0_0/sim/design_1_half_rate_0_0.v" \
"../../../bd/design_1/ip/design_1_enable_read_0_0/sim/design_1_enable_read_0_0.v" \
"../../../bd/design_1/ip/design_1_enable_write_0_0/sim/design_1_enable_write_0_0.v" \
"../../../bd/design_1/ip/design_1_concat_pad_0_0/sim/design_1_concat_pad_0_0.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/design_1_frontpanel_1_0_wrapper_simulation.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okHost.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okWireOR.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okBTPipeIn.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okBTPipeOut.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okWireIn.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/FrontPanel/okWireOut.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/test_bench_template.v" \
"../../../bd/design_1/ip/design_1_frontpanel_1_0/gateware/simulation/design_1_frontpanel_1_0_simulation.v" \
"../../../bd/design_1/ip/design_1_ila_0_2/sim/design_1_ila_0_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
