
SensorHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a320  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  0800a430  0800a430  0000b430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a620  0800a620  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a620  0800a620  0000c06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a620  0800a620  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a620  0800a620  0000b620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a624  0800a624  0000b624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a628  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004294  2000006c  0800a694  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004300  0800a694  0000c300  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d39  00000000  00000000  0000c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003300  00000000  00000000  00023dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  000270d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011cc  00000000  00000000  00028778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae33  00000000  00000000  00029944  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000191c6  00000000  00000000  00044777  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000992c4  00000000  00000000  0005d93d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6c01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006814  00000000  00000000  000f6c44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000fd458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a418 	.word	0x0800a418

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800a418 	.word	0x0800a418

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d106      	bne.n	800019c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800018e:	f04f 33ff 	mov.w	r3, #4294967295
 8000192:	2201      	movs	r2, #1
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <__io_putchar+0x34>)
 8000196:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <__io_putchar+0x38>)
 8000198:	f006 fd82 	bl	8006ca0 <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800019c:	1d39      	adds	r1, r7, #4
 800019e:	f04f 33ff 	mov.w	r3, #4294967295
 80001a2:	2201      	movs	r2, #1
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__io_putchar+0x38>)
 80001a6:	f006 fd7b 	bl	8006ca0 <HAL_UART_Transmit>
 return ch;
 80001aa:	687b      	ldr	r3, [r7, #4]
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	0800a430 	.word	0x0800a430
 80001b8:	200004a8 	.word	0x200004a8

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b5b0      	push	{r4, r5, r7, lr}
 80001be:	b08e      	sub	sp, #56	@ 0x38
 80001c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c2:	f001 f973 	bl	80014ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c6:	f000 f8b9 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ca:	f000 faad 	bl	8000728 <MX_GPIO_Init>
  MX_DMA_Init();
 80001ce:	f000 fa85 	bl	80006dc <MX_DMA_Init>
  MX_I2C2_Init();
 80001d2:	f000 f8f5 	bl	80003c0 <MX_I2C2_Init>
  MX_SPI2_Init();
 80001d6:	f000 f921 	bl	800041c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80001da:	f000 fa2b 	bl	8000634 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80001de:	f000 fa53 	bl	8000688 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80001e2:	f000 f99b 	bl	800051c <MX_TIM4_Init>
  MX_TIM3_Init();
 80001e6:	f000 f94b 	bl	8000480 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  CO_Init();
 80001ea:	f000 fb4d 	bl	8000888 <CO_Init>
  IMU_Init();
 80001ee:	f000 fbab 	bl	8000948 <IMU_Init>
  Sonar_Init();
 80001f2:	f000 fc77 	bl	8000ae4 <Sonar_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001f6:	4b3b      	ldr	r3, [pc, #236]	@ (80002e4 <main+0x128>)
 80001f8:	463c      	mov	r4, r7
 80001fa:	461d      	mov	r5, r3
 80001fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000200:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000204:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000208:	463b      	mov	r3, r7
 800020a:	2100      	movs	r1, #0
 800020c:	4618      	mov	r0, r3
 800020e:	f007 fd0f 	bl	8007c30 <osThreadCreate>
 8000212:	4603      	mov	r3, r0
 8000214:	4a34      	ldr	r2, [pc, #208]	@ (80002e8 <main+0x12c>)
 8000216:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  BaseType_t xReturnedCO;
  xReturnedCO = xTaskCreate(		(TaskFunction_t)Task_CO,
 8000218:	4b34      	ldr	r3, [pc, #208]	@ (80002ec <main+0x130>)
 800021a:	9301      	str	r3, [sp, #4]
 800021c:	230a      	movs	r3, #10
 800021e:	9300      	str	r3, [sp, #0]
 8000220:	2300      	movs	r3, #0
 8000222:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000226:	4932      	ldr	r1, [pc, #200]	@ (80002f0 <main+0x134>)
 8000228:	4832      	ldr	r0, [pc, #200]	@ (80002f4 <main+0x138>)
 800022a:	f007 fe5c 	bl	8007ee6 <xTaskCreate>
 800022e:	62f8      	str	r0, [r7, #44]	@ 0x2c
									512+256,
									NULL,
									TASK_CO_PRIO,
									&xCOHandle);
  BaseType_t xReturnedIMU;
  xReturnedIMU = xTaskCreate(		(TaskFunction_t)Task_IMU,
 8000230:	4b31      	ldr	r3, [pc, #196]	@ (80002f8 <main+0x13c>)
 8000232:	9301      	str	r3, [sp, #4]
 8000234:	230b      	movs	r3, #11
 8000236:	9300      	str	r3, [sp, #0]
 8000238:	2300      	movs	r3, #0
 800023a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800023e:	492f      	ldr	r1, [pc, #188]	@ (80002fc <main+0x140>)
 8000240:	482f      	ldr	r0, [pc, #188]	@ (8000300 <main+0x144>)
 8000242:	f007 fe50 	bl	8007ee6 <xTaskCreate>
 8000246:	62b8      	str	r0, [r7, #40]	@ 0x28
									1024,
									NULL,
									TASK_IMU_PRIO,
									&xIMUHandle);
  BaseType_t xReturnedSonar;
  xReturnedSonar = xTaskCreate(		(TaskFunction_t)Task_Sonar,
 8000248:	4b2e      	ldr	r3, [pc, #184]	@ (8000304 <main+0x148>)
 800024a:	9301      	str	r3, [sp, #4]
 800024c:	230c      	movs	r3, #12
 800024e:	9300      	str	r3, [sp, #0]
 8000250:	2300      	movs	r3, #0
 8000252:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000256:	492c      	ldr	r1, [pc, #176]	@ (8000308 <main+0x14c>)
 8000258:	482c      	ldr	r0, [pc, #176]	@ (800030c <main+0x150>)
 800025a:	f007 fe44 	bl	8007ee6 <xTaskCreate>
 800025e:	6278      	str	r0, [r7, #36]	@ 0x24
  									512,
  									NULL,
									TASK_SONAR_PRIO,
  									&xSonarHandle);
  BaseType_t xReturnedReport;
  xReturnedReport = xTaskCreate(	(TaskFunction_t)Task_Report,
 8000260:	4b2b      	ldr	r3, [pc, #172]	@ (8000310 <main+0x154>)
 8000262:	9301      	str	r3, [sp, #4]
 8000264:	230d      	movs	r3, #13
 8000266:	9300      	str	r3, [sp, #0]
 8000268:	2300      	movs	r3, #0
 800026a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800026e:	4929      	ldr	r1, [pc, #164]	@ (8000314 <main+0x158>)
 8000270:	4829      	ldr	r0, [pc, #164]	@ (8000318 <main+0x15c>)
 8000272:	f007 fe38 	bl	8007ee6 <xTaskCreate>
 8000276:	6238      	str	r0, [r7, #32]
									800,
									NULL,
									TASK_REPORT_PRIO,
									&xReportHandle);
  BaseType_t xReturnedDebug;
  xReturnedDebug = xTaskCreate(	(TaskFunction_t)Task_DEBUG,
 8000278:	4b25      	ldr	r3, [pc, #148]	@ (8000310 <main+0x154>)
 800027a:	9301      	str	r3, [sp, #4]
 800027c:	2301      	movs	r3, #1
 800027e:	9300      	str	r3, [sp, #0]
 8000280:	2300      	movs	r3, #0
 8000282:	2280      	movs	r2, #128	@ 0x80
 8000284:	4925      	ldr	r1, [pc, #148]	@ (800031c <main+0x160>)
 8000286:	4826      	ldr	r0, [pc, #152]	@ (8000320 <main+0x164>)
 8000288:	f007 fe2d 	bl	8007ee6 <xTaskCreate>
 800028c:	61f8      	str	r0, [r7, #28]
  									"Task_Debug",
  									128,
  									NULL,
  									1,
  									&xReportHandle);
  if(xReturnedCO == pdPASS){
 800028e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000290:	2b01      	cmp	r3, #1
 8000292:	d103      	bne.n	800029c <main+0xe0>
	  printf("CO Task created! %l\n", xReturnedCO);
 8000294:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000296:	4823      	ldr	r0, [pc, #140]	@ (8000324 <main+0x168>)
 8000298:	f009 f950 	bl	800953c <iprintf>
  }
  if(xReturnedIMU == pdPASS){
 800029c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800029e:	2b01      	cmp	r3, #1
 80002a0:	d103      	bne.n	80002aa <main+0xee>
  	  printf("IMU Task created! %l\n", xReturnedIMU);
 80002a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80002a4:	4820      	ldr	r0, [pc, #128]	@ (8000328 <main+0x16c>)
 80002a6:	f009 f949 	bl	800953c <iprintf>
  }
  if(xReturnedSonar == pdPASS){
 80002aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002ac:	2b01      	cmp	r3, #1
 80002ae:	d103      	bne.n	80002b8 <main+0xfc>
  	  printf("Sonar Task created! %l\n", xReturnedSonar);
 80002b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80002b2:	481e      	ldr	r0, [pc, #120]	@ (800032c <main+0x170>)
 80002b4:	f009 f942 	bl	800953c <iprintf>
  }
  if(xReturnedReport == pdPASS){
 80002b8:	6a3b      	ldr	r3, [r7, #32]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d103      	bne.n	80002c6 <main+0x10a>
	  printf("Report Task created! %l\n", xReturnedReport);
 80002be:	6a39      	ldr	r1, [r7, #32]
 80002c0:	481b      	ldr	r0, [pc, #108]	@ (8000330 <main+0x174>)
 80002c2:	f009 f93b 	bl	800953c <iprintf>
  }
  if(xReturnedDebug == pdPASS){
 80002c6:	69fb      	ldr	r3, [r7, #28]
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d104      	bne.n	80002d6 <main+0x11a>
  	  printf("Debug Task created! %l\n", xReturnedReport);
 80002cc:	6a39      	ldr	r1, [r7, #32]
 80002ce:	4819      	ldr	r0, [pc, #100]	@ (8000334 <main+0x178>)
 80002d0:	f009 f934 	bl	800953c <iprintf>
 80002d4:	e002      	b.n	80002dc <main+0x120>
  }
  else{
	  printf("debug task not created\n");
 80002d6:	4818      	ldr	r0, [pc, #96]	@ (8000338 <main+0x17c>)
 80002d8:	f009 f9a0 	bl	800961c <puts>
  }

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002dc:	f007 fca1 	bl	8007c22 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002e0:	bf00      	nop
 80002e2:	e7fd      	b.n	80002e0 <main+0x124>
 80002e4:	0800a50c 	.word	0x0800a50c
 80002e8:	2000057c 	.word	0x2000057c
 80002ec:	20000580 	.word	0x20000580
 80002f0:	0800a434 	.word	0x0800a434
 80002f4:	080008a5 	.word	0x080008a5
 80002f8:	20000590 	.word	0x20000590
 80002fc:	0800a43c 	.word	0x0800a43c
 8000300:	0800097d 	.word	0x0800097d
 8000304:	200005a4 	.word	0x200005a4
 8000308:	0800a448 	.word	0x0800a448
 800030c:	08000af1 	.word	0x08000af1
 8000310:	200005ac 	.word	0x200005ac
 8000314:	0800a454 	.word	0x0800a454
 8000318:	08000c9d 	.word	0x08000c9d
 800031c:	0800a460 	.word	0x0800a460
 8000320:	08000831 	.word	0x08000831
 8000324:	0800a46c 	.word	0x0800a46c
 8000328:	0800a484 	.word	0x0800a484
 800032c:	0800a49c 	.word	0x0800a49c
 8000330:	0800a4b4 	.word	0x0800a4b4
 8000334:	0800a4d0 	.word	0x0800a4d0
 8000338:	0800a4e8 	.word	0x0800a4e8

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b090      	sub	sp, #64	@ 0x40
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	f107 0318 	add.w	r3, r7, #24
 8000346:	2228      	movs	r2, #40	@ 0x28
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f009 fa46 	bl	80097dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000350:	1d3b      	adds	r3, r7, #4
 8000352:	2200      	movs	r2, #0
 8000354:	601a      	str	r2, [r3, #0]
 8000356:	605a      	str	r2, [r3, #4]
 8000358:	609a      	str	r2, [r3, #8]
 800035a:	60da      	str	r2, [r3, #12]
 800035c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800035e:	2302      	movs	r3, #2
 8000360:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000362:	2301      	movs	r3, #1
 8000364:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000366:	2310      	movs	r3, #16
 8000368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800036a:	2302      	movs	r3, #2
 800036c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800036e:	2300      	movs	r3, #0
 8000370:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000372:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000376:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000378:	f107 0318 	add.w	r3, r7, #24
 800037c:	4618      	mov	r0, r3
 800037e:	f004 fbd7 	bl	8004b30 <HAL_RCC_OscConfig>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000388:	f000 fd1c 	bl	8000dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038c:	230f      	movs	r3, #15
 800038e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000390:	2302      	movs	r3, #2
 8000392:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000394:	2300      	movs	r3, #0
 8000396:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000398:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800039c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039e:	2300      	movs	r3, #0
 80003a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2102      	movs	r1, #2
 80003a6:	4618      	mov	r0, r3
 80003a8:	f004 fe44 	bl	8005034 <HAL_RCC_ClockConfig>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80003b2:	f000 fd07 	bl	8000dc4 <Error_Handler>
  }
}
 80003b6:	bf00      	nop
 80003b8:	3740      	adds	r7, #64	@ 0x40
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
	...

080003c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80003c4:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003c6:	4a13      	ldr	r2, [pc, #76]	@ (8000414 <MX_I2C2_Init+0x54>)
 80003c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80003ca:	4b11      	ldr	r3, [pc, #68]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003cc:	4a12      	ldr	r2, [pc, #72]	@ (8000418 <MX_I2C2_Init+0x58>)
 80003ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80003d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80003d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003d8:	2200      	movs	r2, #0
 80003da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80003e2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80003ea:	4b09      	ldr	r3, [pc, #36]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003f0:	4b07      	ldr	r3, [pc, #28]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003f6:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003fc:	4804      	ldr	r0, [pc, #16]	@ (8000410 <MX_I2C2_Init+0x50>)
 80003fe:	f001 fe61 	bl	80020c4 <HAL_I2C_Init>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000408:	f000 fcdc 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800040c:	bf00      	nop
 800040e:	bd80      	pop	{r7, pc}
 8000410:	20000328 	.word	0x20000328
 8000414:	40005800 	.word	0x40005800
 8000418:	000186a0 	.word	0x000186a0

0800041c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000420:	4b15      	ldr	r3, [pc, #84]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000422:	4a16      	ldr	r2, [pc, #88]	@ (800047c <MX_SPI2_Init+0x60>)
 8000424:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000426:	4b14      	ldr	r3, [pc, #80]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000428:	2200      	movs	r2, #0
 800042a:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800042c:	4b12      	ldr	r3, [pc, #72]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000432:	4b11      	ldr	r3, [pc, #68]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000438:	4b0f      	ldr	r3, [pc, #60]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800043a:	2200      	movs	r2, #0
 800043c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800043e:	4b0e      	ldr	r3, [pc, #56]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000440:	2200      	movs	r2, #0
 8000442:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000444:	4b0c      	ldr	r3, [pc, #48]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000446:	2200      	movs	r2, #0
 8000448:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800044a:	4b0b      	ldr	r3, [pc, #44]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000450:	4b09      	ldr	r3, [pc, #36]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000452:	2200      	movs	r2, #0
 8000454:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000456:	4b08      	ldr	r3, [pc, #32]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000458:	2200      	movs	r2, #0
 800045a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <MX_SPI2_Init+0x5c>)
 800045e:	220a      	movs	r2, #10
 8000460:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000462:	4805      	ldr	r0, [pc, #20]	@ (8000478 <MX_SPI2_Init+0x5c>)
 8000464:	f004 ff74 	bl	8005350 <HAL_SPI_Init>
 8000468:	4603      	mov	r3, r0
 800046a:	2b00      	cmp	r3, #0
 800046c:	d001      	beq.n	8000472 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800046e:	f000 fca9 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	200003c0 	.word	0x200003c0
 800047c:	40003800 	.word	0x40003800

08000480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b086      	sub	sp, #24
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000486:	f107 0308 	add.w	r3, r7, #8
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000494:	463b      	mov	r3, r7
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800049c:	4b1d      	ldr	r3, [pc, #116]	@ (8000514 <MX_TIM3_Init+0x94>)
 800049e:	4a1e      	ldr	r2, [pc, #120]	@ (8000518 <MX_TIM3_Init+0x98>)
 80004a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 36-1;
 80004a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004a4:	2223      	movs	r2, #35	@ 0x23
 80004a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80004ae:	4b19      	ldr	r3, [pc, #100]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004b4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b6:	4b17      	ldr	r3, [pc, #92]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004bc:	4b15      	ldr	r3, [pc, #84]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004be:	2200      	movs	r2, #0
 80004c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004c2:	4814      	ldr	r0, [pc, #80]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004c4:	f005 faba 	bl	8005a3c <HAL_TIM_Base_Init>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80004ce:	f000 fc79 	bl	8000dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80004d8:	f107 0308 	add.w	r3, r7, #8
 80004dc:	4619      	mov	r1, r3
 80004de:	480d      	ldr	r0, [pc, #52]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004e0:	f005 fee4 	bl	80062ac <HAL_TIM_ConfigClockSource>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80004ea:	f000 fc6b 	bl	8000dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004ee:	2300      	movs	r3, #0
 80004f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f2:	2300      	movs	r3, #0
 80004f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80004f6:	463b      	mov	r3, r7
 80004f8:	4619      	mov	r1, r3
 80004fa:	4806      	ldr	r0, [pc, #24]	@ (8000514 <MX_TIM3_Init+0x94>)
 80004fc:	f006 fb10 	bl	8006b20 <HAL_TIMEx_MasterConfigSynchronization>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000506:	f000 fc5d 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800050a:	bf00      	nop
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	20000418 	.word	0x20000418
 8000518:	40000400 	.word	0x40000400

0800051c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b090      	sub	sp, #64	@ 0x40
 8000520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000522:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	605a      	str	r2, [r3, #4]
 800052c:	609a      	str	r2, [r3, #8]
 800052e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000530:	f107 031c 	add.w	r3, r7, #28
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000556:	4b35      	ldr	r3, [pc, #212]	@ (800062c <MX_TIM4_Init+0x110>)
 8000558:	4a35      	ldr	r2, [pc, #212]	@ (8000630 <MX_TIM4_Init+0x114>)
 800055a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36-1;
 800055c:	4b33      	ldr	r3, [pc, #204]	@ (800062c <MX_TIM4_Init+0x110>)
 800055e:	2223      	movs	r2, #35	@ 0x23
 8000560:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000562:	4b32      	ldr	r3, [pc, #200]	@ (800062c <MX_TIM4_Init+0x110>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000568:	4b30      	ldr	r3, [pc, #192]	@ (800062c <MX_TIM4_Init+0x110>)
 800056a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800056e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000570:	4b2e      	ldr	r3, [pc, #184]	@ (800062c <MX_TIM4_Init+0x110>)
 8000572:	2200      	movs	r2, #0
 8000574:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000576:	4b2d      	ldr	r3, [pc, #180]	@ (800062c <MX_TIM4_Init+0x110>)
 8000578:	2200      	movs	r2, #0
 800057a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800057c:	482b      	ldr	r0, [pc, #172]	@ (800062c <MX_TIM4_Init+0x110>)
 800057e:	f005 fa5d 	bl	8005a3c <HAL_TIM_Base_Init>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000588:	f000 fc1c 	bl	8000dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800058c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000590:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000592:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000596:	4619      	mov	r1, r3
 8000598:	4824      	ldr	r0, [pc, #144]	@ (800062c <MX_TIM4_Init+0x110>)
 800059a:	f005 fe87 	bl	80062ac <HAL_TIM_ConfigClockSource>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80005a4:	f000 fc0e 	bl	8000dc4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80005a8:	4820      	ldr	r0, [pc, #128]	@ (800062c <MX_TIM4_Init+0x110>)
 80005aa:	f005 fae1 	bl	8005b70 <HAL_TIM_IC_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80005b4:	f000 fc06 	bl	8000dc4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80005b8:	2304      	movs	r3, #4
 80005ba:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80005bc:	2340      	movs	r3, #64	@ 0x40
 80005be:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80005c0:	2300      	movs	r3, #0
 80005c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80005c8:	f107 031c 	add.w	r3, r7, #28
 80005cc:	4619      	mov	r1, r3
 80005ce:	4817      	ldr	r0, [pc, #92]	@ (800062c <MX_TIM4_Init+0x110>)
 80005d0:	f005 ff33 	bl	800643a <HAL_TIM_SlaveConfigSynchro>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 80005da:	f000 fbf3 	bl	8000dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80005e6:	f107 0314 	add.w	r3, r7, #20
 80005ea:	4619      	mov	r1, r3
 80005ec:	480f      	ldr	r0, [pc, #60]	@ (800062c <MX_TIM4_Init+0x110>)
 80005ee:	f006 fa97 	bl	8006b20 <HAL_TIMEx_MasterConfigSynchronization>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 80005f8:	f000 fbe4 	bl	8000dc4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000600:	2301      	movs	r3, #1
 8000602:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2200      	movs	r2, #0
 8000610:	4619      	mov	r1, r3
 8000612:	4806      	ldr	r0, [pc, #24]	@ (800062c <MX_TIM4_Init+0x110>)
 8000614:	f005 fdae 	bl	8006174 <HAL_TIM_IC_ConfigChannel>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 800061e:	f000 fbd1 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	3740      	adds	r7, #64	@ 0x40
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000460 	.word	0x20000460
 8000630:	40000800 	.word	0x40000800

08000634 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000638:	4b11      	ldr	r3, [pc, #68]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800063a:	4a12      	ldr	r2, [pc, #72]	@ (8000684 <MX_USART2_UART_Init+0x50>)
 800063c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800063e:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000640:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000644:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000646:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000652:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800065a:	220c      	movs	r2, #12
 800065c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	@ (8000680 <MX_USART2_UART_Init+0x4c>)
 800066c:	f006 fac8 	bl	8006c00 <HAL_UART_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000676:	f000 fba5 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	200004a8 	.word	0x200004a8
 8000684:	40004400 	.word	0x40004400

08000688 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 800068e:	4a12      	ldr	r2, [pc, #72]	@ (80006d8 <MX_USART3_UART_Init+0x50>)
 8000690:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 8000694:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000698:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b8:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006be:	4805      	ldr	r0, [pc, #20]	@ (80006d4 <MX_USART3_UART_Init+0x4c>)
 80006c0:	f006 fa9e 	bl	8006c00 <HAL_UART_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80006ca:	f000 fb7b 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200004f0 	.word	0x200004f0
 80006d8:	40004800 	.word	0x40004800

080006dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e2:	4b10      	ldr	r3, [pc, #64]	@ (8000724 <MX_DMA_Init+0x48>)
 80006e4:	695b      	ldr	r3, [r3, #20]
 80006e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <MX_DMA_Init+0x48>)
 80006e8:	f043 0301 	orr.w	r3, r3, #1
 80006ec:	6153      	str	r3, [r2, #20]
 80006ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <MX_DMA_Init+0x48>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2105      	movs	r1, #5
 80006fe:	200d      	movs	r0, #13
 8000700:	f001 f80d 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000704:	200d      	movs	r0, #13
 8000706:	f001 f826 	bl	8001756 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2105      	movs	r1, #5
 800070e:	200f      	movs	r0, #15
 8000710:	f001 f805 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000714:	200f      	movs	r0, #15
 8000716:	f001 f81e 	bl	8001756 <HAL_NVIC_EnableIRQ>

}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40021000 	.word	0x40021000

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 0310 	add.w	r3, r7, #16
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073c:	4b38      	ldr	r3, [pc, #224]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	4a37      	ldr	r2, [pc, #220]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000742:	f043 0310 	orr.w	r3, r3, #16
 8000746:	6193      	str	r3, [r2, #24]
 8000748:	4b35      	ldr	r3, [pc, #212]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	f003 0310 	and.w	r3, r3, #16
 8000750:	60fb      	str	r3, [r7, #12]
 8000752:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000754:	4b32      	ldr	r3, [pc, #200]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	4a31      	ldr	r2, [pc, #196]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800075a:	f043 0320 	orr.w	r3, r3, #32
 800075e:	6193      	str	r3, [r2, #24]
 8000760:	4b2f      	ldr	r3, [pc, #188]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000762:	699b      	ldr	r3, [r3, #24]
 8000764:	f003 0320 	and.w	r3, r3, #32
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800076c:	4b2c      	ldr	r3, [pc, #176]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	4a2b      	ldr	r2, [pc, #172]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000772:	f043 0304 	orr.w	r3, r3, #4
 8000776:	6193      	str	r3, [r2, #24]
 8000778:	4b29      	ldr	r3, [pc, #164]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	f003 0304 	and.w	r3, r3, #4
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000784:	4b26      	ldr	r3, [pc, #152]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	4a25      	ldr	r2, [pc, #148]	@ (8000820 <MX_GPIO_Init+0xf8>)
 800078a:	f043 0308 	orr.w	r3, r3, #8
 800078e:	6193      	str	r3, [r2, #24]
 8000790:	4b23      	ldr	r3, [pc, #140]	@ (8000820 <MX_GPIO_Init+0xf8>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	f003 0308 	and.w	r3, r3, #8
 8000798:	603b      	str	r3, [r7, #0]
 800079a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|SPI_IRQ_Pin|Sonar_IRQ_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 80007a2:	4820      	ldr	r0, [pc, #128]	@ (8000824 <MX_GPIO_Init+0xfc>)
 80007a4:	f001 fc3b 	bl	800201e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 80007a8:	2200      	movs	r2, #0
 80007aa:	2120      	movs	r1, #32
 80007ac:	481e      	ldr	r0, [pc, #120]	@ (8000828 <MX_GPIO_Init+0x100>)
 80007ae:	f001 fc36 	bl	800201e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007b8:	4b1c      	ldr	r3, [pc, #112]	@ (800082c <MX_GPIO_Init+0x104>)
 80007ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c0:	f107 0310 	add.w	r3, r7, #16
 80007c4:	4619      	mov	r1, r3
 80007c6:	4818      	ldr	r0, [pc, #96]	@ (8000828 <MX_GPIO_Init+0x100>)
 80007c8:	f001 fa8e 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SPI_IRQ_Pin Sonar_IRQ_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SPI_IRQ_Pin|Sonar_IRQ_Pin;
 80007cc:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 80007d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d2:	2301      	movs	r3, #1
 80007d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007da:	2302      	movs	r3, #2
 80007dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007de:	f107 0310 	add.w	r3, r7, #16
 80007e2:	4619      	mov	r1, r3
 80007e4:	480f      	ldr	r0, [pc, #60]	@ (8000824 <MX_GPIO_Init+0xfc>)
 80007e6:	f001 fa7f 	bl	8001ce8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 80007ea:	2320      	movs	r3, #32
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ee:	2301      	movs	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f6:	2302      	movs	r3, #2
 80007f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 80007fa:	f107 0310 	add.w	r3, r7, #16
 80007fe:	4619      	mov	r1, r3
 8000800:	4809      	ldr	r0, [pc, #36]	@ (8000828 <MX_GPIO_Init+0x100>)
 8000802:	f001 fa71 	bl	8001ce8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	2105      	movs	r1, #5
 800080a:	2028      	movs	r0, #40	@ 0x28
 800080c:	f000 ff87 	bl	800171e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000810:	2028      	movs	r0, #40	@ 0x28
 8000812:	f000 ffa0 	bl	8001756 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000816:	bf00      	nop
 8000818:	3720      	adds	r7, #32
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40021000 	.word	0x40021000
 8000824:	40010800 	.word	0x40010800
 8000828:	40011000 	.word	0x40011000
 800082c:	10110000 	.word	0x10110000

08000830 <Task_DEBUG>:
/* USER CODE BEGIN 4 */




void Task_DEBUG(void *pvParameters){
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	for(;;){
		printf("\n");
 8000838:	200a      	movs	r0, #10
 800083a:	f008 fe91 	bl	8009560 <putchar>
		printf("CO : %u/10 ppm\n", CO_PPM);
 800083e:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <Task_DEBUG+0x40>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	4619      	mov	r1, r3
 8000844:	480b      	ldr	r0, [pc, #44]	@ (8000874 <Task_DEBUG+0x44>)
 8000846:	f008 fe79 	bl	800953c <iprintf>
		printf("IMU: %u\n", IMU_accident_bool);
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <Task_DEBUG+0x48>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	4619      	mov	r1, r3
 8000850:	480a      	ldr	r0, [pc, #40]	@ (800087c <Task_DEBUG+0x4c>)
 8000852:	f008 fe73 	bl	800953c <iprintf>
		printf("Sonar: %d\n", distance);
 8000856:	4b0a      	ldr	r3, [pc, #40]	@ (8000880 <Task_DEBUG+0x50>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4619      	mov	r1, r3
 800085c:	4809      	ldr	r0, [pc, #36]	@ (8000884 <Task_DEBUG+0x54>)
 800085e:	f008 fe6d 	bl	800953c <iprintf>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8000862:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000866:	f007 fd0d 	bl	8008284 <vTaskDelay>
		printf("\n");
 800086a:	bf00      	nop
 800086c:	e7e4      	b.n	8000838 <Task_DEBUG+0x8>
 800086e:	bf00      	nop
 8000870:	2000058e 	.word	0x2000058e
 8000874:	0800a528 	.word	0x0800a528
 8000878:	2000059a 	.word	0x2000059a
 800087c:	0800a538 	.word	0x0800a538
 8000880:	200005a8 	.word	0x200005a8
 8000884:	0800a544 	.word	0x0800a544

08000888 <CO_Init>:





void CO_Init(void){
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
	  HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);	// CO Sensor UART , TODO: Interrupt  DMA 
 800088c:	2209      	movs	r2, #9
 800088e:	4903      	ldr	r1, [pc, #12]	@ (800089c <CO_Init+0x14>)
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <CO_Init+0x18>)
 8000892:	f006 fa90 	bl	8006db6 <HAL_UART_Receive_DMA>
}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000584 	.word	0x20000584
 80008a0:	200004f0 	.word	0x200004f0

080008a4 <Task_CO>:

// Deferred interrupt Processing
void Task_CO( void *pvParameters )
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifiedValue;
	pvParameters = pvParameters;	// for compiler warning
	uint16_t temp_co_ppm;

	for(;;) {
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1500));	//    . & 1.5 
 80008ac:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80008b0:	2001      	movs	r0, #1
 80008b2:	f008 f857 	bl	8008964 <ulTaskNotifyTake>
 80008b6:	60f8      	str	r0, [r7, #12]
//		printf("(0=CO timeout): %u\n", ulNotifiedValue);

		temp_co_ppm = ((CO_UART_RxBuffer[4] << 8) | CO_UART_RxBuffer[5]);		// Corrected formula
 80008b8:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <Task_CO+0x3c>)
 80008ba:	791b      	ldrb	r3, [r3, #4]
 80008bc:	b21b      	sxth	r3, r3
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	b21a      	sxth	r2, r3
 80008c2:	4b07      	ldr	r3, [pc, #28]	@ (80008e0 <Task_CO+0x3c>)
 80008c4:	795b      	ldrb	r3, [r3, #5]
 80008c6:	b21b      	sxth	r3, r3
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b21b      	sxth	r3, r3
 80008cc:	817b      	strh	r3, [r7, #10]

		taskENTER_CRITICAL();
 80008ce:	f008 fa85 	bl	8008ddc <vPortEnterCritical>
		CO_PPM = temp_co_ppm;
 80008d2:	4a04      	ldr	r2, [pc, #16]	@ (80008e4 <Task_CO+0x40>)
 80008d4:	897b      	ldrh	r3, [r7, #10]
 80008d6:	8013      	strh	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80008d8:	f008 fab0 	bl	8008e3c <vPortExitCritical>
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(1500));	//    . & 1.5 
 80008dc:	bf00      	nop
 80008de:	e7e5      	b.n	80008ac <Task_CO+0x8>
 80008e0:	20000584 	.word	0x20000584
 80008e4:	2000058e 	.word	0x2000058e

080008e8 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

	if (huart->Instance == USART3)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000930 <HAL_UART_RxCpltCallback+0x48>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d115      	bne.n	8000926 <HAL_UART_RxCpltCallback+0x3e>
	{
		xHigherPriorityTaskWoken = pdFALSE;
 80008fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000934 <HAL_UART_RxCpltCallback+0x4c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xCOHandle, &xHigherPriorityTaskWoken);
 8000900:	4b0d      	ldr	r3, [pc, #52]	@ (8000938 <HAL_UART_RxCpltCallback+0x50>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	490b      	ldr	r1, [pc, #44]	@ (8000934 <HAL_UART_RxCpltCallback+0x4c>)
 8000906:	4618      	mov	r0, r3
 8000908:	f008 f878 	bl	80089fc <vTaskNotifyGiveFromISR>
		HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);		// 9 byte 
 800090c:	2209      	movs	r2, #9
 800090e:	490b      	ldr	r1, [pc, #44]	@ (800093c <HAL_UART_RxCpltCallback+0x54>)
 8000910:	480b      	ldr	r0, [pc, #44]	@ (8000940 <HAL_UART_RxCpltCallback+0x58>)
 8000912:	f006 fa50 	bl	8006db6 <HAL_UART_Receive_DMA>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000916:	4b0b      	ldr	r3, [pc, #44]	@ (8000944 <HAL_UART_RxCpltCallback+0x5c>)
 8000918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	f3bf 8f4f 	dsb	sy
 8000922:	f3bf 8f6f 	isb	sy
	}
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40004800 	.word	0x40004800
 8000934:	200005b0 	.word	0x200005b0
 8000938:	20000580 	.word	0x20000580
 800093c:	20000584 	.word	0x20000584
 8000940:	200004f0 	.word	0x200004f0
 8000944:	e000ed04 	.word	0xe000ed04

08000948 <IMU_Init>:




// (26.02.18)
void IMU_Init(void){
 8000948:	b580      	push	{r7, lr}
 800094a:	b086      	sub	sp, #24
 800094c:	af04      	add	r7, sp, #16
	uint16_t 	IMU_ctrl_reg1_addr = 0x20;	// CTRL_RRG1 
 800094e:	2320      	movs	r3, #32
 8000950:	80fb      	strh	r3, [r7, #6]
	uint8_t 	config = 0b01010111;	// ODR 100Hz, xyz  (Normal ), datasheet p35
 8000952:	2357      	movs	r3, #87	@ 0x57
 8000954:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c2, (LIS3DH_ADDR << 1), IMU_ctrl_reg1_addr, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 8000956:	88fa      	ldrh	r2, [r7, #6]
 8000958:	2364      	movs	r3, #100	@ 0x64
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	2301      	movs	r3, #1
 800095e:	9301      	str	r3, [sp, #4]
 8000960:	1d7b      	adds	r3, r7, #5
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2301      	movs	r3, #1
 8000966:	2130      	movs	r1, #48	@ 0x30
 8000968:	4803      	ldr	r0, [pc, #12]	@ (8000978 <IMU_Init+0x30>)
 800096a:	f001 fd03 	bl	8002374 <HAL_I2C_Mem_Write>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000328 	.word	0x20000328

0800097c <Task_IMU>:

void Task_IMU( void *pvParameters )
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af02      	add	r7, sp, #8
 8000982:	6078      	str	r0, [r7, #4]
//	const char *pcTaskName = "Task_IMU";
//	printf("%s is running\n", pcTaskName);fflush(stdout);
	pvParameters = pvParameters;	// for compiler warning

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
 8000984:	f007 fdca 	bl	800851c <xTaskGetTickCount>
 8000988:	4603      	mov	r3, r0
 800098a:	60bb      	str	r3, [r7, #8]

	HAL_StatusTypeDef status;

	for(;;){
		// I2C(DMA) IMU 
		status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80),
 800098c:	2306      	movs	r3, #6
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	4b38      	ldr	r3, [pc, #224]	@ (8000a74 <Task_IMU+0xf8>)
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	2301      	movs	r3, #1
 8000996:	22a8      	movs	r2, #168	@ 0xa8
 8000998:	2130      	movs	r1, #48	@ 0x30
 800099a:	4837      	ldr	r0, [pc, #220]	@ (8000a78 <Task_IMU+0xfc>)
 800099c:	f001 fde4 	bl	8002568 <HAL_I2C_Mem_Read_DMA>
 80009a0:	4603      	mov	r3, r0
 80009a2:	73fb      	strb	r3, [r7, #15]
										I2C_MEMADD_SIZE_8BIT, IMU_I2C_RxBuffer, 6);	// IMU  6byte 
		if (status == HAL_OK) {
 80009a4:	7bfb      	ldrb	r3, [r7, #15]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d158      	bne.n	8000a5c <Task_IMU+0xe0>
			if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(5))) {
 80009aa:	2105      	movs	r1, #5
 80009ac:	2001      	movs	r0, #1
 80009ae:	f007 ffd9 	bl	8008964 <ulTaskNotifyTake>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d04d      	beq.n	8000a54 <Task_IMU+0xd8>
				//   
				x = (int16_t)((IMU_I2C_RxBuffer[1] << 8) | IMU_I2C_RxBuffer[0]);
 80009b8:	4b2e      	ldr	r3, [pc, #184]	@ (8000a74 <Task_IMU+0xf8>)
 80009ba:	785b      	ldrb	r3, [r3, #1]
 80009bc:	b21b      	sxth	r3, r3
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a74 <Task_IMU+0xf8>)
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b21b      	sxth	r3, r3
 80009c8:	4313      	orrs	r3, r2
 80009ca:	b21a      	sxth	r2, r3
 80009cc:	4b2b      	ldr	r3, [pc, #172]	@ (8000a7c <Task_IMU+0x100>)
 80009ce:	801a      	strh	r2, [r3, #0]
				y = (int16_t)((IMU_I2C_RxBuffer[3] << 8) | IMU_I2C_RxBuffer[2]);
 80009d0:	4b28      	ldr	r3, [pc, #160]	@ (8000a74 <Task_IMU+0xf8>)
 80009d2:	78db      	ldrb	r3, [r3, #3]
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	021b      	lsls	r3, r3, #8
 80009d8:	b21a      	sxth	r2, r3
 80009da:	4b26      	ldr	r3, [pc, #152]	@ (8000a74 <Task_IMU+0xf8>)
 80009dc:	789b      	ldrb	r3, [r3, #2]
 80009de:	b21b      	sxth	r3, r3
 80009e0:	4313      	orrs	r3, r2
 80009e2:	b21a      	sxth	r2, r3
 80009e4:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <Task_IMU+0x104>)
 80009e6:	801a      	strh	r2, [r3, #0]
				z = (int16_t)((IMU_I2C_RxBuffer[5] << 8) | IMU_I2C_RxBuffer[4]);
 80009e8:	4b22      	ldr	r3, [pc, #136]	@ (8000a74 <Task_IMU+0xf8>)
 80009ea:	795b      	ldrb	r3, [r3, #5]
 80009ec:	b21b      	sxth	r3, r3
 80009ee:	021b      	lsls	r3, r3, #8
 80009f0:	b21a      	sxth	r2, r3
 80009f2:	4b20      	ldr	r3, [pc, #128]	@ (8000a74 <Task_IMU+0xf8>)
 80009f4:	791b      	ldrb	r3, [r3, #4]
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	4313      	orrs	r3, r2
 80009fa:	b21a      	sxth	r2, r3
 80009fc:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <Task_IMU+0x108>)
 80009fe:	801a      	strh	r2, [r3, #0]
				if (y > 14000 || y < -14000 || x > 14000 || x < -14000){
 8000a00:	4b1f      	ldr	r3, [pc, #124]	@ (8000a80 <Task_IMU+0x104>)
 8000a02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a06:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	dc12      	bgt.n	8000a34 <Task_IMU+0xb8>
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <Task_IMU+0x104>)
 8000a10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a14:	4a1c      	ldr	r2, [pc, #112]	@ (8000a88 <Task_IMU+0x10c>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	db0c      	blt.n	8000a34 <Task_IMU+0xb8>
 8000a1a:	4b18      	ldr	r3, [pc, #96]	@ (8000a7c <Task_IMU+0x100>)
 8000a1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a20:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000a24:	4293      	cmp	r3, r2
 8000a26:	dc05      	bgt.n	8000a34 <Task_IMU+0xb8>
 8000a28:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <Task_IMU+0x100>)
 8000a2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a2e:	4a16      	ldr	r2, [pc, #88]	@ (8000a88 <Task_IMU+0x10c>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	da07      	bge.n	8000a44 <Task_IMU+0xc8>
//					printf("ACCIDENT OCCURED!\n");
					taskENTER_CRITICAL();
 8000a34:	f008 f9d2 	bl	8008ddc <vPortEnterCritical>
					IMU_accident_bool = 1;
 8000a38:	4b14      	ldr	r3, [pc, #80]	@ (8000a8c <Task_IMU+0x110>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 8000a3e:	f008 f9fd 	bl	8008e3c <vPortExitCritical>
 8000a42:	e010      	b.n	8000a66 <Task_IMU+0xea>
				}
				else{
					taskENTER_CRITICAL();
 8000a44:	f008 f9ca 	bl	8008ddc <vPortEnterCritical>
					IMU_accident_bool = 0;
 8000a48:	4b10      	ldr	r3, [pc, #64]	@ (8000a8c <Task_IMU+0x110>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 8000a4e:	f008 f9f5 	bl	8008e3c <vPortExitCritical>
 8000a52:	e008      	b.n	8000a66 <Task_IMU+0xea>
				}
			}
			else{
				// DMA    
				printf("IMU DMA Timeout!\n");
 8000a54:	480e      	ldr	r0, [pc, #56]	@ (8000a90 <Task_IMU+0x114>)
 8000a56:	f008 fde1 	bl	800961c <puts>
 8000a5a:	e004      	b.n	8000a66 <Task_IMU+0xea>
			}
		}
		else{
			// I2C  
			printf("I2C Error status: %d\n", status);	// 2(dma busy), 1(error)
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
 8000a5e:	4619      	mov	r1, r3
 8000a60:	480c      	ldr	r0, [pc, #48]	@ (8000a94 <Task_IMU+0x118>)
 8000a62:	f008 fd6b 	bl	800953c <iprintf>
		}

		// Task  10ms
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(30));
 8000a66:	f107 0308 	add.w	r3, r7, #8
 8000a6a:	211e      	movs	r1, #30
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f007 fb89 	bl	8008184 <vTaskDelayUntil>
		status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80),
 8000a72:	e78b      	b.n	800098c <Task_IMU+0x10>
 8000a74:	20000594 	.word	0x20000594
 8000a78:	20000328 	.word	0x20000328
 8000a7c:	2000059c 	.word	0x2000059c
 8000a80:	2000059e 	.word	0x2000059e
 8000a84:	200005a0 	.word	0x200005a0
 8000a88:	ffffc950 	.word	0xffffc950
 8000a8c:	2000059a 	.word	0x2000059a
 8000a90:	0800a550 	.word	0x0800a550
 8000a94:	0800a564 	.word	0x0800a564

08000a98 <HAL_I2C_MemRxCpltCallback>:
	}
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

    if (hi2c->Instance == I2C2) {
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad4 <HAL_I2C_MemRxCpltCallback+0x3c>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d110      	bne.n	8000acc <HAL_I2C_MemRxCpltCallback+0x34>
		xHigherPriorityTaskWoken = pdFALSE;
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xIMUHandle, &xHigherPriorityTaskWoken);
 8000ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_I2C_MemRxCpltCallback+0x44>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4908      	ldr	r1, [pc, #32]	@ (8000ad8 <HAL_I2C_MemRxCpltCallback+0x40>)
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f007 ffa0 	bl	80089fc <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000abc:	4b08      	ldr	r3, [pc, #32]	@ (8000ae0 <HAL_I2C_MemRxCpltCallback+0x48>)
 8000abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	f3bf 8f4f 	dsb	sy
 8000ac8:	f3bf 8f6f 	isb	sy
    }
}
 8000acc:	bf00      	nop
 8000ace:	3708      	adds	r7, #8
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	40005800 	.word	0x40005800
 8000ad8:	200005b4 	.word	0x200005b4
 8000adc:	20000590 	.word	0x20000590
 8000ae0:	e000ed04 	.word	0xe000ed04

08000ae4 <Sonar_Init>:




// (26.02.18)
void Sonar_Init(void){
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
	// .
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <Task_Sonar>:

void Task_Sonar( void *pvParameters ){
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
//	printf("%s is running\n", pcTaskName);
	pvParameters = pvParameters;	// for compiler warning

	for (;;){
		// Input Capture  
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000af8:	2100      	movs	r1, #0
 8000afa:	482f      	ldr	r0, [pc, #188]	@ (8000bb8 <Task_Sonar+0xc8>)
 8000afc:	f005 f890 	bl	8005c20 <HAL_TIM_IC_Start_IT>

		// 10us  
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2120      	movs	r1, #32
 8000b04:	482d      	ldr	r0, [pc, #180]	@ (8000bbc <Task_Sonar+0xcc>)
 8000b06:	f001 fa8a 	bl	800201e <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000b0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb8 <Task_Sonar+0xc8>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	625a      	str	r2, [r3, #36]	@ 0x24
		while (__HAL_TIM_GET_COUNTER(&htim4) < 10);	// delay 10us
 8000b12:	bf00      	nop
 8000b14:	4b28      	ldr	r3, [pc, #160]	@ (8000bb8 <Task_Sonar+0xc8>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b1a:	2b09      	cmp	r3, #9
 8000b1c:	d9fa      	bls.n	8000b14 <Task_Sonar+0x24>
		HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2120      	movs	r1, #32
 8000b22:	4826      	ldr	r0, [pc, #152]	@ (8000bbc <Task_Sonar+0xcc>)
 8000b24:	f001 fa7b 	bl	800201e <HAL_GPIO_WritePin>

		//     ( 40ms)
		if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(40)) == pdPASS)
 8000b28:	2128      	movs	r1, #40	@ 0x28
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f007 ff1a 	bl	8008964 <ulTaskNotifyTake>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b01      	cmp	r3, #1
 8000b34:	d129      	bne.n	8000b8a <Task_Sonar+0x9a>
		{
			if (distance < 15 && distance > 0) {
 8000b36:	4b22      	ldr	r3, [pc, #136]	@ (8000bc0 <Task_Sonar+0xd0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2b0e      	cmp	r3, #14
 8000b3c:	dc0a      	bgt.n	8000b54 <Task_Sonar+0x64>
 8000b3e:	4b20      	ldr	r3, [pc, #128]	@ (8000bc0 <Task_Sonar+0xd0>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	dd06      	ble.n	8000b54 <Task_Sonar+0x64>
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_SET);
 8000b46:	2201      	movs	r2, #1
 8000b48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b4c:	481d      	ldr	r0, [pc, #116]	@ (8000bc4 <Task_Sonar+0xd4>)
 8000b4e:	f001 fa66 	bl	800201e <HAL_GPIO_WritePin>
 8000b52:	e02c      	b.n	8000bae <Task_Sonar+0xbe>
//				printf(" \n");
			}
			else if (distance > 400){
 8000b54:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc0 <Task_Sonar+0xd0>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000b5c:	dd0e      	ble.n	8000b7c <Task_Sonar+0x8c>
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b64:	4817      	ldr	r0, [pc, #92]	@ (8000bc4 <Task_Sonar+0xd4>)
 8000b66:	f001 fa5a 	bl	800201e <HAL_GPIO_WritePin>
				taskENTER_CRITICAL();
 8000b6a:	f008 f937 	bl	8008ddc <vPortEnterCritical>
				distance = -1;
 8000b6e:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <Task_Sonar+0xd0>)
 8000b70:	f04f 32ff 	mov.w	r2, #4294967295
 8000b74:	601a      	str	r2, [r3, #0]
				taskEXIT_CRITICAL();
 8000b76:	f008 f961 	bl	8008e3c <vPortExitCritical>
 8000b7a:	e018      	b.n	8000bae <Task_Sonar+0xbe>
			}
			else{
				HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b82:	4810      	ldr	r0, [pc, #64]	@ (8000bc4 <Task_Sonar+0xd4>)
 8000b84:	f001 fa4b 	bl	800201e <HAL_GPIO_WritePin>
 8000b88:	e011      	b.n	8000bae <Task_Sonar+0xbe>
			}
		}
		else
		{
			//        
			HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	480a      	ldr	r0, [pc, #40]	@ (8000bb8 <Task_Sonar+0xc8>)
 8000b8e:	f005 f953 	bl	8005e38 <HAL_TIM_IC_Stop_IT>
//			printf("Echo  \n");
			HAL_GPIO_WritePin(Sonar_IRQ_GPIO_Port, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b98:	480a      	ldr	r0, [pc, #40]	@ (8000bc4 <Task_Sonar+0xd4>)
 8000b9a:	f001 fa40 	bl	800201e <HAL_GPIO_WritePin>
			taskENTER_CRITICAL();
 8000b9e:	f008 f91d 	bl	8008ddc <vPortEnterCritical>
			distance = -1;
 8000ba2:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <Task_Sonar+0xd0>)
 8000ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba8:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8000baa:	f008 f947 	bl	8008e3c <vPortExitCritical>
		}

		vTaskDelay(pdMS_TO_TICKS(10));
 8000bae:	200a      	movs	r0, #10
 8000bb0:	f007 fb68 	bl	8008284 <vTaskDelay>
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000bb4:	e7a0      	b.n	8000af8 <Task_Sonar+0x8>
 8000bb6:	bf00      	nop
 8000bb8:	20000460 	.word	0x20000460
 8000bbc:	40011000 	.word	0x40011000
 8000bc0:	200005a8 	.word	0x200005a8
 8000bc4:	40010800 	.word	0x40010800

08000bc8 <HAL_TIM_IC_CaptureCallback>:
	}
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4){
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8000c84 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d14f      	bne.n	8000c7a <HAL_TIM_IC_CaptureCallback+0xb2>

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET)
 8000bda:	2140      	movs	r1, #64	@ 0x40
 8000bdc:	482a      	ldr	r0, [pc, #168]	@ (8000c88 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000bde:	f001 fa07 	bl	8001ff0 <HAL_GPIO_ReadPin>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d114      	bne.n	8000c12 <HAL_TIM_IC_CaptureCallback+0x4a>
		{
			// Rising Edge
			//   0  ( )
			__HAL_TIM_SET_COUNTER(htim, 0);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2200      	movs	r2, #0
 8000bee:	625a      	str	r2, [r3, #36]	@ 0x24

			//   Falling Edge   
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	6a1a      	ldr	r2, [r3, #32]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f022 020a 	bic.w	r2, r2, #10
 8000bfe:	621a      	str	r2, [r3, #32]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	6a1a      	ldr	r2, [r3, #32]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f042 0202 	orr.w	r2, r2, #2
 8000c0e:	621a      	str	r2, [r3, #32]
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
		}
	}
}
 8000c10:	e033      	b.n	8000c7a <HAL_TIM_IC_CaptureCallback+0xb2>
			uint32_t duration = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000c12:	2100      	movs	r1, #0
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f005 fc53 	bl	80064c0 <HAL_TIM_ReadCapturedValue>
 8000c1a:	60f8      	str	r0, [r7, #12]
			distance = duration / 58;
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4a1b      	ldr	r2, [pc, #108]	@ (8000c8c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000c20:	fba2 2303 	umull	r2, r3, r2, r3
 8000c24:	095b      	lsrs	r3, r3, #5
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000c2a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	6a1a      	ldr	r2, [r3, #32]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f022 020a 	bic.w	r2, r2, #10
 8000c3a:	621a      	str	r2, [r3, #32]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	6a12      	ldr	r2, [r2, #32]
 8000c46:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT(htim, TIM_CHANNEL_1);
 8000c48:	2100      	movs	r1, #0
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f005 f8f4 	bl	8005e38 <HAL_TIM_IC_Stop_IT>
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60bb      	str	r3, [r7, #8]
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
 8000c54:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f107 0208 	add.w	r2, r7, #8
 8000c5c:	4611      	mov	r1, r2
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f007 fecc 	bl	80089fc <vTaskNotifyGiveFromISR>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d007      	beq.n	8000c7a <HAL_TIM_IC_CaptureCallback+0xb2>
 8000c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c98 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000c6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c70:	601a      	str	r2, [r3, #0]
 8000c72:	f3bf 8f4f 	dsb	sy
 8000c76:	f3bf 8f6f 	isb	sy
}
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40000800 	.word	0x40000800
 8000c88:	40010c00 	.word	0x40010c00
 8000c8c:	8d3dcb09 	.word	0x8d3dcb09
 8000c90:	200005a8 	.word	0x200005a8
 8000c94:	200005a4 	.word	0x200005a4
 8000c98:	e000ed04 	.word	0xe000ed04

08000c9c <Task_Report>:





void Task_Report( void *pvParameters ){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
//	const char *pcTaskName = "Task_Report";
//	printf("%s is running\n", pcTaskName);
	pvParameters = pvParameters;	// for compiler warning
	static uint8_t report_spi[7];		//  : CO_PPM(2) + distance(4) + IMU_accident_bool(1) =  7
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000ca4:	f007 fc3a 	bl	800851c <xTaskGetTickCount>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	60bb      	str	r3, [r7, #8]

	HAL_StatusTypeDef status = HAL_TIM_Base_Start(&htim3);
 8000cac:	482b      	ldr	r0, [pc, #172]	@ (8000d5c <Task_Report+0xc0>)
 8000cae:	f004 ff15 	bl	8005adc <HAL_TIM_Base_Start>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK){
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d002      	beq.n	8000cc2 <Task_Report+0x26>
		printf("TIM3  !!\n");
 8000cbc:	4828      	ldr	r0, [pc, #160]	@ (8000d60 <Task_Report+0xc4>)
 8000cbe:	f008 fcad 	bl	800961c <puts>
	}

	for (;;){
		taskENTER_CRITICAL();
 8000cc2:	f008 f88b 	bl	8008ddc <vPortEnterCritical>
		report_spi[0] = (uint8_t)(CO_PPM >> 8);
 8000cc6:	4b27      	ldr	r3, [pc, #156]	@ (8000d64 <Task_Report+0xc8>)
 8000cc8:	881b      	ldrh	r3, [r3, #0]
 8000cca:	0a1b      	lsrs	r3, r3, #8
 8000ccc:	b29b      	uxth	r3, r3
 8000cce:	b2da      	uxtb	r2, r3
 8000cd0:	4b25      	ldr	r3, [pc, #148]	@ (8000d68 <Task_Report+0xcc>)
 8000cd2:	701a      	strb	r2, [r3, #0]
		report_spi[1] = (uint8_t)(CO_PPM & 0xFF);
 8000cd4:	4b23      	ldr	r3, [pc, #140]	@ (8000d64 <Task_Report+0xc8>)
 8000cd6:	881b      	ldrh	r3, [r3, #0]
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b23      	ldr	r3, [pc, #140]	@ (8000d68 <Task_Report+0xcc>)
 8000cdc:	705a      	strb	r2, [r3, #1]
		report_spi[2] = (uint8_t)(distance >> 24);
 8000cde:	4b23      	ldr	r3, [pc, #140]	@ (8000d6c <Task_Report+0xd0>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	161b      	asrs	r3, r3, #24
 8000ce4:	b2da      	uxtb	r2, r3
 8000ce6:	4b20      	ldr	r3, [pc, #128]	@ (8000d68 <Task_Report+0xcc>)
 8000ce8:	709a      	strb	r2, [r3, #2]
		report_spi[3] = (uint8_t)(distance >> 16);
 8000cea:	4b20      	ldr	r3, [pc, #128]	@ (8000d6c <Task_Report+0xd0>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	141b      	asrs	r3, r3, #16
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8000d68 <Task_Report+0xcc>)
 8000cf4:	70da      	strb	r2, [r3, #3]
		report_spi[4] = (uint8_t)(distance >> 8);
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <Task_Report+0xd0>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	121b      	asrs	r3, r3, #8
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <Task_Report+0xcc>)
 8000d00:	711a      	strb	r2, [r3, #4]
		report_spi[5] = (uint8_t)(distance & 0xFF);
 8000d02:	4b1a      	ldr	r3, [pc, #104]	@ (8000d6c <Task_Report+0xd0>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	b2da      	uxtb	r2, r3
 8000d08:	4b17      	ldr	r3, [pc, #92]	@ (8000d68 <Task_Report+0xcc>)
 8000d0a:	715a      	strb	r2, [r3, #5]
		report_spi[6] = IMU_accident_bool;
 8000d0c:	4b18      	ldr	r3, [pc, #96]	@ (8000d70 <Task_Report+0xd4>)
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <Task_Report+0xcc>)
 8000d12:	719a      	strb	r2, [r3, #6]
		taskEXIT_CRITICAL();
 8000d14:	f008 f892 	bl	8008e3c <vPortExitCritical>


		//  lock   .
		HAL_GPIO_WritePin(GPIOA, SPI_IRQ_Pin, GPIO_PIN_SET);
 8000d18:	2201      	movs	r2, #1
 8000d1a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d1e:	4815      	ldr	r0, [pc, #84]	@ (8000d74 <Task_Report+0xd8>)
 8000d20:	f001 f97d 	bl	800201e <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8000d24:	4b0d      	ldr	r3, [pc, #52]	@ (8000d5c <Task_Report+0xc0>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	625a      	str	r2, [r3, #36]	@ 0x24
		while (__HAL_TIM_GET_COUNTER(&htim3) < 10);	// delay 10us
 8000d2c:	bf00      	nop
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d5c <Task_Report+0xc0>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d34:	2b09      	cmp	r3, #9
 8000d36:	d9fa      	bls.n	8000d2e <Task_Report+0x92>
		HAL_GPIO_WritePin(GPIOA, SPI_IRQ_Pin, GPIO_PIN_RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d3e:	480d      	ldr	r0, [pc, #52]	@ (8000d74 <Task_Report+0xd8>)
 8000d40:	f001 f96d 	bl	800201e <HAL_GPIO_WritePin>

		if(HAL_SPI_Transmit_IT(&hspi2, report_spi, 7) != HAL_OK){
 8000d44:	2207      	movs	r2, #7
 8000d46:	4908      	ldr	r1, [pc, #32]	@ (8000d68 <Task_Report+0xcc>)
 8000d48:	480b      	ldr	r0, [pc, #44]	@ (8000d78 <Task_Report+0xdc>)
 8000d4a:	f004 fb85 	bl	8005458 <HAL_SPI_Transmit_IT>

//		printf("CO: %d/10 ppm\n", CO_PPM);
//		printf("IMU: %u \n", IMU_accident_bool);
//		printf("Sonar: %d cm\n",distance);

		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8000d4e:	f107 0308 	add.w	r3, r7, #8
 8000d52:	2164      	movs	r1, #100	@ 0x64
 8000d54:	4618      	mov	r0, r3
 8000d56:	f007 fa15 	bl	8008184 <vTaskDelayUntil>
		taskENTER_CRITICAL();
 8000d5a:	e7b2      	b.n	8000cc2 <Task_Report+0x26>
 8000d5c:	20000418 	.word	0x20000418
 8000d60:	0800a57c 	.word	0x0800a57c
 8000d64:	2000058e 	.word	0x2000058e
 8000d68:	200005b8 	.word	0x200005b8
 8000d6c:	200005a8 	.word	0x200005a8
 8000d70:	2000059a 	.word	0x2000059a
 8000d74:	40010800 	.word	0x40010800
 8000d78:	200003c0 	.word	0x200003c0

08000d7c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *pcTaskName = "Default_LED_Task";
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <StartDefaultTask+0x3c>)
 8000d86:	617b      	str	r3, [r7, #20]
	printf("%s is running\r\n", pcTaskName);
 8000d88:	6979      	ldr	r1, [r7, #20]
 8000d8a:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <StartDefaultTask+0x40>)
 8000d8c:	f008 fbd6 	bl	800953c <iprintf>

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(500);
 8000d90:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000d94:	613b      	str	r3, [r7, #16]
	xLastWakeTime = xTaskGetTickCount();
 8000d96:	f007 fbc1 	bl	800851c <xTaskGetTickCount>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  // FOR SANITY CHECK!
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000d9e:	2120      	movs	r1, #32
 8000da0:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <StartDefaultTask+0x44>)
 8000da2:	f001 f954 	bl	800204e <HAL_GPIO_TogglePin>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8000da6:	f107 030c 	add.w	r3, r7, #12
 8000daa:	6939      	ldr	r1, [r7, #16]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f007 f9e9 	bl	8008184 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000db2:	bf00      	nop
 8000db4:	e7f3      	b.n	8000d9e <StartDefaultTask+0x22>
 8000db6:	bf00      	nop
 8000db8:	0800a594 	.word	0x0800a594
 8000dbc:	0800a5a8 	.word	0x0800a5a8
 8000dc0:	40010800 	.word	0x40010800

08000dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc8:	b672      	cpsid	i
}
 8000dca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <Error_Handler+0x8>

08000dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b084      	sub	sp, #16
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dd6:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <HAL_MspInit+0x68>)
 8000dd8:	699b      	ldr	r3, [r3, #24]
 8000dda:	4a17      	ldr	r2, [pc, #92]	@ (8000e38 <HAL_MspInit+0x68>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6193      	str	r3, [r2, #24]
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <HAL_MspInit+0x68>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	f003 0301 	and.w	r3, r3, #1
 8000dea:	60bb      	str	r3, [r7, #8]
 8000dec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dee:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_MspInit+0x68>)
 8000df0:	69db      	ldr	r3, [r3, #28]
 8000df2:	4a11      	ldr	r2, [pc, #68]	@ (8000e38 <HAL_MspInit+0x68>)
 8000df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000df8:	61d3      	str	r3, [r2, #28]
 8000dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <HAL_MspInit+0x68>)
 8000dfc:	69db      	ldr	r3, [r3, #28]
 8000dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	210f      	movs	r1, #15
 8000e0a:	f06f 0001 	mvn.w	r0, #1
 8000e0e:	f000 fc86 	bl	800171e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e12:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <HAL_MspInit+0x6c>)
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	4a04      	ldr	r2, [pc, #16]	@ (8000e3c <HAL_MspInit+0x6c>)
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40010000 	.word	0x40010000

08000e40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a31      	ldr	r2, [pc, #196]	@ (8000f20 <HAL_I2C_MspInit+0xe0>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d15a      	bne.n	8000f16 <HAL_I2C_MspInit+0xd6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e60:	4b30      	ldr	r3, [pc, #192]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a2f      	ldr	r2, [pc, #188]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000e66:	f043 0308 	orr.w	r3, r3, #8
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0308 	and.w	r3, r3, #8
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e7c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e7e:	2312      	movs	r3, #18
 8000e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e82:	2303      	movs	r3, #3
 8000e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0310 	add.w	r3, r7, #16
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4826      	ldr	r0, [pc, #152]	@ (8000f28 <HAL_I2C_MspInit+0xe8>)
 8000e8e:	f000 ff2b 	bl	8001ce8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e92:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	4a23      	ldr	r2, [pc, #140]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000e98:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e9c:	61d3      	str	r3, [r2, #28]
 8000e9e:	4b21      	ldr	r3, [pc, #132]	@ (8000f24 <HAL_I2C_MspInit+0xe4>)
 8000ea0:	69db      	ldr	r3, [r3, #28]
 8000ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ea6:	60bb      	str	r3, [r7, #8]
 8000ea8:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8000eaa:	4b20      	ldr	r3, [pc, #128]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000eac:	4a20      	ldr	r2, [pc, #128]	@ (8000f30 <HAL_I2C_MspInit+0xf0>)
 8000eae:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eb0:	4b1e      	ldr	r3, [pc, #120]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000ebe:	2280      	movs	r2, #128	@ 0x80
 8000ec0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ec8:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8000ece:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8000eda:	4814      	ldr	r0, [pc, #80]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000edc:	f000 fc56 	bl	800178c <HAL_DMA_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 8000ee6:	f7ff ff6d 	bl	8000dc4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a0f      	ldr	r2, [pc, #60]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000eee:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f2c <HAL_I2C_MspInit+0xec>)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2105      	movs	r1, #5
 8000efa:	2021      	movs	r0, #33	@ 0x21
 8000efc:	f000 fc0f 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000f00:	2021      	movs	r0, #33	@ 0x21
 8000f02:	f000 fc28 	bl	8001756 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2105      	movs	r1, #5
 8000f0a:	2022      	movs	r0, #34	@ 0x22
 8000f0c:	f000 fc07 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000f10:	2022      	movs	r0, #34	@ 0x22
 8000f12:	f000 fc20 	bl	8001756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000f16:	bf00      	nop
 8000f18:	3720      	adds	r7, #32
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40005800 	.word	0x40005800
 8000f24:	40021000 	.word	0x40021000
 8000f28:	40010c00 	.word	0x40010c00
 8000f2c:	2000037c 	.word	0x2000037c
 8000f30:	40020058 	.word	0x40020058

08000f34 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b088      	sub	sp, #32
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	605a      	str	r2, [r3, #4]
 8000f46:	609a      	str	r2, [r3, #8]
 8000f48:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a20      	ldr	r2, [pc, #128]	@ (8000fd0 <HAL_SPI_MspInit+0x9c>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d139      	bne.n	8000fc8 <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f56:	69db      	ldr	r3, [r3, #28]
 8000f58:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f5e:	61d3      	str	r3, [r2, #28]
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f62:	69db      	ldr	r3, [r3, #28]
 8000f64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f6e:	699b      	ldr	r3, [r3, #24]
 8000f70:	4a18      	ldr	r2, [pc, #96]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f72:	f043 0308 	orr.w	r3, r3, #8
 8000f76:	6193      	str	r3, [r2, #24]
 8000f78:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <HAL_SPI_MspInit+0xa0>)
 8000f7a:	699b      	ldr	r3, [r3, #24]
 8000f7c:	f003 0308 	and.w	r3, r3, #8
 8000f80:	60bb      	str	r3, [r7, #8]
 8000f82:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000f84:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000f88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	4619      	mov	r1, r3
 8000f98:	480f      	ldr	r0, [pc, #60]	@ (8000fd8 <HAL_SPI_MspInit+0xa4>)
 8000f9a:	f000 fea5 	bl	8001ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f9e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fa2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4809      	ldr	r0, [pc, #36]	@ (8000fd8 <HAL_SPI_MspInit+0xa4>)
 8000fb4:	f000 fe98 	bl	8001ce8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2105      	movs	r1, #5
 8000fbc:	2024      	movs	r0, #36	@ 0x24
 8000fbe:	f000 fbae 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000fc2:	2024      	movs	r0, #36	@ 0x24
 8000fc4:	f000 fbc7 	bl	8001756 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000fc8:	bf00      	nop
 8000fca:	3720      	adds	r7, #32
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40003800 	.word	0x40003800
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010c00 	.word	0x40010c00

08000fdc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08a      	sub	sp, #40	@ 0x28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0318 	add.w	r3, r7, #24
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM3)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a22      	ldr	r2, [pc, #136]	@ (8001080 <HAL_TIM_Base_MspInit+0xa4>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d10c      	bne.n	8001016 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ffc:	4b21      	ldr	r3, [pc, #132]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	4a20      	ldr	r2, [pc, #128]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8001002:	f043 0302 	orr.w	r3, r3, #2
 8001006:	61d3      	str	r3, [r2, #28]
 8001008:	4b1e      	ldr	r3, [pc, #120]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 800100a:	69db      	ldr	r3, [r3, #28]
 800100c:	f003 0302 	and.w	r3, r3, #2
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001014:	e030      	b.n	8001078 <HAL_TIM_Base_MspInit+0x9c>
  else if(htim_base->Instance==TIM4)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a1b      	ldr	r2, [pc, #108]	@ (8001088 <HAL_TIM_Base_MspInit+0xac>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d12b      	bne.n	8001078 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8001022:	69db      	ldr	r3, [r3, #28]
 8001024:	4a17      	ldr	r2, [pc, #92]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8001026:	f043 0304 	orr.w	r3, r3, #4
 800102a:	61d3      	str	r3, [r2, #28]
 800102c:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 800102e:	69db      	ldr	r3, [r3, #28]
 8001030:	f003 0304 	and.w	r3, r3, #4
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001038:	4b12      	ldr	r3, [pc, #72]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	4a11      	ldr	r2, [pc, #68]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 800103e:	f043 0308 	orr.w	r3, r3, #8
 8001042:	6193      	str	r3, [r2, #24]
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <HAL_TIM_Base_MspInit+0xa8>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	f003 0308 	and.w	r3, r3, #8
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_Echo_Pin;
 8001050:	2340      	movs	r3, #64	@ 0x40
 8001052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(TIM4_CH1_Echo_GPIO_Port, &GPIO_InitStruct);
 800105c:	f107 0318 	add.w	r3, r7, #24
 8001060:	4619      	mov	r1, r3
 8001062:	480a      	ldr	r0, [pc, #40]	@ (800108c <HAL_TIM_Base_MspInit+0xb0>)
 8001064:	f000 fe40 	bl	8001ce8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	2105      	movs	r1, #5
 800106c:	201e      	movs	r0, #30
 800106e:	f000 fb56 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001072:	201e      	movs	r0, #30
 8001074:	f000 fb6f 	bl	8001756 <HAL_NVIC_EnableIRQ>
}
 8001078:	bf00      	nop
 800107a:	3728      	adds	r7, #40	@ 0x28
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40000400 	.word	0x40000400
 8001084:	40021000 	.word	0x40021000
 8001088:	40000800 	.word	0x40000800
 800108c:	40010c00 	.word	0x40010c00

08001090 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08c      	sub	sp, #48	@ 0x30
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	605a      	str	r2, [r3, #4]
 80010a2:	609a      	str	r2, [r3, #8]
 80010a4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a57      	ldr	r2, [pc, #348]	@ (8001208 <HAL_UART_MspInit+0x178>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d130      	bne.n	8001112 <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010b0:	4b56      	ldr	r3, [pc, #344]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010b2:	69db      	ldr	r3, [r3, #28]
 80010b4:	4a55      	ldr	r2, [pc, #340]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ba:	61d3      	str	r3, [r2, #28]
 80010bc:	4b53      	ldr	r3, [pc, #332]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c4:	61bb      	str	r3, [r7, #24]
 80010c6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c8:	4b50      	ldr	r3, [pc, #320]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a4f      	ldr	r2, [pc, #316]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010ce:	f043 0304 	orr.w	r3, r3, #4
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b4d      	ldr	r3, [pc, #308]	@ (800120c <HAL_UART_MspInit+0x17c>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0304 	and.w	r3, r3, #4
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80010e0:	2304      	movs	r3, #4
 80010e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e4:	2302      	movs	r3, #2
 80010e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010e8:	2303      	movs	r3, #3
 80010ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4847      	ldr	r0, [pc, #284]	@ (8001210 <HAL_UART_MspInit+0x180>)
 80010f4:	f000 fdf8 	bl	8001ce8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010f8:	2308      	movs	r3, #8
 80010fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	4841      	ldr	r0, [pc, #260]	@ (8001210 <HAL_UART_MspInit+0x180>)
 800110c:	f000 fdec 	bl	8001ce8 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001110:	e076      	b.n	8001200 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a3f      	ldr	r2, [pc, #252]	@ (8001214 <HAL_UART_MspInit+0x184>)
 8001118:	4293      	cmp	r3, r2
 800111a:	d171      	bne.n	8001200 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 800111c:	4b3b      	ldr	r3, [pc, #236]	@ (800120c <HAL_UART_MspInit+0x17c>)
 800111e:	69db      	ldr	r3, [r3, #28]
 8001120:	4a3a      	ldr	r2, [pc, #232]	@ (800120c <HAL_UART_MspInit+0x17c>)
 8001122:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001126:	61d3      	str	r3, [r2, #28]
 8001128:	4b38      	ldr	r3, [pc, #224]	@ (800120c <HAL_UART_MspInit+0x17c>)
 800112a:	69db      	ldr	r3, [r3, #28]
 800112c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001130:	613b      	str	r3, [r7, #16]
 8001132:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001134:	4b35      	ldr	r3, [pc, #212]	@ (800120c <HAL_UART_MspInit+0x17c>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4a34      	ldr	r2, [pc, #208]	@ (800120c <HAL_UART_MspInit+0x17c>)
 800113a:	f043 0310 	orr.w	r3, r3, #16
 800113e:	6193      	str	r3, [r2, #24]
 8001140:	4b32      	ldr	r3, [pc, #200]	@ (800120c <HAL_UART_MspInit+0x17c>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	f003 0310 	and.w	r3, r3, #16
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800114c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001152:	2302      	movs	r3, #2
 8001154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115a:	f107 031c 	add.w	r3, r7, #28
 800115e:	4619      	mov	r1, r3
 8001160:	482d      	ldr	r0, [pc, #180]	@ (8001218 <HAL_UART_MspInit+0x188>)
 8001162:	f000 fdc1 	bl	8001ce8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001166:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800116a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	4619      	mov	r1, r3
 800117a:	4827      	ldr	r0, [pc, #156]	@ (8001218 <HAL_UART_MspInit+0x188>)
 800117c:	f000 fdb4 	bl	8001ce8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8001180:	4b26      	ldr	r3, [pc, #152]	@ (800121c <HAL_UART_MspInit+0x18c>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001188:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800118e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001190:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001198:	f043 0310 	orr.w	r3, r3, #16
 800119c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800119e:	4a1f      	ldr	r2, [pc, #124]	@ (800121c <HAL_UART_MspInit+0x18c>)
 80011a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011a2:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80011a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001224 <HAL_UART_MspInit+0x194>)
 80011a8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011b8:	2280      	movs	r2, #128	@ 0x80
 80011ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011bc:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011c2:	4b17      	ldr	r3, [pc, #92]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80011c8:	4b15      	ldr	r3, [pc, #84]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011ce:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80011d4:	4812      	ldr	r0, [pc, #72]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011d6:	f000 fad9 	bl	800178c <HAL_DMA_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <HAL_UART_MspInit+0x154>
      Error_Handler();
 80011e0:	f7ff fdf0 	bl	8000dc4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011e8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80011ea:	4a0d      	ldr	r2, [pc, #52]	@ (8001220 <HAL_UART_MspInit+0x190>)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2105      	movs	r1, #5
 80011f4:	2027      	movs	r0, #39	@ 0x27
 80011f6:	f000 fa92 	bl	800171e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80011fa:	2027      	movs	r0, #39	@ 0x27
 80011fc:	f000 faab 	bl	8001756 <HAL_NVIC_EnableIRQ>
}
 8001200:	bf00      	nop
 8001202:	3730      	adds	r7, #48	@ 0x30
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40004400 	.word	0x40004400
 800120c:	40021000 	.word	0x40021000
 8001210:	40010800 	.word	0x40010800
 8001214:	40004800 	.word	0x40004800
 8001218:	40011000 	.word	0x40011000
 800121c:	40010000 	.word	0x40010000
 8001220:	20000538 	.word	0x20000538
 8001224:	40020030 	.word	0x40020030

08001228 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800122c:	bf00      	nop
 800122e:	e7fd      	b.n	800122c <NMI_Handler+0x4>

08001230 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <HardFault_Handler+0x4>

08001238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <MemManage_Handler+0x4>

08001240 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <BusFault_Handler+0x4>

08001248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <UsageFault_Handler+0x4>

08001250 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	bc80      	pop	{r7}
 800125a:	4770      	bx	lr

0800125c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001260:	f000 f96a 	bl	8001538 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001264:	f007 fb60 	bl	8008928 <xTaskGetSchedulerState>
 8001268:	4603      	mov	r3, r0
 800126a:	2b01      	cmp	r3, #1
 800126c:	d001      	beq.n	8001272 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800126e:	f007 fe33 	bl	8008ed8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <DMA1_Channel3_IRQHandler+0x10>)
 800127e:	f000 fbf3 	bl	8001a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000538 	.word	0x20000538

0800128c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001290:	4802      	ldr	r0, [pc, #8]	@ (800129c <DMA1_Channel5_IRQHandler+0x10>)
 8001292:	f000 fbe9 	bl	8001a68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000037c 	.word	0x2000037c

080012a0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80012a4:	4802      	ldr	r0, [pc, #8]	@ (80012b0 <TIM4_IRQHandler+0x10>)
 80012a6:	f004 fe75 	bl	8005f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20000460 	.word	0x20000460

080012b4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80012b8:	4802      	ldr	r0, [pc, #8]	@ (80012c4 <I2C2_EV_IRQHandler+0x10>)
 80012ba:	f001 fadb 	bl	8002874 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000328 	.word	0x20000328

080012c8 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <I2C2_ER_IRQHandler+0x10>)
 80012ce:	f001 fc42 	bl	8002b56 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000328 	.word	0x20000328

080012dc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <SPI2_IRQHandler+0x10>)
 80012e2:	f004 f93d 	bl	8005560 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200003c0 	.word	0x200003c0

080012f0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <USART3_IRQHandler+0x10>)
 80012f6:	f005 fd83 	bl	8006e00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200004f0 	.word	0x200004f0

08001304 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001308:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800130c:	f000 feb8 	bl	8002080 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}

08001314 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	e00a      	b.n	800133c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001326:	f3af 8000 	nop.w
 800132a:	4601      	mov	r1, r0
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	1c5a      	adds	r2, r3, #1
 8001330:	60ba      	str	r2, [r7, #8]
 8001332:	b2ca      	uxtb	r2, r1
 8001334:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	3301      	adds	r3, #1
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	dbf0      	blt.n	8001326 <_read+0x12>
  }

  return len;
 8001344:	687b      	ldr	r3, [r7, #4]
}
 8001346:	4618      	mov	r0, r3
 8001348:	3718      	adds	r7, #24
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800135a:	2300      	movs	r3, #0
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	e009      	b.n	8001374 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7fe ff09 	bl	8000180 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	3301      	adds	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	429a      	cmp	r2, r3
 800137a:	dbf1      	blt.n	8001360 <_write+0x12>
  }
  return len;
 800137c:	687b      	ldr	r3, [r7, #4]
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <_close>:

int _close(int file)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001392:	4618      	mov	r0, r3
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr

0800139c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013ac:	605a      	str	r2, [r3, #4]
  return 0;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <_isatty>:

int _isatty(int file)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr

080013ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b085      	sub	sp, #20
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	60f8      	str	r0, [r7, #12]
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013da:	2300      	movs	r3, #0
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bc80      	pop	{r7}
 80013e4:	4770      	bx	lr
	...

080013e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013f0:	4a14      	ldr	r2, [pc, #80]	@ (8001444 <_sbrk+0x5c>)
 80013f2:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <_sbrk+0x60>)
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013fc:	4b13      	ldr	r3, [pc, #76]	@ (800144c <_sbrk+0x64>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d102      	bne.n	800140a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001404:	4b11      	ldr	r3, [pc, #68]	@ (800144c <_sbrk+0x64>)
 8001406:	4a12      	ldr	r2, [pc, #72]	@ (8001450 <_sbrk+0x68>)
 8001408:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800140a:	4b10      	ldr	r3, [pc, #64]	@ (800144c <_sbrk+0x64>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4413      	add	r3, r2
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	429a      	cmp	r2, r3
 8001416:	d207      	bcs.n	8001428 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001418:	f008 fa8c 	bl	8009934 <__errno>
 800141c:	4603      	mov	r3, r0
 800141e:	220c      	movs	r2, #12
 8001420:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	e009      	b.n	800143c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001428:	4b08      	ldr	r3, [pc, #32]	@ (800144c <_sbrk+0x64>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <_sbrk+0x64>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	4a05      	ldr	r2, [pc, #20]	@ (800144c <_sbrk+0x64>)
 8001438:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800143a:	68fb      	ldr	r3, [r7, #12]
}
 800143c:	4618      	mov	r0, r3
 800143e:	3718      	adds	r7, #24
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20005000 	.word	0x20005000
 8001448:	00000400 	.word	0x00000400
 800144c:	200005c0 	.word	0x200005c0
 8001450:	20004300 	.word	0x20004300

08001454 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001460:	f7ff fff8 	bl	8001454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001464:	480b      	ldr	r0, [pc, #44]	@ (8001494 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001466:	490c      	ldr	r1, [pc, #48]	@ (8001498 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001468:	4a0c      	ldr	r2, [pc, #48]	@ (800149c <LoopFillZerobss+0x16>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a09      	ldr	r2, [pc, #36]	@ (80014a0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800147c:	4c09      	ldr	r4, [pc, #36]	@ (80014a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800148a:	f008 fa59 	bl	8009940 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800148e:	f7fe fe95 	bl	80001bc <main>
  bx lr
 8001492:	4770      	bx	lr
  ldr r0, =_sdata
 8001494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001498:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800149c:	0800a628 	.word	0x0800a628
  ldr r2, =_sbss
 80014a0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80014a4:	20004300 	.word	0x20004300

080014a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014a8:	e7fe      	b.n	80014a8 <ADC1_2_IRQHandler>
	...

080014ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <HAL_Init+0x28>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a07      	ldr	r2, [pc, #28]	@ (80014d4 <HAL_Init+0x28>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014bc:	2003      	movs	r0, #3
 80014be:	f000 f923 	bl	8001708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c2:	200f      	movs	r0, #15
 80014c4:	f000 f808 	bl	80014d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c8:	f7ff fc82 	bl	8000dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014cc:	2300      	movs	r3, #0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40022000 	.word	0x40022000

080014d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014e0:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_InitTick+0x54>)
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b12      	ldr	r3, [pc, #72]	@ (8001530 <HAL_InitTick+0x58>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80014f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 f93b 	bl	8001772 <HAL_SYSTICK_Config>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e00e      	b.n	8001524 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b0f      	cmp	r3, #15
 800150a:	d80a      	bhi.n	8001522 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800150c:	2200      	movs	r2, #0
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	f04f 30ff 	mov.w	r0, #4294967295
 8001514:	f000 f903 	bl	800171e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001518:	4a06      	ldr	r2, [pc, #24]	@ (8001534 <HAL_InitTick+0x5c>)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
 8001520:	e000      	b.n	8001524 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000000 	.word	0x20000000
 8001530:	20000008 	.word	0x20000008
 8001534:	20000004 	.word	0x20000004

08001538 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800153c:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <HAL_IncTick+0x1c>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <HAL_IncTick+0x20>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4413      	add	r3, r2
 8001548:	4a03      	ldr	r2, [pc, #12]	@ (8001558 <HAL_IncTick+0x20>)
 800154a:	6013      	str	r3, [r2, #0]
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	20000008 	.word	0x20000008
 8001558:	200005c4 	.word	0x200005c4

0800155c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  return uwTick;
 8001560:	4b02      	ldr	r3, [pc, #8]	@ (800156c <HAL_GetTick+0x10>)
 8001562:	681b      	ldr	r3, [r3, #0]
}
 8001564:	4618      	mov	r0, r3
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr
 800156c:	200005c4 	.word	0x200005c4

08001570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f003 0307 	and.w	r3, r3, #7
 800157e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800158c:	4013      	ands	r3, r2
 800158e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800159c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015a2:	4a04      	ldr	r2, [pc, #16]	@ (80015b4 <__NVIC_SetPriorityGrouping+0x44>)
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	60d3      	str	r3, [r2, #12]
}
 80015a8:	bf00      	nop
 80015aa:	3714      	adds	r7, #20
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015bc:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <__NVIC_GetPriorityGrouping+0x18>)
 80015be:	68db      	ldr	r3, [r3, #12]
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	f003 0307 	and.w	r3, r3, #7
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00

080015d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	db0b      	blt.n	80015fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	f003 021f 	and.w	r2, r3, #31
 80015ec:	4906      	ldr	r1, [pc, #24]	@ (8001608 <__NVIC_EnableIRQ+0x34>)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	095b      	lsrs	r3, r3, #5
 80015f4:	2001      	movs	r0, #1
 80015f6:	fa00 f202 	lsl.w	r2, r0, r2
 80015fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	e000e100 	.word	0xe000e100

0800160c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	@ (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	@ (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	@ 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
         );
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	@ 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr

080016c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016d4:	d301      	bcc.n	80016da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d6:	2301      	movs	r3, #1
 80016d8:	e00f      	b.n	80016fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016da:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <SysTick_Config+0x40>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e2:	210f      	movs	r1, #15
 80016e4:	f04f 30ff 	mov.w	r0, #4294967295
 80016e8:	f7ff ff90 	bl	800160c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	@ (8001704 <SysTick_Config+0x40>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <SysTick_Config+0x40>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f7ff ff2d 	bl	8001570 <__NVIC_SetPriorityGrouping>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001730:	f7ff ff42 	bl	80015b8 <__NVIC_GetPriorityGrouping>
 8001734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	68b9      	ldr	r1, [r7, #8]
 800173a:	6978      	ldr	r0, [r7, #20]
 800173c:	f7ff ff90 	bl	8001660 <NVIC_EncodePriority>
 8001740:	4602      	mov	r2, r0
 8001742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff5f 	bl	800160c <__NVIC_SetPriority>
}
 800174e:	bf00      	nop
 8001750:	3718      	adds	r7, #24
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}

08001756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	b082      	sub	sp, #8
 800175a:	af00      	add	r7, sp, #0
 800175c:	4603      	mov	r3, r0
 800175e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff35 	bl	80015d4 <__NVIC_EnableIRQ>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffa2 	bl	80016c4 <SysTick_Config>
 8001780:	4603      	mov	r3, r0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001794:	2300      	movs	r3, #0
 8001796:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e043      	b.n	800182a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <HAL_DMA_Init+0xa8>)
 80017aa:	4413      	add	r3, r2
 80017ac:	4a22      	ldr	r2, [pc, #136]	@ (8001838 <HAL_DMA_Init+0xac>)
 80017ae:	fba2 2303 	umull	r2, r3, r2, r3
 80017b2:	091b      	lsrs	r3, r3, #4
 80017b4:	009a      	lsls	r2, r3, #2
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a1f      	ldr	r2, [pc, #124]	@ (800183c <HAL_DMA_Init+0xb0>)
 80017be:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2202      	movs	r2, #2
 80017c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017d6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80017da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80017e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695b      	ldr	r3, [r3, #20]
 80017f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4313      	orrs	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3714      	adds	r7, #20
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr
 8001834:	bffdfff8 	.word	0xbffdfff8
 8001838:	cccccccd 	.word	0xcccccccd
 800183c:	40020000 	.word	0x40020000

08001840 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d101      	bne.n	8001860 <HAL_DMA_Start_IT+0x20>
 800185c:	2302      	movs	r3, #2
 800185e:	e04b      	b.n	80018f8 <HAL_DMA_Start_IT+0xb8>
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2201      	movs	r2, #1
 8001864:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b01      	cmp	r3, #1
 8001872:	d13a      	bne.n	80018ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2202      	movs	r2, #2
 8001878:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2200      	movs	r2, #0
 8001880:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f022 0201 	bic.w	r2, r2, #1
 8001890:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	68b9      	ldr	r1, [r7, #8]
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f000 f9f8 	bl	8001c8e <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d008      	beq.n	80018b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 020e 	orr.w	r2, r2, #14
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	e00f      	b.n	80018d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 0204 	bic.w	r2, r2, #4
 80018c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f042 020a 	orr.w	r2, r2, #10
 80018d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	e005      	b.n	80018f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80018f2:	2302      	movs	r3, #2
 80018f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80018f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001908:	2300      	movs	r3, #0
 800190a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d008      	beq.n	800192a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2204      	movs	r2, #4
 800191c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e020      	b.n	800196c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 020e 	bic.w	r2, r2, #14
 8001938:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f022 0201 	bic.w	r2, r2, #1
 8001948:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001952:	2101      	movs	r1, #1
 8001954:	fa01 f202 	lsl.w	r2, r1, r2
 8001958:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800196a:	7bfb      	ldrb	r3, [r7, #15]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3714      	adds	r7, #20
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
	...

08001978 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800198a:	b2db      	uxtb	r3, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d005      	beq.n	800199c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2204      	movs	r2, #4
 8001994:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	73fb      	strb	r3, [r7, #15]
 800199a:	e051      	b.n	8001a40 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 020e 	bic.w	r2, r2, #14
 80019aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0201 	bic.w	r2, r2, #1
 80019ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a22      	ldr	r2, [pc, #136]	@ (8001a4c <HAL_DMA_Abort_IT+0xd4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d029      	beq.n	8001a1a <HAL_DMA_Abort_IT+0xa2>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <HAL_DMA_Abort_IT+0xd8>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d022      	beq.n	8001a16 <HAL_DMA_Abort_IT+0x9e>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a54 <HAL_DMA_Abort_IT+0xdc>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d01a      	beq.n	8001a10 <HAL_DMA_Abort_IT+0x98>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a1e      	ldr	r2, [pc, #120]	@ (8001a58 <HAL_DMA_Abort_IT+0xe0>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d012      	beq.n	8001a0a <HAL_DMA_Abort_IT+0x92>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <HAL_DMA_Abort_IT+0xe4>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d00a      	beq.n	8001a04 <HAL_DMA_Abort_IT+0x8c>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a60 <HAL_DMA_Abort_IT+0xe8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d102      	bne.n	80019fe <HAL_DMA_Abort_IT+0x86>
 80019f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80019fc:	e00e      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 80019fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a02:	e00b      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 8001a04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a08:	e008      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 8001a0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a0e:	e005      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 8001a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a14:	e002      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 8001a16:	2310      	movs	r3, #16
 8001a18:	e000      	b.n	8001a1c <HAL_DMA_Abort_IT+0xa4>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	4a11      	ldr	r2, [pc, #68]	@ (8001a64 <HAL_DMA_Abort_IT+0xec>)
 8001a1e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	4798      	blx	r3
    } 
  }
  return status;
 8001a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40020008 	.word	0x40020008
 8001a50:	4002001c 	.word	0x4002001c
 8001a54:	40020030 	.word	0x40020030
 8001a58:	40020044 	.word	0x40020044
 8001a5c:	40020058 	.word	0x40020058
 8001a60:	4002006c 	.word	0x4002006c
 8001a64:	40020000 	.word	0x40020000

08001a68 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	2204      	movs	r2, #4
 8001a86:	409a      	lsls	r2, r3
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d04f      	beq.n	8001b30 <HAL_DMA_IRQHandler+0xc8>
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d04a      	beq.n	8001b30 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0320 	and.w	r3, r3, #32
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d107      	bne.n	8001ab8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f022 0204 	bic.w	r2, r2, #4
 8001ab6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a66      	ldr	r2, [pc, #408]	@ (8001c58 <HAL_DMA_IRQHandler+0x1f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d029      	beq.n	8001b16 <HAL_DMA_IRQHandler+0xae>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a65      	ldr	r2, [pc, #404]	@ (8001c5c <HAL_DMA_IRQHandler+0x1f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d022      	beq.n	8001b12 <HAL_DMA_IRQHandler+0xaa>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a63      	ldr	r2, [pc, #396]	@ (8001c60 <HAL_DMA_IRQHandler+0x1f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d01a      	beq.n	8001b0c <HAL_DMA_IRQHandler+0xa4>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a62      	ldr	r2, [pc, #392]	@ (8001c64 <HAL_DMA_IRQHandler+0x1fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d012      	beq.n	8001b06 <HAL_DMA_IRQHandler+0x9e>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a60      	ldr	r2, [pc, #384]	@ (8001c68 <HAL_DMA_IRQHandler+0x200>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d00a      	beq.n	8001b00 <HAL_DMA_IRQHandler+0x98>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a5f      	ldr	r2, [pc, #380]	@ (8001c6c <HAL_DMA_IRQHandler+0x204>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d102      	bne.n	8001afa <HAL_DMA_IRQHandler+0x92>
 8001af4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001af8:	e00e      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001afa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001afe:	e00b      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001b00:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001b04:	e008      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001b06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b0a:	e005      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001b0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b10:	e002      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001b12:	2340      	movs	r3, #64	@ 0x40
 8001b14:	e000      	b.n	8001b18 <HAL_DMA_IRQHandler+0xb0>
 8001b16:	2304      	movs	r3, #4
 8001b18:	4a55      	ldr	r2, [pc, #340]	@ (8001c70 <HAL_DMA_IRQHandler+0x208>)
 8001b1a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f000 8094 	beq.w	8001c4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001b2e:	e08e      	b.n	8001c4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	2202      	movs	r2, #2
 8001b36:	409a      	lsls	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d056      	beq.n	8001bee <HAL_DMA_IRQHandler+0x186>
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d051      	beq.n	8001bee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0320 	and.w	r3, r3, #32
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d10b      	bne.n	8001b70 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f022 020a 	bic.w	r2, r2, #10
 8001b66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a38      	ldr	r2, [pc, #224]	@ (8001c58 <HAL_DMA_IRQHandler+0x1f0>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d029      	beq.n	8001bce <HAL_DMA_IRQHandler+0x166>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a37      	ldr	r2, [pc, #220]	@ (8001c5c <HAL_DMA_IRQHandler+0x1f4>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d022      	beq.n	8001bca <HAL_DMA_IRQHandler+0x162>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a35      	ldr	r2, [pc, #212]	@ (8001c60 <HAL_DMA_IRQHandler+0x1f8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d01a      	beq.n	8001bc4 <HAL_DMA_IRQHandler+0x15c>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a34      	ldr	r2, [pc, #208]	@ (8001c64 <HAL_DMA_IRQHandler+0x1fc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d012      	beq.n	8001bbe <HAL_DMA_IRQHandler+0x156>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a32      	ldr	r2, [pc, #200]	@ (8001c68 <HAL_DMA_IRQHandler+0x200>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d00a      	beq.n	8001bb8 <HAL_DMA_IRQHandler+0x150>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a31      	ldr	r2, [pc, #196]	@ (8001c6c <HAL_DMA_IRQHandler+0x204>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d102      	bne.n	8001bb2 <HAL_DMA_IRQHandler+0x14a>
 8001bac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001bb0:	e00e      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bb6:	e00b      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bb8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bbc:	e008      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bc2:	e005      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001bc8:	e002      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bca:	2320      	movs	r3, #32
 8001bcc:	e000      	b.n	8001bd0 <HAL_DMA_IRQHandler+0x168>
 8001bce:	2302      	movs	r3, #2
 8001bd0:	4a27      	ldr	r2, [pc, #156]	@ (8001c70 <HAL_DMA_IRQHandler+0x208>)
 8001bd2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d034      	beq.n	8001c4e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001bec:	e02f      	b.n	8001c4e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	2208      	movs	r2, #8
 8001bf4:	409a      	lsls	r2, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d028      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x1e8>
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d023      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f022 020e 	bic.w	r2, r2, #14
 8001c16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c20:	2101      	movs	r1, #1
 8001c22:	fa01 f202 	lsl.w	r2, r1, r2
 8001c26:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	4798      	blx	r3
    }
  }
  return;
 8001c4e:	bf00      	nop
 8001c50:	bf00      	nop
}
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40020008 	.word	0x40020008
 8001c5c:	4002001c 	.word	0x4002001c
 8001c60:	40020030 	.word	0x40020030
 8001c64:	40020044 	.word	0x40020044
 8001c68:	40020058 	.word	0x40020058
 8001c6c:	4002006c 	.word	0x4002006c
 8001c70:	40020000 	.word	0x40020000

08001c74 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c82:	b2db      	uxtb	r3, r3
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bc80      	pop	{r7}
 8001c8c:	4770      	bx	lr

08001c8e <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
 8001c9a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	fa01 f202 	lsl.w	r2, r1, r2
 8001caa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b10      	cmp	r3, #16
 8001cba:	d108      	bne.n	8001cce <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68ba      	ldr	r2, [r7, #8]
 8001cca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001ccc:	e007      	b.n	8001cde <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68ba      	ldr	r2, [r7, #8]
 8001cd4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	60da      	str	r2, [r3, #12]
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b08b      	sub	sp, #44	@ 0x2c
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfa:	e169      	b.n	8001fd0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	f040 8158 	bne.w	8001fca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	4a9a      	ldr	r2, [pc, #616]	@ (8001f88 <HAL_GPIO_Init+0x2a0>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d05e      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
 8001d24:	4a98      	ldr	r2, [pc, #608]	@ (8001f88 <HAL_GPIO_Init+0x2a0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d875      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d2a:	4a98      	ldr	r2, [pc, #608]	@ (8001f8c <HAL_GPIO_Init+0x2a4>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d058      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
 8001d30:	4a96      	ldr	r2, [pc, #600]	@ (8001f8c <HAL_GPIO_Init+0x2a4>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d86f      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d36:	4a96      	ldr	r2, [pc, #600]	@ (8001f90 <HAL_GPIO_Init+0x2a8>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d052      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
 8001d3c:	4a94      	ldr	r2, [pc, #592]	@ (8001f90 <HAL_GPIO_Init+0x2a8>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d869      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d42:	4a94      	ldr	r2, [pc, #592]	@ (8001f94 <HAL_GPIO_Init+0x2ac>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d04c      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
 8001d48:	4a92      	ldr	r2, [pc, #584]	@ (8001f94 <HAL_GPIO_Init+0x2ac>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d863      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d4e:	4a92      	ldr	r2, [pc, #584]	@ (8001f98 <HAL_GPIO_Init+0x2b0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d046      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
 8001d54:	4a90      	ldr	r2, [pc, #576]	@ (8001f98 <HAL_GPIO_Init+0x2b0>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d85d      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d5a:	2b12      	cmp	r3, #18
 8001d5c:	d82a      	bhi.n	8001db4 <HAL_GPIO_Init+0xcc>
 8001d5e:	2b12      	cmp	r3, #18
 8001d60:	d859      	bhi.n	8001e16 <HAL_GPIO_Init+0x12e>
 8001d62:	a201      	add	r2, pc, #4	@ (adr r2, 8001d68 <HAL_GPIO_Init+0x80>)
 8001d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d68:	08001de3 	.word	0x08001de3
 8001d6c:	08001dbd 	.word	0x08001dbd
 8001d70:	08001dcf 	.word	0x08001dcf
 8001d74:	08001e11 	.word	0x08001e11
 8001d78:	08001e17 	.word	0x08001e17
 8001d7c:	08001e17 	.word	0x08001e17
 8001d80:	08001e17 	.word	0x08001e17
 8001d84:	08001e17 	.word	0x08001e17
 8001d88:	08001e17 	.word	0x08001e17
 8001d8c:	08001e17 	.word	0x08001e17
 8001d90:	08001e17 	.word	0x08001e17
 8001d94:	08001e17 	.word	0x08001e17
 8001d98:	08001e17 	.word	0x08001e17
 8001d9c:	08001e17 	.word	0x08001e17
 8001da0:	08001e17 	.word	0x08001e17
 8001da4:	08001e17 	.word	0x08001e17
 8001da8:	08001e17 	.word	0x08001e17
 8001dac:	08001dc5 	.word	0x08001dc5
 8001db0:	08001dd9 	.word	0x08001dd9
 8001db4:	4a79      	ldr	r2, [pc, #484]	@ (8001f9c <HAL_GPIO_Init+0x2b4>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d013      	beq.n	8001de2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dba:	e02c      	b.n	8001e16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	623b      	str	r3, [r7, #32]
          break;
 8001dc2:	e029      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	3304      	adds	r3, #4
 8001dca:	623b      	str	r3, [r7, #32]
          break;
 8001dcc:	e024      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	3308      	adds	r3, #8
 8001dd4:	623b      	str	r3, [r7, #32]
          break;
 8001dd6:	e01f      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	330c      	adds	r3, #12
 8001dde:	623b      	str	r3, [r7, #32]
          break;
 8001de0:	e01a      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d102      	bne.n	8001df0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dea:	2304      	movs	r3, #4
 8001dec:	623b      	str	r3, [r7, #32]
          break;
 8001dee:	e013      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d105      	bne.n	8001e04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001df8:	2308      	movs	r3, #8
 8001dfa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	69fa      	ldr	r2, [r7, #28]
 8001e00:	611a      	str	r2, [r3, #16]
          break;
 8001e02:	e009      	b.n	8001e18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e04:	2308      	movs	r3, #8
 8001e06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69fa      	ldr	r2, [r7, #28]
 8001e0c:	615a      	str	r2, [r3, #20]
          break;
 8001e0e:	e003      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e10:	2300      	movs	r3, #0
 8001e12:	623b      	str	r3, [r7, #32]
          break;
 8001e14:	e000      	b.n	8001e18 <HAL_GPIO_Init+0x130>
          break;
 8001e16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2bff      	cmp	r3, #255	@ 0xff
 8001e1c:	d801      	bhi.n	8001e22 <HAL_GPIO_Init+0x13a>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	e001      	b.n	8001e26 <HAL_GPIO_Init+0x13e>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3304      	adds	r3, #4
 8001e26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	2bff      	cmp	r3, #255	@ 0xff
 8001e2c:	d802      	bhi.n	8001e34 <HAL_GPIO_Init+0x14c>
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	e002      	b.n	8001e3a <HAL_GPIO_Init+0x152>
 8001e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e36:	3b08      	subs	r3, #8
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	210f      	movs	r1, #15
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	fa01 f303 	lsl.w	r3, r1, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	6a39      	ldr	r1, [r7, #32]
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	431a      	orrs	r2, r3
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 80b1 	beq.w	8001fca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e68:	4b4d      	ldr	r3, [pc, #308]	@ (8001fa0 <HAL_GPIO_Init+0x2b8>)
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	4a4c      	ldr	r2, [pc, #304]	@ (8001fa0 <HAL_GPIO_Init+0x2b8>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6193      	str	r3, [r2, #24]
 8001e74:	4b4a      	ldr	r3, [pc, #296]	@ (8001fa0 <HAL_GPIO_Init+0x2b8>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e80:	4a48      	ldr	r2, [pc, #288]	@ (8001fa4 <HAL_GPIO_Init+0x2bc>)
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	089b      	lsrs	r3, r3, #2
 8001e86:	3302      	adds	r3, #2
 8001e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	220f      	movs	r2, #15
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	4a40      	ldr	r2, [pc, #256]	@ (8001fa8 <HAL_GPIO_Init+0x2c0>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d013      	beq.n	8001ed4 <HAL_GPIO_Init+0x1ec>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a3f      	ldr	r2, [pc, #252]	@ (8001fac <HAL_GPIO_Init+0x2c4>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d00d      	beq.n	8001ed0 <HAL_GPIO_Init+0x1e8>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8001fb0 <HAL_GPIO_Init+0x2c8>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d007      	beq.n	8001ecc <HAL_GPIO_Init+0x1e4>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8001fb4 <HAL_GPIO_Init+0x2cc>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d101      	bne.n	8001ec8 <HAL_GPIO_Init+0x1e0>
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e006      	b.n	8001ed6 <HAL_GPIO_Init+0x1ee>
 8001ec8:	2304      	movs	r3, #4
 8001eca:	e004      	b.n	8001ed6 <HAL_GPIO_Init+0x1ee>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e002      	b.n	8001ed6 <HAL_GPIO_Init+0x1ee>
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_GPIO_Init+0x1ee>
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed8:	f002 0203 	and.w	r2, r2, #3
 8001edc:	0092      	lsls	r2, r2, #2
 8001ede:	4093      	lsls	r3, r2
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ee6:	492f      	ldr	r1, [pc, #188]	@ (8001fa4 <HAL_GPIO_Init+0x2bc>)
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eea:	089b      	lsrs	r3, r3, #2
 8001eec:	3302      	adds	r3, #2
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d006      	beq.n	8001f0e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f00:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f02:	689a      	ldr	r2, [r3, #8]
 8001f04:	492c      	ldr	r1, [pc, #176]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	608b      	str	r3, [r1, #8]
 8001f0c:	e006      	b.n	8001f1c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	4928      	ldr	r1, [pc, #160]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f18:	4013      	ands	r3, r2
 8001f1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d006      	beq.n	8001f36 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f28:	4b23      	ldr	r3, [pc, #140]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f2a:	68da      	ldr	r2, [r3, #12]
 8001f2c:	4922      	ldr	r1, [pc, #136]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f2e:	69bb      	ldr	r3, [r7, #24]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	60cb      	str	r3, [r1, #12]
 8001f34:	e006      	b.n	8001f44 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f36:	4b20      	ldr	r3, [pc, #128]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	491e      	ldr	r1, [pc, #120]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d006      	beq.n	8001f5e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f50:	4b19      	ldr	r3, [pc, #100]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f52:	685a      	ldr	r2, [r3, #4]
 8001f54:	4918      	ldr	r1, [pc, #96]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	604b      	str	r3, [r1, #4]
 8001f5c:	e006      	b.n	8001f6c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f5e:	4b16      	ldr	r3, [pc, #88]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	43db      	mvns	r3, r3
 8001f66:	4914      	ldr	r1, [pc, #80]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d021      	beq.n	8001fbc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	490e      	ldr	r1, [pc, #56]	@ (8001fb8 <HAL_GPIO_Init+0x2d0>)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	600b      	str	r3, [r1, #0]
 8001f84:	e021      	b.n	8001fca <HAL_GPIO_Init+0x2e2>
 8001f86:	bf00      	nop
 8001f88:	10320000 	.word	0x10320000
 8001f8c:	10310000 	.word	0x10310000
 8001f90:	10220000 	.word	0x10220000
 8001f94:	10210000 	.word	0x10210000
 8001f98:	10120000 	.word	0x10120000
 8001f9c:	10110000 	.word	0x10110000
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40010000 	.word	0x40010000
 8001fa8:	40010800 	.word	0x40010800
 8001fac:	40010c00 	.word	0x40010c00
 8001fb0:	40011000 	.word	0x40011000
 8001fb4:	40011400 	.word	0x40011400
 8001fb8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8001fec <HAL_GPIO_Init+0x304>)
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	4909      	ldr	r1, [pc, #36]	@ (8001fec <HAL_GPIO_Init+0x304>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fcc:	3301      	adds	r3, #1
 8001fce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f47f ae8e 	bne.w	8001cfc <HAL_GPIO_Init+0x14>
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	372c      	adds	r7, #44	@ 0x2c
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr
 8001fec:	40010400 	.word	0x40010400

08001ff0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	887b      	ldrh	r3, [r7, #2]
 8002002:	4013      	ands	r3, r2
 8002004:	2b00      	cmp	r3, #0
 8002006:	d002      	beq.n	800200e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002008:	2301      	movs	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
 800200c:	e001      	b.n	8002012 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002012:	7bfb      	ldrb	r3, [r7, #15]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
 8002026:	460b      	mov	r3, r1
 8002028:	807b      	strh	r3, [r7, #2]
 800202a:	4613      	mov	r3, r2
 800202c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800202e:	787b      	ldrb	r3, [r7, #1]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002034:	887a      	ldrh	r2, [r7, #2]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800203a:	e003      	b.n	8002044 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800203c:	887b      	ldrh	r3, [r7, #2]
 800203e:	041a      	lsls	r2, r3, #16
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	611a      	str	r2, [r3, #16]
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr

0800204e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800204e:	b480      	push	{r7}
 8002050:	b085      	sub	sp, #20
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	460b      	mov	r3, r1
 8002058:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002060:	887a      	ldrh	r2, [r7, #2]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4013      	ands	r3, r2
 8002066:	041a      	lsls	r2, r3, #16
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	43d9      	mvns	r1, r3
 800206c:	887b      	ldrh	r3, [r7, #2]
 800206e:	400b      	ands	r3, r1
 8002070:	431a      	orrs	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	611a      	str	r2, [r3, #16]
}
 8002076:	bf00      	nop
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	bc80      	pop	{r7}
 800207e:	4770      	bx	lr

08002080 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800208c:	695a      	ldr	r2, [r3, #20]
 800208e:	88fb      	ldrh	r3, [r7, #6]
 8002090:	4013      	ands	r3, r2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d006      	beq.n	80020a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002096:	4a05      	ldr	r2, [pc, #20]	@ (80020ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002098:	88fb      	ldrh	r3, [r7, #6]
 800209a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800209c:	88fb      	ldrh	r3, [r7, #6]
 800209e:	4618      	mov	r0, r3
 80020a0:	f000 f806 	bl	80020b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40010400 	.word	0x40010400

080020b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e12b      	b.n	800232e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d106      	bne.n	80020f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7fe fea8 	bl	8000e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2224      	movs	r2, #36	@ 0x24
 80020f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0201 	bic.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002116:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002126:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002128:	f003 f8cc 	bl	80052c4 <HAL_RCC_GetPCLK1Freq>
 800212c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	4a81      	ldr	r2, [pc, #516]	@ (8002338 <HAL_I2C_Init+0x274>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d807      	bhi.n	8002148 <HAL_I2C_Init+0x84>
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	4a80      	ldr	r2, [pc, #512]	@ (800233c <HAL_I2C_Init+0x278>)
 800213c:	4293      	cmp	r3, r2
 800213e:	bf94      	ite	ls
 8002140:	2301      	movls	r3, #1
 8002142:	2300      	movhi	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	e006      	b.n	8002156 <HAL_I2C_Init+0x92>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	4a7d      	ldr	r2, [pc, #500]	@ (8002340 <HAL_I2C_Init+0x27c>)
 800214c:	4293      	cmp	r3, r2
 800214e:	bf94      	ite	ls
 8002150:	2301      	movls	r3, #1
 8002152:	2300      	movhi	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e0e7      	b.n	800232e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	4a78      	ldr	r2, [pc, #480]	@ (8002344 <HAL_I2C_Init+0x280>)
 8002162:	fba2 2303 	umull	r2, r3, r2, r3
 8002166:	0c9b      	lsrs	r3, r3, #18
 8002168:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	430a      	orrs	r2, r1
 800217c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	4a6a      	ldr	r2, [pc, #424]	@ (8002338 <HAL_I2C_Init+0x274>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d802      	bhi.n	8002198 <HAL_I2C_Init+0xd4>
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	3301      	adds	r3, #1
 8002196:	e009      	b.n	80021ac <HAL_I2C_Init+0xe8>
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	4a69      	ldr	r2, [pc, #420]	@ (8002348 <HAL_I2C_Init+0x284>)
 80021a4:	fba2 2303 	umull	r2, r3, r2, r3
 80021a8:	099b      	lsrs	r3, r3, #6
 80021aa:	3301      	adds	r3, #1
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	430b      	orrs	r3, r1
 80021b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	495c      	ldr	r1, [pc, #368]	@ (8002338 <HAL_I2C_Init+0x274>)
 80021c8:	428b      	cmp	r3, r1
 80021ca:	d819      	bhi.n	8002200 <HAL_I2C_Init+0x13c>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	1e59      	subs	r1, r3, #1
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80021da:	1c59      	adds	r1, r3, #1
 80021dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021e0:	400b      	ands	r3, r1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d00a      	beq.n	80021fc <HAL_I2C_Init+0x138>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	1e59      	subs	r1, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80021f4:	3301      	adds	r3, #1
 80021f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021fa:	e051      	b.n	80022a0 <HAL_I2C_Init+0x1dc>
 80021fc:	2304      	movs	r3, #4
 80021fe:	e04f      	b.n	80022a0 <HAL_I2C_Init+0x1dc>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d111      	bne.n	800222c <HAL_I2C_Init+0x168>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1e58      	subs	r0, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6859      	ldr	r1, [r3, #4]
 8002210:	460b      	mov	r3, r1
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	440b      	add	r3, r1
 8002216:	fbb0 f3f3 	udiv	r3, r0, r3
 800221a:	3301      	adds	r3, #1
 800221c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002220:	2b00      	cmp	r3, #0
 8002222:	bf0c      	ite	eq
 8002224:	2301      	moveq	r3, #1
 8002226:	2300      	movne	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	e012      	b.n	8002252 <HAL_I2C_Init+0x18e>
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	1e58      	subs	r0, r3, #1
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6859      	ldr	r1, [r3, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	440b      	add	r3, r1
 800223a:	0099      	lsls	r1, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002242:	3301      	adds	r3, #1
 8002244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002248:	2b00      	cmp	r3, #0
 800224a:	bf0c      	ite	eq
 800224c:	2301      	moveq	r3, #1
 800224e:	2300      	movne	r3, #0
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_I2C_Init+0x196>
 8002256:	2301      	movs	r3, #1
 8002258:	e022      	b.n	80022a0 <HAL_I2C_Init+0x1dc>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10e      	bne.n	8002280 <HAL_I2C_Init+0x1bc>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1e58      	subs	r0, r3, #1
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6859      	ldr	r1, [r3, #4]
 800226a:	460b      	mov	r3, r1
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	440b      	add	r3, r1
 8002270:	fbb0 f3f3 	udiv	r3, r0, r3
 8002274:	3301      	adds	r3, #1
 8002276:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800227a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800227e:	e00f      	b.n	80022a0 <HAL_I2C_Init+0x1dc>
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	1e58      	subs	r0, r3, #1
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6859      	ldr	r1, [r3, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	440b      	add	r3, r1
 800228e:	0099      	lsls	r1, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	fbb0 f3f3 	udiv	r3, r0, r3
 8002296:	3301      	adds	r3, #1
 8002298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800229c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	6809      	ldr	r1, [r1, #0]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69da      	ldr	r2, [r3, #28]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	431a      	orrs	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6911      	ldr	r1, [r2, #16]
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68d2      	ldr	r2, [r2, #12]
 80022da:	4311      	orrs	r1, r2
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	430b      	orrs	r3, r1
 80022e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695a      	ldr	r2, [r3, #20]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	431a      	orrs	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f042 0201 	orr.w	r2, r2, #1
 800230e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2220      	movs	r2, #32
 800231a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800232c:	2300      	movs	r3, #0
}
 800232e:	4618      	mov	r0, r3
 8002330:	3710      	adds	r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	000186a0 	.word	0x000186a0
 800233c:	001e847f 	.word	0x001e847f
 8002340:	003d08ff 	.word	0x003d08ff
 8002344:	431bde83 	.word	0x431bde83
 8002348:	10624dd3 	.word	0x10624dd3

0800234c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	695b      	ldr	r3, [r3, #20]
 800235a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235e:	2b80      	cmp	r3, #128	@ 0x80
 8002360:	d103      	bne.n	800236a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	611a      	str	r2, [r3, #16]
  }
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr

08002374 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b088      	sub	sp, #32
 8002378:	af02      	add	r7, sp, #8
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	4608      	mov	r0, r1
 800237e:	4611      	mov	r1, r2
 8002380:	461a      	mov	r2, r3
 8002382:	4603      	mov	r3, r0
 8002384:	817b      	strh	r3, [r7, #10]
 8002386:	460b      	mov	r3, r1
 8002388:	813b      	strh	r3, [r7, #8]
 800238a:	4613      	mov	r3, r2
 800238c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800238e:	f7ff f8e5 	bl	800155c <HAL_GetTick>
 8002392:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b20      	cmp	r3, #32
 800239e:	f040 80d9 	bne.w	8002554 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	9300      	str	r3, [sp, #0]
 80023a6:	2319      	movs	r3, #25
 80023a8:	2201      	movs	r2, #1
 80023aa:	496d      	ldr	r1, [pc, #436]	@ (8002560 <HAL_I2C_Mem_Write+0x1ec>)
 80023ac:	68f8      	ldr	r0, [r7, #12]
 80023ae:	f002 f99b 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80023b8:	2302      	movs	r3, #2
 80023ba:	e0cc      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d101      	bne.n	80023ca <HAL_I2C_Mem_Write+0x56>
 80023c6:	2302      	movs	r3, #2
 80023c8:	e0c5      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d007      	beq.n	80023f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0201 	orr.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2221      	movs	r2, #33	@ 0x21
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002420:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4a4d      	ldr	r2, [pc, #308]	@ (8002564 <HAL_I2C_Mem_Write+0x1f0>)
 8002430:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002432:	88f8      	ldrh	r0, [r7, #6]
 8002434:	893a      	ldrh	r2, [r7, #8]
 8002436:	8979      	ldrh	r1, [r7, #10]
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	4603      	mov	r3, r0
 8002442:	68f8      	ldr	r0, [r7, #12]
 8002444:	f001 fe14 	bl	8004070 <I2C_RequestMemoryWrite>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d052      	beq.n	80024f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e081      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002456:	68f8      	ldr	r0, [r7, #12]
 8002458:	f002 fa60 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002466:	2b04      	cmp	r3, #4
 8002468:	d107      	bne.n	800247a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002478:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e06b      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002482:	781a      	ldrb	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002498:	3b01      	subs	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	3b01      	subs	r3, #1
 80024a8:	b29a      	uxth	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	f003 0304 	and.w	r3, r3, #4
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d11b      	bne.n	80024f4 <HAL_I2C_Mem_Write+0x180>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d017      	beq.n	80024f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d4:	1c5a      	adds	r2, r3, #1
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024de:	3b01      	subs	r3, #1
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	3b01      	subs	r3, #1
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1aa      	bne.n	8002452 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f002 fa53 	bl	80049ac <I2C_WaitOnBTFFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00d      	beq.n	8002528 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002510:	2b04      	cmp	r3, #4
 8002512:	d107      	bne.n	8002524 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002522:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e016      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002536:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2220      	movs	r2, #32
 800253c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2200      	movs	r2, #0
 800254c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002550:	2300      	movs	r3, #0
 8002552:	e000      	b.n	8002556 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002554:	2302      	movs	r3, #2
  }
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	00100002 	.word	0x00100002
 8002564:	ffff0000 	.word	0xffff0000

08002568 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b08c      	sub	sp, #48	@ 0x30
 800256c:	af02      	add	r7, sp, #8
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	4608      	mov	r0, r1
 8002572:	4611      	mov	r1, r2
 8002574:	461a      	mov	r2, r3
 8002576:	4603      	mov	r3, r0
 8002578:	817b      	strh	r3, [r7, #10]
 800257a:	460b      	mov	r3, r1
 800257c:	813b      	strh	r3, [r7, #8]
 800257e:	4613      	mov	r3, r2
 8002580:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002582:	f7fe ffeb 	bl	800155c <HAL_GetTick>
 8002586:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b20      	cmp	r3, #32
 8002596:	f040 8168 	bne.w	800286a <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800259a:	4b98      	ldr	r3, [pc, #608]	@ (80027fc <HAL_I2C_Mem_Read_DMA+0x294>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	08db      	lsrs	r3, r3, #3
 80025a0:	4a97      	ldr	r2, [pc, #604]	@ (8002800 <HAL_I2C_Mem_Read_DMA+0x298>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	0a1a      	lsrs	r2, r3, #8
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009a      	lsls	r2, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	3b01      	subs	r3, #1
 80025b8:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d112      	bne.n	80025e6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2220      	movs	r2, #32
 80025ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	f043 0220 	orr.w	r2, r3, #32
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80025e2:	2302      	movs	r3, #2
 80025e4:	e142      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d0df      	beq.n	80025b4 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d101      	bne.n	8002602 <HAL_I2C_Mem_Read_DMA+0x9a>
 80025fe:	2302      	movs	r3, #2
 8002600:	e134      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2201      	movs	r2, #1
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b01      	cmp	r3, #1
 8002616:	d007      	beq.n	8002628 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002636:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2222      	movs	r2, #34	@ 0x22
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2240      	movs	r2, #64	@ 0x40
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002658:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4a67      	ldr	r2, [pc, #412]	@ (8002804 <HAL_I2C_Mem_Read_DMA+0x29c>)
 8002668:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800266a:	897a      	ldrh	r2, [r7, #10]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002670:	893a      	ldrh	r2, [r7, #8]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002676:	88fa      	ldrh	r2, [r7, #6]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 80c2 	beq.w	8002810 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002690:	2b00      	cmp	r3, #0
 8002692:	d024      	beq.n	80026de <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002698:	4a5b      	ldr	r2, [pc, #364]	@ (8002808 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 800269a:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a0:	4a5a      	ldr	r2, [pc, #360]	@ (800280c <HAL_I2C_Mem_Read_DMA+0x2a4>)
 80026a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a8:	2200      	movs	r2, #0
 80026aa:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b0:	2200      	movs	r2, #0
 80026b2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	3310      	adds	r3, #16
 80026be:	4619      	mov	r1, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c4:	461a      	mov	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ca:	f7ff f8b9 	bl	8001840 <HAL_DMA_Start_IT>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80026d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d17b      	bne.n	80027d4 <HAL_I2C_Mem_Read_DMA+0x26c>
 80026dc:	e013      	b.n	8002706 <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2220      	movs	r2, #32
 80026e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2200      	movs	r2, #0
 80026ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e0b2      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002706:	88f8      	ldrh	r0, [r7, #6]
 8002708:	893a      	ldrh	r2, [r7, #8]
 800270a:	8979      	ldrh	r1, [r7, #10]
 800270c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270e:	9301      	str	r3, [sp, #4]
 8002710:	2323      	movs	r3, #35	@ 0x23
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	4603      	mov	r3, r0
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f001 fd40 	bl	800419c <I2C_RequestMemoryRead>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d023      	beq.n	800276a <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff f926 	bl	8001978 <HAL_DMA_Abort_IT>
 800272c:	4603      	mov	r3, r0
 800272e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002736:	2200      	movs	r2, #0
 8002738:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002748:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0201 	bic.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e080      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800276e:	2b01      	cmp	r3, #1
 8002770:	d108      	bne.n	8002784 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	e007      	b.n	8002794 <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002792:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002794:	2300      	movs	r3, #0
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	61bb      	str	r3, [r7, #24]
 80027a8:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80027c0:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	e048      	b.n	8002866 <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e8:	f043 0210 	orr.w	r2, r3, #16
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e037      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
 80027fc:	20000000 	.word	0x20000000
 8002800:	14f8b589 	.word	0x14f8b589
 8002804:	ffff0000 	.word	0xffff0000
 8002808:	0800436d 	.word	0x0800436d
 800280c:	0800452b 	.word	0x0800452b
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002810:	88f8      	ldrh	r0, [r7, #6]
 8002812:	893a      	ldrh	r2, [r7, #8]
 8002814:	8979      	ldrh	r1, [r7, #10]
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	2323      	movs	r3, #35	@ 0x23
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	4603      	mov	r3, r0
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f001 fcbb 	bl	800419c <I2C_RequestMemoryRead>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e01d      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	617b      	str	r3, [r7, #20]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002854:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2220      	movs	r2, #32
 800285a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8002866:	2300      	movs	r3, #0
 8002868:	e000      	b.n	800286c <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 800286a:	2302      	movs	r3, #2
  }
}
 800286c:	4618      	mov	r0, r3
 800286e:	3728      	adds	r7, #40	@ 0x28
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002894:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800289c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800289e:	7bfb      	ldrb	r3, [r7, #15]
 80028a0:	2b10      	cmp	r3, #16
 80028a2:	d003      	beq.n	80028ac <HAL_I2C_EV_IRQHandler+0x38>
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
 80028a6:	2b40      	cmp	r3, #64	@ 0x40
 80028a8:	f040 80c1 	bne.w	8002a2e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695b      	ldr	r3, [r3, #20]
 80028ba:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10d      	bne.n	80028e2 <HAL_I2C_EV_IRQHandler+0x6e>
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80028cc:	d003      	beq.n	80028d6 <HAL_I2C_EV_IRQHandler+0x62>
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80028d4:	d101      	bne.n	80028da <HAL_I2C_EV_IRQHandler+0x66>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <HAL_I2C_EV_IRQHandler+0x68>
 80028da:	2300      	movs	r3, #0
 80028dc:	2b01      	cmp	r3, #1
 80028de:	f000 8132 	beq.w	8002b46 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00c      	beq.n	8002906 <HAL_I2C_EV_IRQHandler+0x92>
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	0a5b      	lsrs	r3, r3, #9
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d006      	beq.n	8002906 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f002 f8ff 	bl	8004afc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 fd90 	bl	8003424 <I2C_Master_SB>
 8002904:	e092      	b.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	08db      	lsrs	r3, r3, #3
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d009      	beq.n	8002926 <HAL_I2C_EV_IRQHandler+0xb2>
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	0a5b      	lsrs	r3, r3, #9
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 fe05 	bl	800352e <I2C_Master_ADD10>
 8002924:	e082      	b.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d009      	beq.n	8002946 <HAL_I2C_EV_IRQHandler+0xd2>
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	0a5b      	lsrs	r3, r3, #9
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fe1e 	bl	8003580 <I2C_Master_ADDR>
 8002944:	e072      	b.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d03b      	beq.n	80029ca <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800295c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002960:	f000 80f3 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	09db      	lsrs	r3, r3, #7
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00f      	beq.n	8002990 <HAL_I2C_EV_IRQHandler+0x11c>
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	0a9b      	lsrs	r3, r3, #10
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d009      	beq.n	8002990 <HAL_I2C_EV_IRQHandler+0x11c>
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	089b      	lsrs	r3, r3, #2
 8002980:	f003 0301 	and.w	r3, r3, #1
 8002984:	2b00      	cmp	r3, #0
 8002986:	d103      	bne.n	8002990 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f9e8 	bl	8002d5e <I2C_MasterTransmit_TXE>
 800298e:	e04d      	b.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	089b      	lsrs	r3, r3, #2
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 80d6 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	0a5b      	lsrs	r3, r3, #9
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 80cf 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80029ac:	7bbb      	ldrb	r3, [r7, #14]
 80029ae:	2b21      	cmp	r3, #33	@ 0x21
 80029b0:	d103      	bne.n	80029ba <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 fa6f 	bl	8002e96 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029b8:	e0c7      	b.n	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	2b40      	cmp	r3, #64	@ 0x40
 80029be:	f040 80c4 	bne.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fadd 	bl	8002f82 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029c8:	e0bf      	b.n	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029d8:	f000 80b7 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	099b      	lsrs	r3, r3, #6
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00f      	beq.n	8002a08 <HAL_I2C_EV_IRQHandler+0x194>
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	0a9b      	lsrs	r3, r3, #10
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d009      	beq.n	8002a08 <HAL_I2C_EV_IRQHandler+0x194>
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	089b      	lsrs	r3, r3, #2
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d103      	bne.n	8002a08 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 fb56 	bl	80030b2 <I2C_MasterReceive_RXNE>
 8002a06:	e011      	b.n	8002a2c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	089b      	lsrs	r3, r3, #2
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	f000 809a 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	0a5b      	lsrs	r3, r3, #9
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 8093 	beq.w	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 fc0c 	bl	8003242 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a2a:	e08e      	b.n	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
 8002a2c:	e08d      	b.n	8002b4a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d004      	beq.n	8002a40 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	695b      	ldr	r3, [r3, #20]
 8002a3c:	61fb      	str	r3, [r7, #28]
 8002a3e:	e007      	b.n	8002a50 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	085b      	lsrs	r3, r3, #1
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d012      	beq.n	8002a82 <HAL_I2C_EV_IRQHandler+0x20e>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	0a5b      	lsrs	r3, r3, #9
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00c      	beq.n	8002a82 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002a78:	69b9      	ldr	r1, [r7, #24]
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 ffd7 	bl	8003a2e <I2C_Slave_ADDR>
 8002a80:	e066      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d009      	beq.n	8002aa2 <HAL_I2C_EV_IRQHandler+0x22e>
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	0a5b      	lsrs	r3, r3, #9
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f001 f812 	bl	8003ac4 <I2C_Slave_STOPF>
 8002aa0:	e056      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002aa2:	7bbb      	ldrb	r3, [r7, #14]
 8002aa4:	2b21      	cmp	r3, #33	@ 0x21
 8002aa6:	d002      	beq.n	8002aae <HAL_I2C_EV_IRQHandler+0x23a>
 8002aa8:	7bbb      	ldrb	r3, [r7, #14]
 8002aaa:	2b29      	cmp	r3, #41	@ 0x29
 8002aac:	d125      	bne.n	8002afa <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	09db      	lsrs	r3, r3, #7
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00f      	beq.n	8002ada <HAL_I2C_EV_IRQHandler+0x266>
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	0a9b      	lsrs	r3, r3, #10
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d009      	beq.n	8002ada <HAL_I2C_EV_IRQHandler+0x266>
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	089b      	lsrs	r3, r3, #2
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 feef 	bl	80038b6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002ad8:	e039      	b.n	8002b4e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	089b      	lsrs	r3, r3, #2
 8002ade:	f003 0301 	and.w	r3, r3, #1
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d033      	beq.n	8002b4e <HAL_I2C_EV_IRQHandler+0x2da>
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	0a5b      	lsrs	r3, r3, #9
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d02d      	beq.n	8002b4e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 ff1c 	bl	8003930 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002af8:	e029      	b.n	8002b4e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	099b      	lsrs	r3, r3, #6
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00f      	beq.n	8002b26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	0a9b      	lsrs	r3, r3, #10
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d009      	beq.n	8002b26 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	089b      	lsrs	r3, r3, #2
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d103      	bne.n	8002b26 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f000 ff26 	bl	8003970 <I2C_SlaveReceive_RXNE>
 8002b24:	e014      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00e      	beq.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	0a5b      	lsrs	r3, r3, #9
 8002b36:	f003 0301 	and.w	r3, r3, #1
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d008      	beq.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 ff54 	bl	80039ec <I2C_SlaveReceive_BTF>
 8002b44:	e004      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002b46:	bf00      	nop
 8002b48:	e002      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b4a:	bf00      	nop
 8002b4c:	e000      	b.n	8002b50 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b4e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002b50:	3720      	adds	r7, #32
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b08a      	sub	sp, #40	@ 0x28
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b78:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	0a1b      	lsrs	r3, r3, #8
 8002b7e:	f003 0301 	and.w	r3, r3, #1
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d016      	beq.n	8002bb4 <HAL_I2C_ER_IRQHandler+0x5e>
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	0a1b      	lsrs	r3, r3, #8
 8002b8a:	f003 0301 	and.w	r3, r3, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d010      	beq.n	8002bb4 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b94:	f043 0301 	orr.w	r3, r3, #1
 8002b98:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002ba2:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bb2:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	0a5b      	lsrs	r3, r3, #9
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00e      	beq.n	8002bde <HAL_I2C_ER_IRQHandler+0x88>
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d008      	beq.n	8002bde <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bce:	f043 0302 	orr.w	r3, r3, #2
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002bdc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	0a9b      	lsrs	r3, r3, #10
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d03f      	beq.n	8002c6a <HAL_I2C_ER_IRQHandler+0x114>
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	0a1b      	lsrs	r3, r3, #8
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d039      	beq.n	8002c6a <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002bf6:	7efb      	ldrb	r3, [r7, #27]
 8002bf8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c08:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c0e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002c10:	7ebb      	ldrb	r3, [r7, #26]
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	d112      	bne.n	8002c3c <HAL_I2C_ER_IRQHandler+0xe6>
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10f      	bne.n	8002c3c <HAL_I2C_ER_IRQHandler+0xe6>
 8002c1c:	7cfb      	ldrb	r3, [r7, #19]
 8002c1e:	2b21      	cmp	r3, #33	@ 0x21
 8002c20:	d008      	beq.n	8002c34 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002c22:	7cfb      	ldrb	r3, [r7, #19]
 8002c24:	2b29      	cmp	r3, #41	@ 0x29
 8002c26:	d005      	beq.n	8002c34 <HAL_I2C_ER_IRQHandler+0xde>
 8002c28:	7cfb      	ldrb	r3, [r7, #19]
 8002c2a:	2b28      	cmp	r3, #40	@ 0x28
 8002c2c:	d106      	bne.n	8002c3c <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2b21      	cmp	r3, #33	@ 0x21
 8002c32:	d103      	bne.n	8002c3c <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f001 f875 	bl	8003d24 <I2C_Slave_AF>
 8002c3a:	e016      	b.n	8002c6a <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c44:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c4e:	7efb      	ldrb	r3, [r7, #27]
 8002c50:	2b10      	cmp	r3, #16
 8002c52:	d002      	beq.n	8002c5a <HAL_I2C_ER_IRQHandler+0x104>
 8002c54:	7efb      	ldrb	r3, [r7, #27]
 8002c56:	2b40      	cmp	r3, #64	@ 0x40
 8002c58:	d107      	bne.n	8002c6a <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c68:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	0adb      	lsrs	r3, r3, #11
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00e      	beq.n	8002c94 <HAL_I2C_ER_IRQHandler+0x13e>
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d008      	beq.n	8002c94 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	f043 0308 	orr.w	r3, r3, #8
 8002c88:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002c92:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d008      	beq.n	8002cac <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f001 f8b0 	bl	8003e0c <I2C_ITError>
  }
}
 8002cac:	bf00      	nop
 8002cae:	3728      	adds	r7, #40	@ 0x28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr

08002cc6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bc80      	pop	{r7}
 8002ce8:	4770      	bx	lr

08002cea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	460b      	mov	r3, r1
 8002d06:	70fb      	strb	r3, [r7, #3]
 8002d08:	4613      	mov	r3, r2
 8002d0a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr

08002d16 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr

08002d4c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr

08002d5e <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b084      	sub	sp, #16
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d6c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d74:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d150      	bne.n	8002e26 <I2C_MasterTransmit_TXE+0xc8>
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	2b21      	cmp	r3, #33	@ 0x21
 8002d88:	d14d      	bne.n	8002e26 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d01d      	beq.n	8002dcc <I2C_MasterTransmit_TXE+0x6e>
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	2b20      	cmp	r3, #32
 8002d94:	d01a      	beq.n	8002dcc <I2C_MasterTransmit_TXE+0x6e>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002d9c:	d016      	beq.n	8002dcc <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002dac:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2211      	movs	r2, #17
 8002db2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f7ff ff75 	bl	8002cb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002dca:	e060      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002dda:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dea:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2220      	movs	r2, #32
 8002df6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b40      	cmp	r3, #64	@ 0x40
 8002e04:	d107      	bne.n	8002e16 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ff8a 	bl	8002d28 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e14:	e03b      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7ff ff48 	bl	8002cb4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002e24:	e033      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	2b21      	cmp	r3, #33	@ 0x21
 8002e2a:	d005      	beq.n	8002e38 <I2C_MasterTransmit_TXE+0xda>
 8002e2c:	7bbb      	ldrb	r3, [r7, #14]
 8002e2e:	2b40      	cmp	r3, #64	@ 0x40
 8002e30:	d12d      	bne.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002e32:	7bfb      	ldrb	r3, [r7, #15]
 8002e34:	2b22      	cmp	r3, #34	@ 0x22
 8002e36:	d12a      	bne.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d108      	bne.n	8002e54 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e50:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002e52:	e01c      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b40      	cmp	r3, #64	@ 0x40
 8002e5e:	d103      	bne.n	8002e68 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 f88e 	bl	8002f82 <I2C_MemoryTransmit_TXE_BTF>
}
 8002e66:	e012      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6c:	781a      	ldrb	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	3b01      	subs	r3, #1
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002e8c:	e7ff      	b.n	8002e8e <I2C_MasterTransmit_TXE+0x130>
 8002e8e:	bf00      	nop
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b084      	sub	sp, #16
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b21      	cmp	r3, #33	@ 0x21
 8002eae:	d164      	bne.n	8002f7a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d012      	beq.n	8002ee0 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ebe:	781a      	ldrb	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eca:	1c5a      	adds	r2, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002ede:	e04c      	b.n	8002f7a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2b08      	cmp	r3, #8
 8002ee4:	d01d      	beq.n	8002f22 <I2C_MasterTransmit_BTF+0x8c>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b20      	cmp	r3, #32
 8002eea:	d01a      	beq.n	8002f22 <I2C_MasterTransmit_BTF+0x8c>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002ef2:	d016      	beq.n	8002f22 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f02:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2211      	movs	r2, #17
 8002f08:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2220      	movs	r2, #32
 8002f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff feca 	bl	8002cb4 <HAL_I2C_MasterTxCpltCallback>
}
 8002f20:	e02b      	b.n	8002f7a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f30:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f40:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b40      	cmp	r3, #64	@ 0x40
 8002f5a:	d107      	bne.n	8002f6c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7ff fedf 	bl	8002d28 <HAL_I2C_MemTxCpltCallback>
}
 8002f6a:	e006      	b.n	8002f7a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff fe9d 	bl	8002cb4 <HAL_I2C_MasterTxCpltCallback>
}
 8002f7a:	bf00      	nop
 8002f7c:	3710      	adds	r7, #16
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b084      	sub	sp, #16
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f90:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d11d      	bne.n	8002fd6 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d10b      	bne.n	8002fba <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb2:	1c9a      	adds	r2, r3, #2
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002fb8:	e077      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fbe:	b29b      	uxth	r3, r3
 8002fc0:	121b      	asrs	r3, r3, #8
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fce:	1c5a      	adds	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002fd4:	e069      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10b      	bne.n	8002ff6 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fee:	1c5a      	adds	r2, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002ff4:	e059      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d152      	bne.n	80030a4 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	2b22      	cmp	r3, #34	@ 0x22
 8003002:	d10d      	bne.n	8003020 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003012:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003018:	1c5a      	adds	r2, r3, #1
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800301e:	e044      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d015      	beq.n	8003056 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b21      	cmp	r3, #33	@ 0x21
 800302e:	d112      	bne.n	8003056 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003034:	781a      	ldrb	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304a:	b29b      	uxth	r3, r3
 800304c:	3b01      	subs	r3, #1
 800304e:	b29a      	uxth	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003054:	e029      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800305a:	b29b      	uxth	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d124      	bne.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	2b21      	cmp	r3, #33	@ 0x21
 8003064:	d121      	bne.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003074:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003084:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff fe43 	bl	8002d28 <HAL_I2C_MemTxCpltCallback>
}
 80030a2:	e002      	b.n	80030aa <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f7ff f951 	bl	800234c <I2C_Flush_DR>
}
 80030aa:	bf00      	nop
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b084      	sub	sp, #16
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b22      	cmp	r3, #34	@ 0x22
 80030c4:	f040 80b9 	bne.w	800323a <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030cc:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d921      	bls.n	8003120 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003106:	b29b      	uxth	r3, r3
 8003108:	2b03      	cmp	r3, #3
 800310a:	f040 8096 	bne.w	800323a <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800311c:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800311e:	e08c      	b.n	800323a <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003124:	2b02      	cmp	r3, #2
 8003126:	d07f      	beq.n	8003228 <I2C_MasterReceive_RXNE+0x176>
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d002      	beq.n	8003134 <I2C_MasterReceive_RXNE+0x82>
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d179      	bne.n	8003228 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f001 fc81 	bl	8004a3c <I2C_WaitOnSTOPRequestThroughIT>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d14c      	bne.n	80031da <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800314e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800315e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691a      	ldr	r2, [r3, #16]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316a:	b2d2      	uxtb	r2, r2
 800316c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b40      	cmp	r3, #64	@ 0x40
 8003198:	d10a      	bne.n	80031b0 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7fd fc75 	bl	8000a98 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031ae:	e044      	b.n	800323a <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2b08      	cmp	r3, #8
 80031bc:	d002      	beq.n	80031c4 <I2C_MasterReceive_RXNE+0x112>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2b20      	cmp	r3, #32
 80031c2:	d103      	bne.n	80031cc <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80031ca:	e002      	b.n	80031d2 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2212      	movs	r2, #18
 80031d0:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fd77 	bl	8002cc6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80031d8:	e02f      	b.n	800323a <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80031e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff fd8a 	bl	8002d3a <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003226:	e008      	b.n	800323a <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003236:	605a      	str	r2, [r3, #4]
}
 8003238:	e7ff      	b.n	800323a <I2C_MasterReceive_RXNE+0x188>
 800323a:	bf00      	nop
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b084      	sub	sp, #16
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800324e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b04      	cmp	r3, #4
 8003258:	d11b      	bne.n	8003292 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003268:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003274:	b2d2      	uxtb	r2, r2
 8003276:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327c:	1c5a      	adds	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003286:	b29b      	uxth	r3, r3
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003290:	e0c4      	b.n	800341c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003296:	b29b      	uxth	r3, r3
 8003298:	2b03      	cmp	r3, #3
 800329a:	d129      	bne.n	80032f0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685a      	ldr	r2, [r3, #4]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032aa:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2b04      	cmp	r3, #4
 80032b0:	d00a      	beq.n	80032c8 <I2C_MasterReceive_BTF+0x86>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d007      	beq.n	80032c8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032c6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80032ee:	e095      	b.n	800341c <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d17d      	bne.n	80033f6 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d002      	beq.n	8003306 <I2C_MasterReceive_BTF+0xc4>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2b10      	cmp	r3, #16
 8003304:	d108      	bne.n	8003318 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003314:	601a      	str	r2, [r3, #0]
 8003316:	e016      	b.n	8003346 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2b04      	cmp	r3, #4
 800331c:	d002      	beq.n	8003324 <I2C_MasterReceive_BTF+0xe2>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2b02      	cmp	r3, #2
 8003322:	d108      	bne.n	8003336 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	e007      	b.n	8003346 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003344:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003362:	b29b      	uxth	r3, r3
 8003364:	3b01      	subs	r3, #1
 8003366:	b29a      	uxth	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337e:	1c5a      	adds	r2, r3, #1
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003388:	b29b      	uxth	r3, r3
 800338a:	3b01      	subs	r3, #1
 800338c:	b29a      	uxth	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685a      	ldr	r2, [r3, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80033a0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2220      	movs	r2, #32
 80033a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b40      	cmp	r3, #64	@ 0x40
 80033b4:	d10a      	bne.n	80033cc <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f7fd fb67 	bl	8000a98 <HAL_I2C_MemRxCpltCallback>
}
 80033ca:	e027      	b.n	800341c <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d002      	beq.n	80033e0 <I2C_MasterReceive_BTF+0x19e>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d103      	bne.n	80033e8 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80033e6:	e002      	b.n	80033ee <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2212      	movs	r2, #18
 80033ec:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff fc69 	bl	8002cc6 <HAL_I2C_MasterRxCpltCallback>
}
 80033f4:	e012      	b.n	800341c <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	1c5a      	adds	r2, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800341c:	bf00      	nop
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b40      	cmp	r3, #64	@ 0x40
 8003436:	d117      	bne.n	8003468 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343c:	2b00      	cmp	r3, #0
 800343e:	d109      	bne.n	8003454 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003444:	b2db      	uxtb	r3, r3
 8003446:	461a      	mov	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003450:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003452:	e067      	b.n	8003524 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003458:	b2db      	uxtb	r3, r3
 800345a:	f043 0301 	orr.w	r3, r3, #1
 800345e:	b2da      	uxtb	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	611a      	str	r2, [r3, #16]
}
 8003466:	e05d      	b.n	8003524 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003470:	d133      	bne.n	80034da <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b21      	cmp	r3, #33	@ 0x21
 800347c:	d109      	bne.n	8003492 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003482:	b2db      	uxtb	r3, r3
 8003484:	461a      	mov	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800348e:	611a      	str	r2, [r3, #16]
 8003490:	e008      	b.n	80034a4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f043 0301 	orr.w	r3, r3, #1
 800349c:	b2da      	uxtb	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d004      	beq.n	80034b6 <I2C_Master_SB+0x92>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d108      	bne.n	80034c8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d032      	beq.n	8003524 <I2C_Master_SB+0x100>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d02d      	beq.n	8003524 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034d6:	605a      	str	r2, [r3, #4]
}
 80034d8:	e024      	b.n	8003524 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10e      	bne.n	8003500 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	11db      	asrs	r3, r3, #7
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f003 0306 	and.w	r3, r3, #6
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	f063 030f 	orn	r3, r3, #15
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	611a      	str	r2, [r3, #16]
}
 80034fe:	e011      	b.n	8003524 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003504:	2b01      	cmp	r3, #1
 8003506:	d10d      	bne.n	8003524 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350c:	b29b      	uxth	r3, r3
 800350e:	11db      	asrs	r3, r3, #7
 8003510:	b2db      	uxtb	r3, r3
 8003512:	f003 0306 	and.w	r3, r3, #6
 8003516:	b2db      	uxtb	r3, r3
 8003518:	f063 030e 	orn	r3, r3, #14
 800351c:	b2da      	uxtb	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	611a      	str	r2, [r3, #16]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr

0800352e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353a:	b2da      	uxtb	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003546:	2b00      	cmp	r3, #0
 8003548:	d004      	beq.n	8003554 <I2C_Master_ADD10+0x26>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800354e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003550:	2b00      	cmp	r3, #0
 8003552:	d108      	bne.n	8003566 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00c      	beq.n	8003576 <I2C_Master_ADD10+0x48>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	2b00      	cmp	r3, #0
 8003564:	d007      	beq.n	8003576 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003574:	605a      	str	r2, [r3, #4]
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003580:	b480      	push	{r7}
 8003582:	b091      	sub	sp, #68	@ 0x44
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800358e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003596:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359c:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b22      	cmp	r3, #34	@ 0x22
 80035a8:	f040 8174 	bne.w	8003894 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10f      	bne.n	80035d4 <I2C_Master_ADDR+0x54>
 80035b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80035b8:	2b40      	cmp	r3, #64	@ 0x40
 80035ba:	d10b      	bne.n	80035d4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035bc:	2300      	movs	r3, #0
 80035be:	633b      	str	r3, [r7, #48]	@ 0x30
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	633b      	str	r3, [r7, #48]	@ 0x30
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	e16b      	b.n	80038ac <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d11d      	bne.n	8003618 <I2C_Master_ADDR+0x98>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	691b      	ldr	r3, [r3, #16]
 80035e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80035e4:	d118      	bne.n	8003618 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035e6:	2300      	movs	r3, #0
 80035e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800360a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003610:	1c5a      	adds	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	651a      	str	r2, [r3, #80]	@ 0x50
 8003616:	e149      	b.n	80038ac <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800361c:	b29b      	uxth	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d113      	bne.n	800364a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003622:	2300      	movs	r3, #0
 8003624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003636:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	e120      	b.n	800388c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800364e:	b29b      	uxth	r3, r3
 8003650:	2b01      	cmp	r3, #1
 8003652:	f040 808a 	bne.w	800376a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003658:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800365c:	d137      	bne.n	80036ce <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800366c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800367c:	d113      	bne.n	80036a6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800368c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800368e:	2300      	movs	r3, #0
 8003690:	627b      	str	r3, [r7, #36]	@ 0x24
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	627b      	str	r3, [r7, #36]	@ 0x24
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	e0f2      	b.n	800388c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	695b      	ldr	r3, [r3, #20]
 80036b0:	623b      	str	r3, [r7, #32]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	623b      	str	r3, [r7, #32]
 80036ba:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	e0de      	b.n	800388c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80036ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d02e      	beq.n	8003732 <I2C_Master_ADDR+0x1b2>
 80036d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	d02b      	beq.n	8003732 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80036da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036dc:	2b12      	cmp	r3, #18
 80036de:	d102      	bne.n	80036e6 <I2C_Master_ADDR+0x166>
 80036e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d125      	bne.n	8003732 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80036e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d00e      	beq.n	800370a <I2C_Master_ADDR+0x18a>
 80036ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d00b      	beq.n	800370a <I2C_Master_ADDR+0x18a>
 80036f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f4:	2b10      	cmp	r3, #16
 80036f6:	d008      	beq.n	800370a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	e007      	b.n	800371a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003718:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371a:	2300      	movs	r3, #0
 800371c:	61fb      	str	r3, [r7, #28]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	61fb      	str	r3, [r7, #28]
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	e0ac      	b.n	800388c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003740:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003742:	2300      	movs	r3, #0
 8003744:	61bb      	str	r3, [r7, #24]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	61bb      	str	r3, [r7, #24]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e090      	b.n	800388c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376e:	b29b      	uxth	r3, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d158      	bne.n	8003826 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003776:	2b04      	cmp	r3, #4
 8003778:	d021      	beq.n	80037be <I2C_Master_ADDR+0x23e>
 800377a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377c:	2b02      	cmp	r3, #2
 800377e:	d01e      	beq.n	80037be <I2C_Master_ADDR+0x23e>
 8003780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003782:	2b10      	cmp	r3, #16
 8003784:	d01b      	beq.n	80037be <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003794:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	617b      	str	r3, [r7, #20]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	617b      	str	r3, [r7, #20]
 80037aa:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e012      	b.n	80037e4 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80037cc:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ce:	2300      	movs	r3, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037f2:	d14b      	bne.n	800388c <I2C_Master_ADDR+0x30c>
 80037f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037fa:	d00b      	beq.n	8003814 <I2C_Master_ADDR+0x294>
 80037fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d008      	beq.n	8003814 <I2C_Master_ADDR+0x294>
 8003802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003804:	2b08      	cmp	r3, #8
 8003806:	d005      	beq.n	8003814 <I2C_Master_ADDR+0x294>
 8003808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800380a:	2b10      	cmp	r3, #16
 800380c:	d002      	beq.n	8003814 <I2C_Master_ADDR+0x294>
 800380e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003810:	2b20      	cmp	r3, #32
 8003812:	d13b      	bne.n	800388c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003822:	605a      	str	r2, [r3, #4]
 8003824:	e032      	b.n	800388c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003834:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003844:	d117      	bne.n	8003876 <I2C_Master_ADDR+0x2f6>
 8003846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003848:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800384c:	d00b      	beq.n	8003866 <I2C_Master_ADDR+0x2e6>
 800384e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003850:	2b01      	cmp	r3, #1
 8003852:	d008      	beq.n	8003866 <I2C_Master_ADDR+0x2e6>
 8003854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003856:	2b08      	cmp	r3, #8
 8003858:	d005      	beq.n	8003866 <I2C_Master_ADDR+0x2e6>
 800385a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800385c:	2b10      	cmp	r3, #16
 800385e:	d002      	beq.n	8003866 <I2C_Master_ADDR+0x2e6>
 8003860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003862:	2b20      	cmp	r3, #32
 8003864:	d107      	bne.n	8003876 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003874:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003892:	e00b      	b.n	80038ac <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003894:	2300      	movs	r3, #0
 8003896:	60bb      	str	r3, [r7, #8]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	60bb      	str	r3, [r7, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	60bb      	str	r3, [r7, #8]
 80038a8:	68bb      	ldr	r3, [r7, #8]
}
 80038aa:	e7ff      	b.n	80038ac <I2C_Master_ADDR+0x32c>
 80038ac:	bf00      	nop
 80038ae:	3744      	adds	r7, #68	@ 0x44
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr

080038b6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b084      	sub	sp, #16
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d02b      	beq.n	8003928 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d4:	781a      	ldrb	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e0:	1c5a      	adds	r2, r3, #1
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038f8:	b29b      	uxth	r3, r3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d114      	bne.n	8003928 <I2C_SlaveTransmit_TXE+0x72>
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	2b29      	cmp	r3, #41	@ 0x29
 8003902:	d111      	bne.n	8003928 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003912:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2221      	movs	r2, #33	@ 0x21
 8003918:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2228      	movs	r2, #40	@ 0x28
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff f9d8 	bl	8002cd8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003928:	bf00      	nop
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d011      	beq.n	8003966 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003946:	781a      	ldrb	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800397e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d02c      	beq.n	80039e4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	691a      	ldr	r2, [r3, #16]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d114      	bne.n	80039e4 <I2C_SlaveReceive_RXNE+0x74>
 80039ba:	7bfb      	ldrb	r3, [r7, #15]
 80039bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80039be:	d111      	bne.n	80039e4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039ce:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2222      	movs	r2, #34	@ 0x22
 80039d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2228      	movs	r2, #40	@ 0x28
 80039da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff f983 	bl	8002cea <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80039e4:	bf00      	nop
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d012      	beq.n	8003a24 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	691a      	ldr	r2, [r3, #16]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a08:	b2d2      	uxtb	r2, r2
 8003a0a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	b29a      	uxth	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bc80      	pop	{r7}
 8003a2c:	4770      	bx	lr

08003a2e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b084      	sub	sp, #16
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
 8003a36:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003a48:	2b28      	cmp	r3, #40	@ 0x28
 8003a4a:	d127      	bne.n	8003a9c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	089b      	lsrs	r3, r3, #2
 8003a60:	f003 0301 	and.w	r3, r3, #1
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	09db      	lsrs	r3, r3, #7
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d103      	bne.n	8003a80 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	81bb      	strh	r3, [r7, #12]
 8003a7e:	e002      	b.n	8003a86 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003a8e:	89ba      	ldrh	r2, [r7, #12]
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
 8003a92:	4619      	mov	r1, r3
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff f931 	bl	8002cfc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003a9a:	e00e      	b.n	8003aba <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	60bb      	str	r3, [r7, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
	...

08003ac4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	60bb      	str	r3, [r7, #8]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b10:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b20:	d172      	bne.n	8003c08 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b22      	cmp	r3, #34	@ 0x22
 8003b26:	d002      	beq.n	8003b2e <I2C_Slave_STOPF+0x6a>
 8003b28:	7bfb      	ldrb	r3, [r7, #15]
 8003b2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b2c:	d135      	bne.n	8003b9a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	b29a      	uxth	r2, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d005      	beq.n	8003b52 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f043 0204 	orr.w	r2, r3, #4
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b60:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe f884 	bl	8001c74 <HAL_DMA_GetState>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d049      	beq.n	8003c06 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b76:	4a69      	ldr	r2, [pc, #420]	@ (8003d1c <I2C_Slave_STOPF+0x258>)
 8003b78:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fd fefa 	bl	8001978 <HAL_DMA_Abort_IT>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03d      	beq.n	8003c06 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b94:	4610      	mov	r0, r2
 8003b96:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b98:	e035      	b.n	8003c06 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	b29a      	uxth	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d005      	beq.n	8003bbe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	f043 0204 	orr.w	r2, r3, #4
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	685a      	ldr	r2, [r3, #4]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bcc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe f84e 	bl	8001c74 <HAL_DMA_GetState>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d014      	beq.n	8003c08 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be2:	4a4e      	ldr	r2, [pc, #312]	@ (8003d1c <I2C_Slave_STOPF+0x258>)
 8003be4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fd fec4 	bl	8001978 <HAL_DMA_Abort_IT>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d008      	beq.n	8003c08 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c00:	4610      	mov	r0, r2
 8003c02:	4798      	blx	r3
 8003c04:	e000      	b.n	8003c08 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c06:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d03e      	beq.n	8003c90 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b04      	cmp	r3, #4
 8003c1e:	d112      	bne.n	8003c46 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	1c5a      	adds	r2, r3, #1
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	695b      	ldr	r3, [r3, #20]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c50:	2b40      	cmp	r3, #64	@ 0x40
 8003c52:	d112      	bne.n	8003c7a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691a      	ldr	r2, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5e:	b2d2      	uxtb	r2, r2
 8003c60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d005      	beq.n	8003c90 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c88:	f043 0204 	orr.w	r2, r3, #4
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f8b7 	bl	8003e0c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003c9e:	e039      	b.n	8003d14 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ca4:	d109      	bne.n	8003cba <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2228      	movs	r2, #40	@ 0x28
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f7ff f818 	bl	8002cea <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b28      	cmp	r3, #40	@ 0x28
 8003cc4:	d111      	bne.n	8003cea <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a15      	ldr	r2, [pc, #84]	@ (8003d20 <I2C_Slave_STOPF+0x25c>)
 8003cca:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003ce2:	6878      	ldr	r0, [r7, #4]
 8003ce4:	f7ff f817 	bl	8002d16 <HAL_I2C_ListenCpltCallback>
}
 8003ce8:	e014      	b.n	8003d14 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cee:	2b22      	cmp	r3, #34	@ 0x22
 8003cf0:	d002      	beq.n	8003cf8 <I2C_Slave_STOPF+0x234>
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
 8003cf4:	2b22      	cmp	r3, #34	@ 0x22
 8003cf6:	d10d      	bne.n	8003d14 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2220      	movs	r2, #32
 8003d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f7fe ffeb 	bl	8002cea <HAL_I2C_SlaveRxCpltCallback>
}
 8003d14:	bf00      	nop
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	08004599 	.word	0x08004599
 8003d20:	ffff0000 	.word	0xffff0000

08003d24 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d32:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d38:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b08      	cmp	r3, #8
 8003d3e:	d002      	beq.n	8003d46 <I2C_Slave_AF+0x22>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b20      	cmp	r3, #32
 8003d44:	d129      	bne.n	8003d9a <I2C_Slave_AF+0x76>
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
 8003d48:	2b28      	cmp	r3, #40	@ 0x28
 8003d4a:	d126      	bne.n	8003d9a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003e08 <I2C_Slave_AF+0xe4>)
 8003d50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d60:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d6a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d7a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2220      	movs	r2, #32
 8003d86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f7fe ffbf 	bl	8002d16 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003d98:	e031      	b.n	8003dfe <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b21      	cmp	r3, #33	@ 0x21
 8003d9e:	d129      	bne.n	8003df4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a19      	ldr	r2, [pc, #100]	@ (8003e08 <I2C_Slave_AF+0xe4>)
 8003da4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2221      	movs	r2, #33	@ 0x21
 8003daa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2220      	movs	r2, #32
 8003db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dca:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003dd4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003de4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7fe fab0 	bl	800234c <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fe ff73 	bl	8002cd8 <HAL_I2C_SlaveTxCpltCallback>
}
 8003df2:	e004      	b.n	8003dfe <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003dfc:	615a      	str	r2, [r3, #20]
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	ffff0000 	.word	0xffff0000

08003e0c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e1a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e22:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e24:	7bbb      	ldrb	r3, [r7, #14]
 8003e26:	2b10      	cmp	r3, #16
 8003e28:	d002      	beq.n	8003e30 <I2C_ITError+0x24>
 8003e2a:	7bbb      	ldrb	r3, [r7, #14]
 8003e2c:	2b40      	cmp	r3, #64	@ 0x40
 8003e2e:	d10a      	bne.n	8003e46 <I2C_ITError+0x3a>
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b22      	cmp	r3, #34	@ 0x22
 8003e34:	d107      	bne.n	8003e46 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e44:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e46:	7bfb      	ldrb	r3, [r7, #15]
 8003e48:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003e4c:	2b28      	cmp	r3, #40	@ 0x28
 8003e4e:	d107      	bne.n	8003e60 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2228      	movs	r2, #40	@ 0x28
 8003e5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003e5e:	e015      	b.n	8003e8c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e6e:	d00a      	beq.n	8003e86 <I2C_ITError+0x7a>
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b60      	cmp	r3, #96	@ 0x60
 8003e74:	d007      	beq.n	8003e86 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e9a:	d162      	bne.n	8003f62 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eaa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eb0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d020      	beq.n	8003efc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ebe:	4a6a      	ldr	r2, [pc, #424]	@ (8004068 <I2C_ITError+0x25c>)
 8003ec0:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fd fd56 	bl	8001978 <HAL_DMA_Abort_IT>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 8089 	beq.w	8003fe6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	4798      	blx	r3
 8003efa:	e074      	b.n	8003fe6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f00:	4a59      	ldr	r2, [pc, #356]	@ (8004068 <I2C_ITError+0x25c>)
 8003f02:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fd fd35 	bl	8001978 <HAL_DMA_Abort_IT>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d068      	beq.n	8003fe6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f1e:	2b40      	cmp	r3, #64	@ 0x40
 8003f20:	d10b      	bne.n	8003f3a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2c:	b2d2      	uxtb	r2, r2
 8003f2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f34:	1c5a      	adds	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0201 	bic.w	r2, r2, #1
 8003f48:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4798      	blx	r3
 8003f60:	e041      	b.n	8003fe6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b60      	cmp	r3, #96	@ 0x60
 8003f6c:	d125      	bne.n	8003fba <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2220      	movs	r2, #32
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d10b      	bne.n	8003fa2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fe feca 	bl	8002d4c <HAL_I2C_AbortCpltCallback>
 8003fb8:	e015      	b.n	8003fe6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc4:	2b40      	cmp	r3, #64	@ 0x40
 8003fc6:	d10b      	bne.n	8003fe0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fda:	1c5a      	adds	r2, r3, #1
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7fe feaa 	bl	8002d3a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fea:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10e      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d109      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004006:	2b00      	cmp	r3, #0
 8004008:	d104      	bne.n	8004014 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004022:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004030:	f003 0304 	and.w	r3, r3, #4
 8004034:	2b04      	cmp	r3, #4
 8004036:	d113      	bne.n	8004060 <I2C_ITError+0x254>
 8004038:	7bfb      	ldrb	r3, [r7, #15]
 800403a:	2b28      	cmp	r3, #40	@ 0x28
 800403c:	d110      	bne.n	8004060 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a0a      	ldr	r2, [pc, #40]	@ (800406c <I2C_ITError+0x260>)
 8004042:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fe fe5b 	bl	8002d16 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004060:	bf00      	nop
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	08004599 	.word	0x08004599
 800406c:	ffff0000 	.word	0xffff0000

08004070 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b088      	sub	sp, #32
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	4608      	mov	r0, r1
 800407a:	4611      	mov	r1, r2
 800407c:	461a      	mov	r2, r3
 800407e:	4603      	mov	r3, r0
 8004080:	817b      	strh	r3, [r7, #10]
 8004082:	460b      	mov	r3, r1
 8004084:	813b      	strh	r3, [r7, #8]
 8004086:	4613      	mov	r3, r2
 8004088:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004098:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800409a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	6a3b      	ldr	r3, [r7, #32]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040a6:	68f8      	ldr	r0, [r7, #12]
 80040a8:	f000 fb1e 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00d      	beq.n	80040ce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040c0:	d103      	bne.n	80040ca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e05f      	b.n	800418e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ce:	897b      	ldrh	r3, [r7, #10]
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	461a      	mov	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80040dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	6a3a      	ldr	r2, [r7, #32]
 80040e2:	492d      	ldr	r1, [pc, #180]	@ (8004198 <I2C_RequestMemoryWrite+0x128>)
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 fb79 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e04c      	b.n	800418e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f4:	2300      	movs	r3, #0
 80040f6:	617b      	str	r3, [r7, #20]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	617b      	str	r3, [r7, #20]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	617b      	str	r3, [r7, #20]
 8004108:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800410a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800410c:	6a39      	ldr	r1, [r7, #32]
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fc04 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00d      	beq.n	8004136 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	2b04      	cmp	r3, #4
 8004120:	d107      	bne.n	8004132 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004130:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e02b      	b.n	800418e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	2b01      	cmp	r3, #1
 800413a:	d105      	bne.n	8004148 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800413c:	893b      	ldrh	r3, [r7, #8]
 800413e:	b2da      	uxtb	r2, r3
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	611a      	str	r2, [r3, #16]
 8004146:	e021      	b.n	800418c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004148:	893b      	ldrh	r3, [r7, #8]
 800414a:	0a1b      	lsrs	r3, r3, #8
 800414c:	b29b      	uxth	r3, r3
 800414e:	b2da      	uxtb	r2, r3
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004158:	6a39      	ldr	r1, [r7, #32]
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fbde 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00d      	beq.n	8004182 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	2b04      	cmp	r3, #4
 800416c:	d107      	bne.n	800417e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800417c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e005      	b.n	800418e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004182:	893b      	ldrh	r3, [r7, #8]
 8004184:	b2da      	uxtb	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3718      	adds	r7, #24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	00010002 	.word	0x00010002

0800419c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af02      	add	r7, sp, #8
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	4608      	mov	r0, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	461a      	mov	r2, r3
 80041aa:	4603      	mov	r3, r0
 80041ac:	817b      	strh	r3, [r7, #10]
 80041ae:	460b      	mov	r3, r1
 80041b0:	813b      	strh	r3, [r7, #8]
 80041b2:	4613      	mov	r3, r2
 80041b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	9300      	str	r3, [sp, #0]
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	2200      	movs	r2, #0
 80041de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fa80 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00d      	beq.n	800420a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041fc:	d103      	bne.n	8004206 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004204:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e0aa      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800420a:	897b      	ldrh	r3, [r7, #10]
 800420c:	b2db      	uxtb	r3, r3
 800420e:	461a      	mov	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004218:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800421a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421c:	6a3a      	ldr	r2, [r7, #32]
 800421e:	4952      	ldr	r1, [pc, #328]	@ (8004368 <I2C_RequestMemoryRead+0x1cc>)
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fadb 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e097      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004230:	2300      	movs	r3, #0
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	617b      	str	r3, [r7, #20]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004248:	6a39      	ldr	r1, [r7, #32]
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 fb66 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00d      	beq.n	8004272 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	2b04      	cmp	r3, #4
 800425c:	d107      	bne.n	800426e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800426c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e076      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004272:	88fb      	ldrh	r3, [r7, #6]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d105      	bne.n	8004284 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004278:	893b      	ldrh	r3, [r7, #8]
 800427a:	b2da      	uxtb	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	611a      	str	r2, [r3, #16]
 8004282:	e021      	b.n	80042c8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004284:	893b      	ldrh	r3, [r7, #8]
 8004286:	0a1b      	lsrs	r3, r3, #8
 8004288:	b29b      	uxth	r3, r3
 800428a:	b2da      	uxtb	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004292:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004294:	6a39      	ldr	r1, [r7, #32]
 8004296:	68f8      	ldr	r0, [r7, #12]
 8004298:	f000 fb40 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 800429c:	4603      	mov	r3, r0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d00d      	beq.n	80042be <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d107      	bne.n	80042ba <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e050      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042be:	893b      	ldrh	r3, [r7, #8]
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ca:	6a39      	ldr	r1, [r7, #32]
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 fb25 	bl	800491c <I2C_WaitOnTXEFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00d      	beq.n	80042f4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d107      	bne.n	80042f0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ee:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e035      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004302:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	2200      	movs	r2, #0
 800430c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f9e9 	bl	80046e8 <I2C_WaitOnFlagUntilTimeout>
 8004316:	4603      	mov	r3, r0
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00d      	beq.n	8004338 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800432a:	d103      	bne.n	8004334 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004332:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e013      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004338:	897b      	ldrh	r3, [r7, #10]
 800433a:	b2db      	uxtb	r3, r3
 800433c:	f043 0301 	orr.w	r3, r3, #1
 8004340:	b2da      	uxtb	r2, r3
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800434a:	6a3a      	ldr	r2, [r7, #32]
 800434c:	4906      	ldr	r1, [pc, #24]	@ (8004368 <I2C_RequestMemoryRead+0x1cc>)
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fa44 	bl	80047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e000      	b.n	8004360 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	00010002 	.word	0x00010002

0800436c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004380:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004388:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800439e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ac:	2200      	movs	r2, #0
 80043ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d003      	beq.n	80043c0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043bc:	2200      	movs	r2, #0
 80043be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80043c6:	2b21      	cmp	r3, #33	@ 0x21
 80043c8:	d007      	beq.n	80043da <I2C_DMAXferCplt+0x6e>
 80043ca:	7cfb      	ldrb	r3, [r7, #19]
 80043cc:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80043d0:	2b22      	cmp	r3, #34	@ 0x22
 80043d2:	d131      	bne.n	8004438 <I2C_DMAXferCplt+0xcc>
 80043d4:	7cbb      	ldrb	r3, [r7, #18]
 80043d6:	2b20      	cmp	r3, #32
 80043d8:	d12e      	bne.n	8004438 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	685a      	ldr	r2, [r3, #4]
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043e8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	2200      	movs	r2, #0
 80043ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80043f0:	7cfb      	ldrb	r3, [r7, #19]
 80043f2:	2b29      	cmp	r3, #41	@ 0x29
 80043f4:	d10a      	bne.n	800440c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2221      	movs	r2, #33	@ 0x21
 80043fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2228      	movs	r2, #40	@ 0x28
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004404:	6978      	ldr	r0, [r7, #20]
 8004406:	f7fe fc67 	bl	8002cd8 <HAL_I2C_SlaveTxCpltCallback>
 800440a:	e00c      	b.n	8004426 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800440c:	7cfb      	ldrb	r3, [r7, #19]
 800440e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004410:	d109      	bne.n	8004426 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	2222      	movs	r2, #34	@ 0x22
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	2228      	movs	r2, #40	@ 0x28
 800441c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004420:	6978      	ldr	r0, [r7, #20]
 8004422:	f7fe fc62 	bl	8002cea <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004434:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004436:	e074      	b.n	8004522 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b00      	cmp	r3, #0
 8004442:	d06e      	beq.n	8004522 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b01      	cmp	r3, #1
 800444c:	d107      	bne.n	800445e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800445c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	685a      	ldr	r2, [r3, #4]
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800446c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004474:	d009      	beq.n	800448a <I2C_DMAXferCplt+0x11e>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b08      	cmp	r3, #8
 800447a:	d006      	beq.n	800448a <I2C_DMAXferCplt+0x11e>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004482:	d002      	beq.n	800448a <I2C_DMAXferCplt+0x11e>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b20      	cmp	r3, #32
 8004488:	d107      	bne.n	800449a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004498:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80044a8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044b8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	2200      	movs	r2, #0
 80044be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80044c8:	6978      	ldr	r0, [r7, #20]
 80044ca:	f7fe fc36 	bl	8002d3a <HAL_I2C_ErrorCallback>
}
 80044ce:	e028      	b.n	8004522 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b40      	cmp	r3, #64	@ 0x40
 80044e2:	d10a      	bne.n	80044fa <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80044f2:	6978      	ldr	r0, [r7, #20]
 80044f4:	f7fc fad0 	bl	8000a98 <HAL_I2C_MemRxCpltCallback>
}
 80044f8:	e013      	b.n	8004522 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2b08      	cmp	r3, #8
 8004506:	d002      	beq.n	800450e <I2C_DMAXferCplt+0x1a2>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2b20      	cmp	r3, #32
 800450c:	d103      	bne.n	8004516 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	@ 0x30
 8004514:	e002      	b.n	800451c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	2212      	movs	r2, #18
 800451a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800451c:	6978      	ldr	r0, [r7, #20]
 800451e:	f7fe fbd2 	bl	8002cc6 <HAL_I2C_MasterRxCpltCallback>
}
 8004522:	bf00      	nop
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}

0800452a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800452a:	b580      	push	{r7, lr}
 800452c:	b084      	sub	sp, #16
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004544:	2200      	movs	r2, #0
 8004546:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	2b00      	cmp	r3, #0
 800454e:	d003      	beq.n	8004558 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004554:	2200      	movs	r2, #0
 8004556:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004566:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2220      	movs	r2, #32
 8004572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	f043 0210 	orr.w	r2, r3, #16
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f7fe fbd5 	bl	8002d3a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004590:	bf00      	nop
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80045a0:	2300      	movs	r3, #0
 80045a2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045b0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80045b2:	4b4b      	ldr	r3, [pc, #300]	@ (80046e0 <I2C_DMAAbort+0x148>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	08db      	lsrs	r3, r3, #3
 80045b8:	4a4a      	ldr	r2, [pc, #296]	@ (80046e4 <I2C_DMAAbort+0x14c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	0a1a      	lsrs	r2, r3, #8
 80045c0:	4613      	mov	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	4413      	add	r3, r2
 80045c6:	00da      	lsls	r2, r3, #3
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d106      	bne.n	80045e0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	f043 0220 	orr.w	r2, r3, #32
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80045de:	e00a      	b.n	80045f6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045f4:	d0ea      	beq.n	80045cc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004602:	2200      	movs	r2, #0
 8004604:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004612:	2200      	movs	r2, #0
 8004614:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004624:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	2200      	movs	r2, #0
 800462a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004630:	2b00      	cmp	r3, #0
 8004632:	d003      	beq.n	800463c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004638:	2200      	movs	r2, #0
 800463a:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004648:	2200      	movs	r2, #0
 800464a:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b60      	cmp	r3, #96	@ 0x60
 8004666:	d10e      	bne.n	8004686 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2200      	movs	r2, #0
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	2200      	movs	r2, #0
 800467c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800467e:	6978      	ldr	r0, [r7, #20]
 8004680:	f7fe fb64 	bl	8002d4c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004684:	e027      	b.n	80046d6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004686:	7cfb      	ldrb	r3, [r7, #19]
 8004688:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800468c:	2b28      	cmp	r3, #40	@ 0x28
 800468e:	d117      	bne.n	80046c0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0201 	orr.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681a      	ldr	r2, [r3, #0]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046ae:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	2200      	movs	r2, #0
 80046b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2228      	movs	r2, #40	@ 0x28
 80046ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046be:	e007      	b.n	80046d0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80046d0:	6978      	ldr	r0, [r7, #20]
 80046d2:	f7fe fb32 	bl	8002d3a <HAL_I2C_ErrorCallback>
}
 80046d6:	bf00      	nop
 80046d8:	3718      	adds	r7, #24
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000000 	.word	0x20000000
 80046e4:	14f8b589 	.word	0x14f8b589

080046e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	603b      	str	r3, [r7, #0]
 80046f4:	4613      	mov	r3, r2
 80046f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046f8:	e048      	b.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d044      	beq.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7fc ff2b 	bl	800155c <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d139      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	0c1b      	lsrs	r3, r3, #16
 800471c:	b2db      	uxtb	r3, r3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d10d      	bne.n	800473e <I2C_WaitOnFlagUntilTimeout+0x56>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	43da      	mvns	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4013      	ands	r3, r2
 800472e:	b29b      	uxth	r3, r3
 8004730:	2b00      	cmp	r3, #0
 8004732:	bf0c      	ite	eq
 8004734:	2301      	moveq	r3, #1
 8004736:	2300      	movne	r3, #0
 8004738:	b2db      	uxtb	r3, r3
 800473a:	461a      	mov	r2, r3
 800473c:	e00c      	b.n	8004758 <I2C_WaitOnFlagUntilTimeout+0x70>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	43da      	mvns	r2, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	4013      	ands	r3, r2
 800474a:	b29b      	uxth	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2301      	moveq	r3, #1
 8004752:	2300      	movne	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	429a      	cmp	r2, r3
 800475c:	d116      	bne.n	800478c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2220      	movs	r2, #32
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004778:	f043 0220 	orr.w	r2, r3, #32
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e023      	b.n	80047d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	0c1b      	lsrs	r3, r3, #16
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b01      	cmp	r3, #1
 8004794:	d10d      	bne.n	80047b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	43da      	mvns	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	e00c      	b.n	80047cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	43da      	mvns	r2, r3
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	b29b      	uxth	r3, r3
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	461a      	mov	r2, r3
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d093      	beq.n	80046fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b084      	sub	sp, #16
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
 80047e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047ea:	e071      	b.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d123      	bne.n	8004844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800480a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004814:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0204 	orr.w	r2, r3, #4
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e067      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484a:	d041      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800484c:	f7fc fe86 	bl	800155c <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	429a      	cmp	r2, r3
 800485a:	d302      	bcc.n	8004862 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d136      	bne.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	b2db      	uxtb	r3, r3
 8004868:	2b01      	cmp	r3, #1
 800486a:	d10c      	bne.n	8004886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	43da      	mvns	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	4013      	ands	r3, r2
 8004878:	b29b      	uxth	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf14      	ite	ne
 800487e:	2301      	movne	r3, #1
 8004880:	2300      	moveq	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	e00b      	b.n	800489e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	43da      	mvns	r2, r3
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	4013      	ands	r3, r2
 8004892:	b29b      	uxth	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	2200      	movs	r2, #0
 80048a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e021      	b.n	8004914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	0c1b      	lsrs	r3, r3, #16
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d10c      	bne.n	80048f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	43da      	mvns	r2, r3
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	4013      	ands	r3, r2
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	bf14      	ite	ne
 80048ec:	2301      	movne	r3, #1
 80048ee:	2300      	moveq	r3, #0
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	e00b      	b.n	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	43da      	mvns	r2, r3
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	4013      	ands	r3, r2
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	bf14      	ite	ne
 8004906:	2301      	movne	r3, #1
 8004908:	2300      	moveq	r3, #0
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	f47f af6d 	bne.w	80047ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004928:	e034      	b.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f000 f8b8 	bl	8004aa0 <I2C_IsAcknowledgeFailed>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e034      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004940:	d028      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004942:	f7fc fe0b 	bl	800155c <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	429a      	cmp	r2, r3
 8004950:	d302      	bcc.n	8004958 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d11d      	bne.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b80      	cmp	r3, #128	@ 0x80
 8004964:	d016      	beq.n	8004994 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004980:	f043 0220 	orr.w	r2, r3, #32
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e007      	b.n	80049a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800499e:	2b80      	cmp	r3, #128	@ 0x80
 80049a0:	d1c3      	bne.n	800492a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049b8:	e034      	b.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049ba:	68f8      	ldr	r0, [r7, #12]
 80049bc:	f000 f870 	bl	8004aa0 <I2C_IsAcknowledgeFailed>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e034      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d028      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d2:	f7fc fdc3 	bl	800155c <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d302      	bcc.n	80049e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d11d      	bne.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	f003 0304 	and.w	r3, r3, #4
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d016      	beq.n	8004a24 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2220      	movs	r2, #32
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a10:	f043 0220 	orr.w	r2, r3, #32
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	e007      	b.n	8004a34 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	2b04      	cmp	r3, #4
 8004a30:	d1c3      	bne.n	80049ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b085      	sub	sp, #20
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a44:	2300      	movs	r3, #0
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a48:	4b13      	ldr	r3, [pc, #76]	@ (8004a98 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	08db      	lsrs	r3, r3, #3
 8004a4e:	4a13      	ldr	r2, [pc, #76]	@ (8004a9c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a50:	fba2 2303 	umull	r2, r3, r2, r3
 8004a54:	0a1a      	lsrs	r2, r3, #8
 8004a56:	4613      	mov	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	4413      	add	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	3b01      	subs	r3, #1
 8004a62:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d107      	bne.n	8004a7a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6e:	f043 0220 	orr.w	r2, r3, #32
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e008      	b.n	8004a8c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a88:	d0e9      	beq.n	8004a5e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3714      	adds	r7, #20
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bc80      	pop	{r7}
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	20000000 	.word	0x20000000
 8004a9c:	14f8b589 	.word	0x14f8b589

08004aa0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab6:	d11b      	bne.n	8004af0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ac0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004adc:	f043 0204 	orr.w	r2, r3, #4
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e000      	b.n	8004af2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr

08004afc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b08:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004b0c:	d103      	bne.n	8004b16 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b14:	e007      	b.n	8004b26 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004b1e:	d102      	bne.n	8004b26 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2208      	movs	r2, #8
 8004b24:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr

08004b30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e272      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	f000 8087 	beq.w	8004c5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b50:	4b92      	ldr	r3, [pc, #584]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f003 030c 	and.w	r3, r3, #12
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d00c      	beq.n	8004b76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004b5c:	4b8f      	ldr	r3, [pc, #572]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	f003 030c 	and.w	r3, r3, #12
 8004b64:	2b08      	cmp	r3, #8
 8004b66:	d112      	bne.n	8004b8e <HAL_RCC_OscConfig+0x5e>
 8004b68:	4b8c      	ldr	r3, [pc, #560]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b74:	d10b      	bne.n	8004b8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b76:	4b89      	ldr	r3, [pc, #548]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d06c      	beq.n	8004c5c <HAL_RCC_OscConfig+0x12c>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d168      	bne.n	8004c5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e24c      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b96:	d106      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x76>
 8004b98:	4b80      	ldr	r3, [pc, #512]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a7f      	ldr	r2, [pc, #508]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004b9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba2:	6013      	str	r3, [r2, #0]
 8004ba4:	e02e      	b.n	8004c04 <HAL_RCC_OscConfig+0xd4>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d10c      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x98>
 8004bae:	4b7b      	ldr	r3, [pc, #492]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a7a      	ldr	r2, [pc, #488]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bb8:	6013      	str	r3, [r2, #0]
 8004bba:	4b78      	ldr	r3, [pc, #480]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a77      	ldr	r2, [pc, #476]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bc0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bc4:	6013      	str	r3, [r2, #0]
 8004bc6:	e01d      	b.n	8004c04 <HAL_RCC_OscConfig+0xd4>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bd0:	d10c      	bne.n	8004bec <HAL_RCC_OscConfig+0xbc>
 8004bd2:	4b72      	ldr	r3, [pc, #456]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a71      	ldr	r2, [pc, #452]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	4b6f      	ldr	r3, [pc, #444]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a6e      	ldr	r2, [pc, #440]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004be4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004be8:	6013      	str	r3, [r2, #0]
 8004bea:	e00b      	b.n	8004c04 <HAL_RCC_OscConfig+0xd4>
 8004bec:	4b6b      	ldr	r3, [pc, #428]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a6a      	ldr	r2, [pc, #424]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bf2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	4b68      	ldr	r3, [pc, #416]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a67      	ldr	r2, [pc, #412]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004bfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d013      	beq.n	8004c34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0c:	f7fc fca6 	bl	800155c <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c14:	f7fc fca2 	bl	800155c <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b64      	cmp	r3, #100	@ 0x64
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e200      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c26:	4b5d      	ldr	r3, [pc, #372]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCC_OscConfig+0xe4>
 8004c32:	e014      	b.n	8004c5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c34:	f7fc fc92 	bl	800155c <HAL_GetTick>
 8004c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c3c:	f7fc fc8e 	bl	800155c <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b64      	cmp	r3, #100	@ 0x64
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e1ec      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c4e:	4b53      	ldr	r3, [pc, #332]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d1f0      	bne.n	8004c3c <HAL_RCC_OscConfig+0x10c>
 8004c5a:	e000      	b.n	8004c5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d063      	beq.n	8004d32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c6a:	4b4c      	ldr	r3, [pc, #304]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f003 030c 	and.w	r3, r3, #12
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00b      	beq.n	8004c8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004c76:	4b49      	ldr	r3, [pc, #292]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f003 030c 	and.w	r3, r3, #12
 8004c7e:	2b08      	cmp	r3, #8
 8004c80:	d11c      	bne.n	8004cbc <HAL_RCC_OscConfig+0x18c>
 8004c82:	4b46      	ldr	r3, [pc, #280]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d116      	bne.n	8004cbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c8e:	4b43      	ldr	r3, [pc, #268]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d005      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x176>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d001      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	e1c0      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	00db      	lsls	r3, r3, #3
 8004cb4:	4939      	ldr	r1, [pc, #228]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cba:	e03a      	b.n	8004d32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d020      	beq.n	8004d06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cc4:	4b36      	ldr	r3, [pc, #216]	@ (8004da0 <HAL_RCC_OscConfig+0x270>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cca:	f7fc fc47 	bl	800155c <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd0:	e008      	b.n	8004ce4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cd2:	f7fc fc43 	bl	800155c <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e1a1      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d0f0      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	00db      	lsls	r3, r3, #3
 8004cfe:	4927      	ldr	r1, [pc, #156]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	600b      	str	r3, [r1, #0]
 8004d04:	e015      	b.n	8004d32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d06:	4b26      	ldr	r3, [pc, #152]	@ (8004da0 <HAL_RCC_OscConfig+0x270>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d0c:	f7fc fc26 	bl	800155c <HAL_GetTick>
 8004d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d12:	e008      	b.n	8004d26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d14:	f7fc fc22 	bl	800155c <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e180      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d26:	4b1d      	ldr	r3, [pc, #116]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f003 0302 	and.w	r3, r3, #2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1f0      	bne.n	8004d14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f003 0308 	and.w	r3, r3, #8
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d03a      	beq.n	8004db4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d019      	beq.n	8004d7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d46:	4b17      	ldr	r3, [pc, #92]	@ (8004da4 <HAL_RCC_OscConfig+0x274>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d4c:	f7fc fc06 	bl	800155c <HAL_GetTick>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d54:	f7fc fc02 	bl	800155c <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e160      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d66:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <HAL_RCC_OscConfig+0x26c>)
 8004d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d0f0      	beq.n	8004d54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004d72:	2001      	movs	r0, #1
 8004d74:	f000 face 	bl	8005314 <RCC_Delay>
 8004d78:	e01c      	b.n	8004db4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004da4 <HAL_RCC_OscConfig+0x274>)
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d80:	f7fc fbec 	bl	800155c <HAL_GetTick>
 8004d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d86:	e00f      	b.n	8004da8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d88:	f7fc fbe8 	bl	800155c <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d908      	bls.n	8004da8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e146      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
 8004d9a:	bf00      	nop
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	42420000 	.word	0x42420000
 8004da4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004da8:	4b92      	ldr	r3, [pc, #584]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dac:	f003 0302 	and.w	r3, r3, #2
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d1e9      	bne.n	8004d88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 80a6 	beq.w	8004f0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dc6:	4b8b      	ldr	r3, [pc, #556]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10d      	bne.n	8004dee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dd2:	4b88      	ldr	r3, [pc, #544]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	4a87      	ldr	r2, [pc, #540]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ddc:	61d3      	str	r3, [r2, #28]
 8004dde:	4b85      	ldr	r3, [pc, #532]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004de0:	69db      	ldr	r3, [r3, #28]
 8004de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004de6:	60bb      	str	r3, [r7, #8]
 8004de8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004dea:	2301      	movs	r3, #1
 8004dec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dee:	4b82      	ldr	r3, [pc, #520]	@ (8004ff8 <HAL_RCC_OscConfig+0x4c8>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d118      	bne.n	8004e2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dfa:	4b7f      	ldr	r3, [pc, #508]	@ (8004ff8 <HAL_RCC_OscConfig+0x4c8>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a7e      	ldr	r2, [pc, #504]	@ (8004ff8 <HAL_RCC_OscConfig+0x4c8>)
 8004e00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e06:	f7fc fba9 	bl	800155c <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e0e:	f7fc fba5 	bl	800155c <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b64      	cmp	r3, #100	@ 0x64
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e103      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e20:	4b75      	ldr	r3, [pc, #468]	@ (8004ff8 <HAL_RCC_OscConfig+0x4c8>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d106      	bne.n	8004e42 <HAL_RCC_OscConfig+0x312>
 8004e34:	4b6f      	ldr	r3, [pc, #444]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	4a6e      	ldr	r2, [pc, #440]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e3a:	f043 0301 	orr.w	r3, r3, #1
 8004e3e:	6213      	str	r3, [r2, #32]
 8004e40:	e02d      	b.n	8004e9e <HAL_RCC_OscConfig+0x36e>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10c      	bne.n	8004e64 <HAL_RCC_OscConfig+0x334>
 8004e4a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e4c:	6a1b      	ldr	r3, [r3, #32]
 8004e4e:	4a69      	ldr	r2, [pc, #420]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e50:	f023 0301 	bic.w	r3, r3, #1
 8004e54:	6213      	str	r3, [r2, #32]
 8004e56:	4b67      	ldr	r3, [pc, #412]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e58:	6a1b      	ldr	r3, [r3, #32]
 8004e5a:	4a66      	ldr	r2, [pc, #408]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e5c:	f023 0304 	bic.w	r3, r3, #4
 8004e60:	6213      	str	r3, [r2, #32]
 8004e62:	e01c      	b.n	8004e9e <HAL_RCC_OscConfig+0x36e>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	2b05      	cmp	r3, #5
 8004e6a:	d10c      	bne.n	8004e86 <HAL_RCC_OscConfig+0x356>
 8004e6c:	4b61      	ldr	r3, [pc, #388]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	4a60      	ldr	r2, [pc, #384]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e72:	f043 0304 	orr.w	r3, r3, #4
 8004e76:	6213      	str	r3, [r2, #32]
 8004e78:	4b5e      	ldr	r3, [pc, #376]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e7a:	6a1b      	ldr	r3, [r3, #32]
 8004e7c:	4a5d      	ldr	r2, [pc, #372]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e7e:	f043 0301 	orr.w	r3, r3, #1
 8004e82:	6213      	str	r3, [r2, #32]
 8004e84:	e00b      	b.n	8004e9e <HAL_RCC_OscConfig+0x36e>
 8004e86:	4b5b      	ldr	r3, [pc, #364]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	4a5a      	ldr	r2, [pc, #360]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e8c:	f023 0301 	bic.w	r3, r3, #1
 8004e90:	6213      	str	r3, [r2, #32]
 8004e92:	4b58      	ldr	r3, [pc, #352]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	4a57      	ldr	r2, [pc, #348]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004e98:	f023 0304 	bic.w	r3, r3, #4
 8004e9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d015      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ea6:	f7fc fb59 	bl	800155c <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eac:	e00a      	b.n	8004ec4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eae:	f7fc fb55 	bl	800155c <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e0b1      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004ec6:	6a1b      	ldr	r3, [r3, #32]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0ee      	beq.n	8004eae <HAL_RCC_OscConfig+0x37e>
 8004ed0:	e014      	b.n	8004efc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed2:	f7fc fb43 	bl	800155c <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ed8:	e00a      	b.n	8004ef0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eda:	f7fc fb3f 	bl	800155c <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e09b      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ef0:	4b40      	ldr	r3, [pc, #256]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1ee      	bne.n	8004eda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004efc:	7dfb      	ldrb	r3, [r7, #23]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d105      	bne.n	8004f0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f02:	4b3c      	ldr	r3, [pc, #240]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	4a3b      	ldr	r2, [pc, #236]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	f000 8087 	beq.w	8005026 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f18:	4b36      	ldr	r3, [pc, #216]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f003 030c 	and.w	r3, r3, #12
 8004f20:	2b08      	cmp	r3, #8
 8004f22:	d061      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	69db      	ldr	r3, [r3, #28]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d146      	bne.n	8004fba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f2c:	4b33      	ldr	r3, [pc, #204]	@ (8004ffc <HAL_RCC_OscConfig+0x4cc>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f32:	f7fc fb13 	bl	800155c <HAL_GetTick>
 8004f36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f38:	e008      	b.n	8004f4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f3a:	f7fc fb0f 	bl	800155c <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e06d      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f4c:	4b29      	ldr	r3, [pc, #164]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f60:	d108      	bne.n	8004f74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004f62:	4b24      	ldr	r3, [pc, #144]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	4921      	ldr	r1, [pc, #132]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f74:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6a19      	ldr	r1, [r3, #32]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	430b      	orrs	r3, r1
 8004f86:	491b      	ldr	r1, [pc, #108]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8004ffc <HAL_RCC_OscConfig+0x4cc>)
 8004f8e:	2201      	movs	r2, #1
 8004f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f92:	f7fc fae3 	bl	800155c <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004f98:	e008      	b.n	8004fac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f9a:	f7fc fadf 	bl	800155c <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e03d      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fac:	4b11      	ldr	r3, [pc, #68]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCC_OscConfig+0x46a>
 8004fb8:	e035      	b.n	8005026 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fba:	4b10      	ldr	r3, [pc, #64]	@ (8004ffc <HAL_RCC_OscConfig+0x4cc>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7fc facc 	bl	800155c <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc8:	f7fc fac8 	bl	800155c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e026      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fda:	4b06      	ldr	r3, [pc, #24]	@ (8004ff4 <HAL_RCC_OscConfig+0x4c4>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1f0      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x498>
 8004fe6:	e01e      	b.n	8005026 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	69db      	ldr	r3, [r3, #28]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d107      	bne.n	8005000 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e019      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40007000 	.word	0x40007000
 8004ffc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005000:	4b0b      	ldr	r3, [pc, #44]	@ (8005030 <HAL_RCC_OscConfig+0x500>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	429a      	cmp	r2, r3
 8005012:	d106      	bne.n	8005022 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800501e:	429a      	cmp	r2, r3
 8005020:	d001      	beq.n	8005026 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e000      	b.n	8005028 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40021000 	.word	0x40021000

08005034 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d101      	bne.n	8005048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e0d0      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005048:	4b6a      	ldr	r3, [pc, #424]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0307 	and.w	r3, r3, #7
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	429a      	cmp	r2, r3
 8005054:	d910      	bls.n	8005078 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005056:	4b67      	ldr	r3, [pc, #412]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f023 0207 	bic.w	r2, r3, #7
 800505e:	4965      	ldr	r1, [pc, #404]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	4313      	orrs	r3, r2
 8005064:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005066:	4b63      	ldr	r3, [pc, #396]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0307 	and.w	r3, r3, #7
 800506e:	683a      	ldr	r2, [r7, #0]
 8005070:	429a      	cmp	r2, r3
 8005072:	d001      	beq.n	8005078 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e0b8      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b00      	cmp	r3, #0
 8005082:	d020      	beq.n	80050c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b00      	cmp	r3, #0
 800508e:	d005      	beq.n	800509c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005090:	4b59      	ldr	r3, [pc, #356]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	4a58      	ldr	r2, [pc, #352]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005096:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800509a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d005      	beq.n	80050b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050a8:	4b53      	ldr	r3, [pc, #332]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	4a52      	ldr	r2, [pc, #328]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80050b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050b4:	4b50      	ldr	r3, [pc, #320]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	494d      	ldr	r1, [pc, #308]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0301 	and.w	r3, r3, #1
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d040      	beq.n	8005154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d107      	bne.n	80050ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050da:	4b47      	ldr	r3, [pc, #284]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d115      	bne.n	8005112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e07f      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d107      	bne.n	8005102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050f2:	4b41      	ldr	r3, [pc, #260]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d109      	bne.n	8005112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e073      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005102:	4b3d      	ldr	r3, [pc, #244]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e06b      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005112:	4b39      	ldr	r3, [pc, #228]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f023 0203 	bic.w	r2, r3, #3
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	4936      	ldr	r1, [pc, #216]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005120:	4313      	orrs	r3, r2
 8005122:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005124:	f7fc fa1a 	bl	800155c <HAL_GetTick>
 8005128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800512a:	e00a      	b.n	8005142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800512c:	f7fc fa16 	bl	800155c <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800513a:	4293      	cmp	r3, r2
 800513c:	d901      	bls.n	8005142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e053      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005142:	4b2d      	ldr	r3, [pc, #180]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f003 020c 	and.w	r2, r3, #12
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	429a      	cmp	r2, r3
 8005152:	d1eb      	bne.n	800512c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005154:	4b27      	ldr	r3, [pc, #156]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d210      	bcs.n	8005184 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005162:	4b24      	ldr	r3, [pc, #144]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f023 0207 	bic.w	r2, r3, #7
 800516a:	4922      	ldr	r1, [pc, #136]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	4313      	orrs	r3, r2
 8005170:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005172:	4b20      	ldr	r3, [pc, #128]	@ (80051f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	429a      	cmp	r2, r3
 800517e:	d001      	beq.n	8005184 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e032      	b.n	80051ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b00      	cmp	r3, #0
 800518e:	d008      	beq.n	80051a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005190:	4b19      	ldr	r3, [pc, #100]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	4916      	ldr	r1, [pc, #88]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0308 	and.w	r3, r3, #8
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d009      	beq.n	80051c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051ae:	4b12      	ldr	r3, [pc, #72]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	00db      	lsls	r3, r3, #3
 80051bc:	490e      	ldr	r1, [pc, #56]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051c2:	f000 f821 	bl	8005208 <HAL_RCC_GetSysClockFreq>
 80051c6:	4602      	mov	r2, r0
 80051c8:	4b0b      	ldr	r3, [pc, #44]	@ (80051f8 <HAL_RCC_ClockConfig+0x1c4>)
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	091b      	lsrs	r3, r3, #4
 80051ce:	f003 030f 	and.w	r3, r3, #15
 80051d2:	490a      	ldr	r1, [pc, #40]	@ (80051fc <HAL_RCC_ClockConfig+0x1c8>)
 80051d4:	5ccb      	ldrb	r3, [r1, r3]
 80051d6:	fa22 f303 	lsr.w	r3, r2, r3
 80051da:	4a09      	ldr	r2, [pc, #36]	@ (8005200 <HAL_RCC_ClockConfig+0x1cc>)
 80051dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80051de:	4b09      	ldr	r3, [pc, #36]	@ (8005204 <HAL_RCC_ClockConfig+0x1d0>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fc f978 	bl	80014d8 <HAL_InitTick>

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3710      	adds	r7, #16
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40022000 	.word	0x40022000
 80051f8:	40021000 	.word	0x40021000
 80051fc:	0800a5c0 	.word	0x0800a5c0
 8005200:	20000000 	.word	0x20000000
 8005204:	20000004 	.word	0x20000004

08005208 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800520e:	2300      	movs	r3, #0
 8005210:	60fb      	str	r3, [r7, #12]
 8005212:	2300      	movs	r3, #0
 8005214:	60bb      	str	r3, [r7, #8]
 8005216:	2300      	movs	r3, #0
 8005218:	617b      	str	r3, [r7, #20]
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005222:	4b1e      	ldr	r3, [pc, #120]	@ (800529c <HAL_RCC_GetSysClockFreq+0x94>)
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	2b04      	cmp	r3, #4
 8005230:	d002      	beq.n	8005238 <HAL_RCC_GetSysClockFreq+0x30>
 8005232:	2b08      	cmp	r3, #8
 8005234:	d003      	beq.n	800523e <HAL_RCC_GetSysClockFreq+0x36>
 8005236:	e027      	b.n	8005288 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005238:	4b19      	ldr	r3, [pc, #100]	@ (80052a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800523a:	613b      	str	r3, [r7, #16]
      break;
 800523c:	e027      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	0c9b      	lsrs	r3, r3, #18
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	4a17      	ldr	r2, [pc, #92]	@ (80052a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005248:	5cd3      	ldrb	r3, [r2, r3]
 800524a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005252:	2b00      	cmp	r3, #0
 8005254:	d010      	beq.n	8005278 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005256:	4b11      	ldr	r3, [pc, #68]	@ (800529c <HAL_RCC_GetSysClockFreq+0x94>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	0c5b      	lsrs	r3, r3, #17
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	4a11      	ldr	r2, [pc, #68]	@ (80052a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005262:	5cd3      	ldrb	r3, [r2, r3]
 8005264:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a0d      	ldr	r2, [pc, #52]	@ (80052a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800526a:	fb03 f202 	mul.w	r2, r3, r2
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	fbb2 f3f3 	udiv	r3, r2, r3
 8005274:	617b      	str	r3, [r7, #20]
 8005276:	e004      	b.n	8005282 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a0c      	ldr	r2, [pc, #48]	@ (80052ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	613b      	str	r3, [r7, #16]
      break;
 8005286:	e002      	b.n	800528e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005288:	4b05      	ldr	r3, [pc, #20]	@ (80052a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800528a:	613b      	str	r3, [r7, #16]
      break;
 800528c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800528e:	693b      	ldr	r3, [r7, #16]
}
 8005290:	4618      	mov	r0, r3
 8005292:	371c      	adds	r7, #28
 8005294:	46bd      	mov	sp, r7
 8005296:	bc80      	pop	{r7}
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40021000 	.word	0x40021000
 80052a0:	007a1200 	.word	0x007a1200
 80052a4:	0800a5d8 	.word	0x0800a5d8
 80052a8:	0800a5e8 	.word	0x0800a5e8
 80052ac:	003d0900 	.word	0x003d0900

080052b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052b4:	4b02      	ldr	r3, [pc, #8]	@ (80052c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80052b6:	681b      	ldr	r3, [r3, #0]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bc80      	pop	{r7}
 80052be:	4770      	bx	lr
 80052c0:	20000000 	.word	0x20000000

080052c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80052c8:	f7ff fff2 	bl	80052b0 <HAL_RCC_GetHCLKFreq>
 80052cc:	4602      	mov	r2, r0
 80052ce:	4b05      	ldr	r3, [pc, #20]	@ (80052e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	0a1b      	lsrs	r3, r3, #8
 80052d4:	f003 0307 	and.w	r3, r3, #7
 80052d8:	4903      	ldr	r1, [pc, #12]	@ (80052e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052da:	5ccb      	ldrb	r3, [r1, r3]
 80052dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40021000 	.word	0x40021000
 80052e8:	0800a5d0 	.word	0x0800a5d0

080052ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052f0:	f7ff ffde 	bl	80052b0 <HAL_RCC_GetHCLKFreq>
 80052f4:	4602      	mov	r2, r0
 80052f6:	4b05      	ldr	r3, [pc, #20]	@ (800530c <HAL_RCC_GetPCLK2Freq+0x20>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	0adb      	lsrs	r3, r3, #11
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	4903      	ldr	r1, [pc, #12]	@ (8005310 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005302:	5ccb      	ldrb	r3, [r1, r3]
 8005304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005308:	4618      	mov	r0, r3
 800530a:	bd80      	pop	{r7, pc}
 800530c:	40021000 	.word	0x40021000
 8005310:	0800a5d0 	.word	0x0800a5d0

08005314 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800531c:	4b0a      	ldr	r3, [pc, #40]	@ (8005348 <RCC_Delay+0x34>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a0a      	ldr	r2, [pc, #40]	@ (800534c <RCC_Delay+0x38>)
 8005322:	fba2 2303 	umull	r2, r3, r2, r3
 8005326:	0a5b      	lsrs	r3, r3, #9
 8005328:	687a      	ldr	r2, [r7, #4]
 800532a:	fb02 f303 	mul.w	r3, r2, r3
 800532e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005330:	bf00      	nop
  }
  while (Delay --);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	1e5a      	subs	r2, r3, #1
 8005336:	60fa      	str	r2, [r7, #12]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1f9      	bne.n	8005330 <RCC_Delay+0x1c>
}
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	3714      	adds	r7, #20
 8005342:	46bd      	mov	sp, r7
 8005344:	bc80      	pop	{r7}
 8005346:	4770      	bx	lr
 8005348:	20000000 	.word	0x20000000
 800534c:	10624dd3 	.word	0x10624dd3

08005350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e076      	b.n	8005450 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005366:	2b00      	cmp	r3, #0
 8005368:	d108      	bne.n	800537c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005372:	d009      	beq.n	8005388 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	61da      	str	r2, [r3, #28]
 800537a:	e005      	b.n	8005388 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b00      	cmp	r3, #0
 8005398:	d106      	bne.n	80053a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fb fdc6 	bl	8000f34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2202      	movs	r2, #2
 80053ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053d0:	431a      	orrs	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68db      	ldr	r3, [r3, #12]
 80053d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053da:	431a      	orrs	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	691b      	ldr	r3, [r3, #16]
 80053e0:	f003 0302 	and.w	r3, r3, #2
 80053e4:	431a      	orrs	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	695b      	ldr	r3, [r3, #20]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	699b      	ldr	r3, [r3, #24]
 80053f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540c:	ea42 0103 	orr.w	r1, r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005414:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	430a      	orrs	r2, r1
 800541e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	0c1a      	lsrs	r2, r3, #16
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f002 0204 	and.w	r2, r2, #4
 800542e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69da      	ldr	r2, [r3, #28]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800543e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2201      	movs	r2, #1
 800544a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3708      	adds	r7, #8
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005458:	b480      	push	{r7}
 800545a:	b085      	sub	sp, #20
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	4613      	mov	r3, r2
 8005464:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d002      	beq.n	8005472 <HAL_SPI_Transmit_IT+0x1a>
 800546c:	88fb      	ldrh	r3, [r7, #6]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e06a      	b.n	800554c <HAL_SPI_Transmit_IT+0xf4>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b01      	cmp	r3, #1
 8005480:	d001      	beq.n	8005486 <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8005482:	2302      	movs	r3, #2
 8005484:	e062      	b.n	800554c <HAL_SPI_Transmit_IT+0xf4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800548c:	2b01      	cmp	r3, #1
 800548e:	d101      	bne.n	8005494 <HAL_SPI_Transmit_IT+0x3c>
 8005490:	2302      	movs	r3, #2
 8005492:	e05b      	b.n	800554c <HAL_SPI_Transmit_IT+0xf4>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2203      	movs	r2, #3
 80054a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	68ba      	ldr	r2, [r7, #8]
 80054ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	88fa      	ldrh	r2, [r7, #6]
 80054b4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	88fa      	ldrh	r2, [r7, #6]
 80054ba:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2200      	movs	r2, #0
 80054c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <HAL_SPI_Transmit_IT+0x8c>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	4a1e      	ldr	r2, [pc, #120]	@ (8005558 <HAL_SPI_Transmit_IT+0x100>)
 80054e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80054e2:	e002      	b.n	80054ea <HAL_SPI_Transmit_IT+0x92>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4a1d      	ldr	r2, [pc, #116]	@ (800555c <HAL_SPI_Transmit_IT+0x104>)
 80054e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054f2:	d10f      	bne.n	8005514 <HAL_SPI_Transmit_IT+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005502:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005512:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551e:	2b40      	cmp	r3, #64	@ 0x40
 8005520:	d007      	beq.n	8005532 <HAL_SPI_Transmit_IT+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005530:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 8005548:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	080057bf 	.word	0x080057bf
 800555c:	08005779 	.word	0x08005779

08005560 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	099b      	lsrs	r3, r3, #6
 800557c:	f003 0301 	and.w	r3, r3, #1
 8005580:	2b00      	cmp	r3, #0
 8005582:	d10f      	bne.n	80055a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800558a:	2b00      	cmp	r3, #0
 800558c:	d00a      	beq.n	80055a4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	099b      	lsrs	r3, r3, #6
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d004      	beq.n	80055a4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	4798      	blx	r3
    return;
 80055a2:	e0be      	b.n	8005722 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	085b      	lsrs	r3, r3, #1
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <HAL_SPI_IRQHandler+0x66>
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	09db      	lsrs	r3, r3, #7
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d004      	beq.n	80055c6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	4798      	blx	r3
    return;
 80055c4:	e0ad      	b.n	8005722 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	095b      	lsrs	r3, r3, #5
 80055ca:	f003 0301 	and.w	r3, r3, #1
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_SPI_IRQHandler+0x80>
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	099b      	lsrs	r3, r3, #6
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 80a1 	beq.w	8005722 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	095b      	lsrs	r3, r3, #5
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 809a 	beq.w	8005722 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	099b      	lsrs	r3, r3, #6
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d023      	beq.n	8005642 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b03      	cmp	r3, #3
 8005604:	d011      	beq.n	800562a <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800560a:	f043 0204 	orr.w	r2, r3, #4
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005612:	2300      	movs	r3, #0
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	68db      	ldr	r3, [r3, #12]
 800561c:	617b      	str	r3, [r7, #20]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	617b      	str	r3, [r7, #20]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	e00b      	b.n	8005642 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800562a:	2300      	movs	r3, #0
 800562c:	613b      	str	r3, [r7, #16]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	613b      	str	r3, [r7, #16]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	613b      	str	r3, [r7, #16]
 800563e:	693b      	ldr	r3, [r7, #16]
        return;
 8005640:	e06f      	b.n	8005722 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	095b      	lsrs	r3, r3, #5
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d014      	beq.n	8005678 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005652:	f043 0201 	orr.w	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800565a:	2300      	movs	r3, #0
 800565c:	60fb      	str	r3, [r7, #12]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	60fb      	str	r3, [r7, #12]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800567c:	2b00      	cmp	r3, #0
 800567e:	d04f      	beq.n	8005720 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	685a      	ldr	r2, [r3, #4]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800568e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d104      	bne.n	80056ac <HAL_SPI_IRQHandler+0x14c>
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d034      	beq.n	8005716 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0203 	bic.w	r2, r2, #3
 80056ba:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d011      	beq.n	80056e8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c8:	4a17      	ldr	r2, [pc, #92]	@ (8005728 <HAL_SPI_IRQHandler+0x1c8>)
 80056ca:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d0:	4618      	mov	r0, r3
 80056d2:	f7fc f951 	bl	8001978 <HAL_DMA_Abort_IT>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d016      	beq.n	800571e <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056f4:	4a0c      	ldr	r2, [pc, #48]	@ (8005728 <HAL_SPI_IRQHandler+0x1c8>)
 80056f6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056fc:	4618      	mov	r0, r3
 80056fe:	f7fc f93b 	bl	8001978 <HAL_DMA_Abort_IT>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d00a      	beq.n	800571e <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800570c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005714:	e003      	b.n	800571e <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f811 	bl	800573e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800571c:	e000      	b.n	8005720 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800571e:	bf00      	nop
    return;
 8005720:	bf00      	nop
  }
}
 8005722:	3720      	adds	r7, #32
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	08005751 	.word	0x08005751

0800572c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr

0800573e <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	bc80      	pop	{r7}
 800574e:	4770      	bx	lr

08005750 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800575c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7ff ffe7 	bl	800573e <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005770:	bf00      	nop
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	330c      	adds	r3, #12
 800578a:	7812      	ldrb	r2, [r2, #0]
 800578c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800579c:	b29b      	uxth	r3, r3
 800579e:	3b01      	subs	r3, #1
 80057a0:	b29a      	uxth	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d102      	bne.n	80057b6 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f8e1 	bl	8005978 <SPI_CloseTx_ISR>
  }
}
 80057b6:	bf00      	nop
 80057b8:	3708      	adds	r7, #8
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80057be:	b580      	push	{r7, lr}
 80057c0:	b082      	sub	sp, #8
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ca:	881a      	ldrh	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d6:	1c9a      	adds	r2, r3, #2
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount--;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	3b01      	subs	r3, #1
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspi->TxXferCount == 0U)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d102      	bne.n	80057fa <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f8bf 	bl	8005978 <SPI_CloseTx_ISR>
  }
}
 80057fa:	bf00      	nop
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	4613      	mov	r3, r2
 8005812:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005814:	f7fb fea2 	bl	800155c <HAL_GetTick>
 8005818:	4602      	mov	r2, r0
 800581a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800581c:	1a9b      	subs	r3, r3, r2
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	4413      	add	r3, r2
 8005822:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005824:	f7fb fe9a 	bl	800155c <HAL_GetTick>
 8005828:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800582a:	4b39      	ldr	r3, [pc, #228]	@ (8005910 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	015b      	lsls	r3, r3, #5
 8005830:	0d1b      	lsrs	r3, r3, #20
 8005832:	69fa      	ldr	r2, [r7, #28]
 8005834:	fb02 f303 	mul.w	r3, r2, r3
 8005838:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800583a:	e054      	b.n	80058e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005842:	d050      	beq.n	80058e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005844:	f7fb fe8a 	bl	800155c <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	69fa      	ldr	r2, [r7, #28]
 8005850:	429a      	cmp	r2, r3
 8005852:	d902      	bls.n	800585a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005854:	69fb      	ldr	r3, [r7, #28]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d13d      	bne.n	80058d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685a      	ldr	r2, [r3, #4]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005868:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005872:	d111      	bne.n	8005898 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800587c:	d004      	beq.n	8005888 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005886:	d107      	bne.n	8005898 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005896:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800589c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058a0:	d10f      	bne.n	80058c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058b0:	601a      	str	r2, [r3, #0]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	e017      	b.n	8005906 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d101      	bne.n	80058e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058dc:	2300      	movs	r3, #0
 80058de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	3b01      	subs	r3, #1
 80058e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689a      	ldr	r2, [r3, #8]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4013      	ands	r3, r2
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	bf0c      	ite	eq
 80058f6:	2301      	moveq	r3, #1
 80058f8:	2300      	movne	r3, #0
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	461a      	mov	r2, r3
 80058fe:	79fb      	ldrb	r3, [r7, #7]
 8005900:	429a      	cmp	r2, r3
 8005902:	d19b      	bne.n	800583c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3720      	adds	r7, #32
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	20000000 	.word	0x20000000

08005914 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b086      	sub	sp, #24
 8005918:	af02      	add	r7, sp, #8
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2201      	movs	r2, #1
 8005928:	2102      	movs	r1, #2
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f7ff ff6a 	bl	8005804 <SPI_WaitFlagStateUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d007      	beq.n	8005946 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800593a:	f043 0220 	orr.w	r2, r3, #32
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e013      	b.n	800596e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	2200      	movs	r2, #0
 800594e:	2180      	movs	r1, #128	@ 0x80
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f7ff ff57 	bl	8005804 <SPI_WaitFlagStateUntilTimeout>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d007      	beq.n	800596c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005960:	f043 0220 	orr.w	r2, r3, #32
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e000      	b.n	800596e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8005980:	4b2c      	ldr	r3, [pc, #176]	@ (8005a34 <SPI_CloseTx_ISR+0xbc>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a2c      	ldr	r2, [pc, #176]	@ (8005a38 <SPI_CloseTx_ISR+0xc0>)
 8005986:	fba2 2303 	umull	r2, r3, r2, r3
 800598a:	0a5b      	lsrs	r3, r3, #9
 800598c:	2264      	movs	r2, #100	@ 0x64
 800598e:	fb02 f303 	mul.w	r3, r2, r3
 8005992:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005994:	f7fb fde2 	bl	800155c <HAL_GetTick>
 8005998:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d106      	bne.n	80059ae <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a4:	f043 0220 	orr.w	r2, r3, #32
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80059ac:	e009      	b.n	80059c2 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	3b01      	subs	r3, #1
 80059b2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0eb      	beq.n	800599a <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80059d0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	2164      	movs	r1, #100	@ 0x64
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7ff ff9c 	bl	8005914 <SPI_EndRxTxTransaction>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d005      	beq.n	80059ee <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e6:	f043 0220 	orr.w	r2, r3, #32
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10a      	bne.n	8005a0c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059f6:	2300      	movs	r3, #0
 80059f8:	60fb      	str	r3, [r7, #12]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	60fb      	str	r3, [r7, #12]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	60fb      	str	r3, [r7, #12]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d003      	beq.n	8005a24 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7ff fe8e 	bl	800573e <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8005a22:	e002      	b.n	8005a2a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	f7ff fe81 	bl	800572c <HAL_SPI_TxCpltCallback>
}
 8005a2a:	bf00      	nop
 8005a2c:	3718      	adds	r7, #24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	20000000 	.word	0x20000000
 8005a38:	057619f1 	.word	0x057619f1

08005a3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e041      	b.n	8005ad2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d106      	bne.n	8005a68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7fb faba 	bl	8000fdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3304      	adds	r3, #4
 8005a78:	4619      	mov	r1, r3
 8005a7a:	4610      	mov	r0, r2
 8005a7c:	f000 fd88 	bl	8006590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d001      	beq.n	8005af4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e032      	b.n	8005b5a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a18      	ldr	r2, [pc, #96]	@ (8005b64 <HAL_TIM_Base_Start+0x88>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d00e      	beq.n	8005b24 <HAL_TIM_Base_Start+0x48>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b0e:	d009      	beq.n	8005b24 <HAL_TIM_Base_Start+0x48>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a14      	ldr	r2, [pc, #80]	@ (8005b68 <HAL_TIM_Base_Start+0x8c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d004      	beq.n	8005b24 <HAL_TIM_Base_Start+0x48>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a13      	ldr	r2, [pc, #76]	@ (8005b6c <HAL_TIM_Base_Start+0x90>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d111      	bne.n	8005b48 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 0307 	and.w	r3, r3, #7
 8005b2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2b06      	cmp	r3, #6
 8005b34:	d010      	beq.n	8005b58 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f042 0201 	orr.w	r2, r2, #1
 8005b44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b46:	e007      	b.n	8005b58 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0201 	orr.w	r2, r2, #1
 8005b56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bc80      	pop	{r7}
 8005b62:	4770      	bx	lr
 8005b64:	40012c00 	.word	0x40012c00
 8005b68:	40000400 	.word	0x40000400
 8005b6c:	40000800 	.word	0x40000800

08005b70 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e041      	b.n	8005c06 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f000 f839 	bl	8005c0e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3304      	adds	r3, #4
 8005bac:	4619      	mov	r1, r3
 8005bae:	4610      	mov	r0, r2
 8005bb0:	f000 fcee 	bl	8006590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3708      	adds	r7, #8
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b083      	sub	sp, #12
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005c16:	bf00      	nop
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d104      	bne.n	8005c3e <HAL_TIM_IC_Start_IT+0x1e>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	e013      	b.n	8005c66 <HAL_TIM_IC_Start_IT+0x46>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b04      	cmp	r3, #4
 8005c42:	d104      	bne.n	8005c4e <HAL_TIM_IC_Start_IT+0x2e>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	e00b      	b.n	8005c66 <HAL_TIM_IC_Start_IT+0x46>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d104      	bne.n	8005c5e <HAL_TIM_IC_Start_IT+0x3e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	e003      	b.n	8005c66 <HAL_TIM_IC_Start_IT+0x46>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d104      	bne.n	8005c78 <HAL_TIM_IC_Start_IT+0x58>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	e013      	b.n	8005ca0 <HAL_TIM_IC_Start_IT+0x80>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b04      	cmp	r3, #4
 8005c7c:	d104      	bne.n	8005c88 <HAL_TIM_IC_Start_IT+0x68>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	e00b      	b.n	8005ca0 <HAL_TIM_IC_Start_IT+0x80>
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2b08      	cmp	r3, #8
 8005c8c:	d104      	bne.n	8005c98 <HAL_TIM_IC_Start_IT+0x78>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	e003      	b.n	8005ca0 <HAL_TIM_IC_Start_IT+0x80>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ca2:	7bbb      	ldrb	r3, [r7, #14]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d102      	bne.n	8005cae <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ca8:	7b7b      	ldrb	r3, [r7, #13]
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d001      	beq.n	8005cb2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e0b8      	b.n	8005e24 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d104      	bne.n	8005cc2 <HAL_TIM_IC_Start_IT+0xa2>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2202      	movs	r2, #2
 8005cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cc0:	e013      	b.n	8005cea <HAL_TIM_IC_Start_IT+0xca>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	d104      	bne.n	8005cd2 <HAL_TIM_IC_Start_IT+0xb2>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2202      	movs	r2, #2
 8005ccc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cd0:	e00b      	b.n	8005cea <HAL_TIM_IC_Start_IT+0xca>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	2b08      	cmp	r3, #8
 8005cd6:	d104      	bne.n	8005ce2 <HAL_TIM_IC_Start_IT+0xc2>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ce0:	e003      	b.n	8005cea <HAL_TIM_IC_Start_IT+0xca>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d104      	bne.n	8005cfa <HAL_TIM_IC_Start_IT+0xda>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2202      	movs	r2, #2
 8005cf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cf8:	e013      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x102>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	2b04      	cmp	r3, #4
 8005cfe:	d104      	bne.n	8005d0a <HAL_TIM_IC_Start_IT+0xea>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d08:	e00b      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x102>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d104      	bne.n	8005d1a <HAL_TIM_IC_Start_IT+0xfa>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d18:	e003      	b.n	8005d22 <HAL_TIM_IC_Start_IT+0x102>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b0c      	cmp	r3, #12
 8005d26:	d841      	bhi.n	8005dac <HAL_TIM_IC_Start_IT+0x18c>
 8005d28:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <HAL_TIM_IC_Start_IT+0x110>)
 8005d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2e:	bf00      	nop
 8005d30:	08005d65 	.word	0x08005d65
 8005d34:	08005dad 	.word	0x08005dad
 8005d38:	08005dad 	.word	0x08005dad
 8005d3c:	08005dad 	.word	0x08005dad
 8005d40:	08005d77 	.word	0x08005d77
 8005d44:	08005dad 	.word	0x08005dad
 8005d48:	08005dad 	.word	0x08005dad
 8005d4c:	08005dad 	.word	0x08005dad
 8005d50:	08005d89 	.word	0x08005d89
 8005d54:	08005dad 	.word	0x08005dad
 8005d58:	08005dad 	.word	0x08005dad
 8005d5c:	08005dad 	.word	0x08005dad
 8005d60:	08005d9b 	.word	0x08005d9b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f042 0202 	orr.w	r2, r2, #2
 8005d72:	60da      	str	r2, [r3, #12]
      break;
 8005d74:	e01d      	b.n	8005db2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68da      	ldr	r2, [r3, #12]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f042 0204 	orr.w	r2, r2, #4
 8005d84:	60da      	str	r2, [r3, #12]
      break;
 8005d86:	e014      	b.n	8005db2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0208 	orr.w	r2, r2, #8
 8005d96:	60da      	str	r2, [r3, #12]
      break;
 8005d98:	e00b      	b.n	8005db2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68da      	ldr	r2, [r3, #12]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f042 0210 	orr.w	r2, r2, #16
 8005da8:	60da      	str	r2, [r3, #12]
      break;
 8005daa:	e002      	b.n	8005db2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005dac:	2301      	movs	r3, #1
 8005dae:	73fb      	strb	r3, [r7, #15]
      break;
 8005db0:	bf00      	nop
  }

  if (status == HAL_OK)
 8005db2:	7bfb      	ldrb	r3, [r7, #15]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d134      	bne.n	8005e22 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	6839      	ldr	r1, [r7, #0]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fe88 	bl	8006ad6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a18      	ldr	r2, [pc, #96]	@ (8005e2c <HAL_TIM_IC_Start_IT+0x20c>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d00e      	beq.n	8005dee <HAL_TIM_IC_Start_IT+0x1ce>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd8:	d009      	beq.n	8005dee <HAL_TIM_IC_Start_IT+0x1ce>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a14      	ldr	r2, [pc, #80]	@ (8005e30 <HAL_TIM_IC_Start_IT+0x210>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d004      	beq.n	8005dee <HAL_TIM_IC_Start_IT+0x1ce>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a12      	ldr	r2, [pc, #72]	@ (8005e34 <HAL_TIM_IC_Start_IT+0x214>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d111      	bne.n	8005e12 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f003 0307 	and.w	r3, r3, #7
 8005df8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	2b06      	cmp	r3, #6
 8005dfe:	d010      	beq.n	8005e22 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f042 0201 	orr.w	r2, r2, #1
 8005e0e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e10:	e007      	b.n	8005e22 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f042 0201 	orr.w	r2, r2, #1
 8005e20:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3710      	adds	r7, #16
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800

08005e38 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b084      	sub	sp, #16
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e42:	2300      	movs	r3, #0
 8005e44:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	2b0c      	cmp	r3, #12
 8005e4a:	d841      	bhi.n	8005ed0 <HAL_TIM_IC_Stop_IT+0x98>
 8005e4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e54 <HAL_TIM_IC_Stop_IT+0x1c>)
 8005e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e52:	bf00      	nop
 8005e54:	08005e89 	.word	0x08005e89
 8005e58:	08005ed1 	.word	0x08005ed1
 8005e5c:	08005ed1 	.word	0x08005ed1
 8005e60:	08005ed1 	.word	0x08005ed1
 8005e64:	08005e9b 	.word	0x08005e9b
 8005e68:	08005ed1 	.word	0x08005ed1
 8005e6c:	08005ed1 	.word	0x08005ed1
 8005e70:	08005ed1 	.word	0x08005ed1
 8005e74:	08005ead 	.word	0x08005ead
 8005e78:	08005ed1 	.word	0x08005ed1
 8005e7c:	08005ed1 	.word	0x08005ed1
 8005e80:	08005ed1 	.word	0x08005ed1
 8005e84:	08005ebf 	.word	0x08005ebf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f022 0202 	bic.w	r2, r2, #2
 8005e96:	60da      	str	r2, [r3, #12]
      break;
 8005e98:	e01d      	b.n	8005ed6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68da      	ldr	r2, [r3, #12]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 0204 	bic.w	r2, r2, #4
 8005ea8:	60da      	str	r2, [r3, #12]
      break;
 8005eaa:	e014      	b.n	8005ed6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f022 0208 	bic.w	r2, r2, #8
 8005eba:	60da      	str	r2, [r3, #12]
      break;
 8005ebc:	e00b      	b.n	8005ed6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	68da      	ldr	r2, [r3, #12]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f022 0210 	bic.w	r2, r2, #16
 8005ecc:	60da      	str	r2, [r3, #12]
      break;
 8005ece:	e002      	b.n	8005ed6 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed4:	bf00      	nop
  }

  if (status == HAL_OK)
 8005ed6:	7bfb      	ldrb	r3, [r7, #15]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d156      	bne.n	8005f8a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	6839      	ldr	r1, [r7, #0]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f000 fdf6 	bl	8006ad6 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	6a1a      	ldr	r2, [r3, #32]
 8005ef0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10f      	bne.n	8005f1a <HAL_TIM_IC_Stop_IT+0xe2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	6a1a      	ldr	r2, [r3, #32]
 8005f00:	f240 4344 	movw	r3, #1092	@ 0x444
 8005f04:	4013      	ands	r3, r2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d107      	bne.n	8005f1a <HAL_TIM_IC_Stop_IT+0xe2>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f022 0201 	bic.w	r2, r2, #1
 8005f18:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d104      	bne.n	8005f2a <HAL_TIM_IC_Stop_IT+0xf2>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f28:	e013      	b.n	8005f52 <HAL_TIM_IC_Stop_IT+0x11a>
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	2b04      	cmp	r3, #4
 8005f2e:	d104      	bne.n	8005f3a <HAL_TIM_IC_Stop_IT+0x102>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f38:	e00b      	b.n	8005f52 <HAL_TIM_IC_Stop_IT+0x11a>
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d104      	bne.n	8005f4a <HAL_TIM_IC_Stop_IT+0x112>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f48:	e003      	b.n	8005f52 <HAL_TIM_IC_Stop_IT+0x11a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d104      	bne.n	8005f62 <HAL_TIM_IC_Stop_IT+0x12a>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f60:	e013      	b.n	8005f8a <HAL_TIM_IC_Stop_IT+0x152>
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d104      	bne.n	8005f72 <HAL_TIM_IC_Stop_IT+0x13a>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f70:	e00b      	b.n	8005f8a <HAL_TIM_IC_Stop_IT+0x152>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b08      	cmp	r3, #8
 8005f76:	d104      	bne.n	8005f82 <HAL_TIM_IC_Stop_IT+0x14a>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f80:	e003      	b.n	8005f8a <HAL_TIM_IC_Stop_IT+0x152>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8005f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	3710      	adds	r7, #16
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d020      	beq.n	8005ff8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d01b      	beq.n	8005ff8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f06f 0202 	mvn.w	r2, #2
 8005fc8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	699b      	ldr	r3, [r3, #24]
 8005fd6:	f003 0303 	and.w	r3, r3, #3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fa fdf2 	bl	8000bc8 <HAL_TIM_IC_CaptureCallback>
 8005fe4:	e005      	b.n	8005ff2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fab7 	bl	800655a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fabd 	bl	800656c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	f003 0304 	and.w	r3, r3, #4
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d020      	beq.n	8006044 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f003 0304 	and.w	r3, r3, #4
 8006008:	2b00      	cmp	r3, #0
 800600a:	d01b      	beq.n	8006044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f06f 0204 	mvn.w	r2, #4
 8006014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2202      	movs	r2, #2
 800601a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fa fdcc 	bl	8000bc8 <HAL_TIM_IC_CaptureCallback>
 8006030:	e005      	b.n	800603e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa91 	bl	800655a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 fa97 	bl	800656c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d020      	beq.n	8006090 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f003 0308 	and.w	r3, r3, #8
 8006054:	2b00      	cmp	r3, #0
 8006056:	d01b      	beq.n	8006090 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f06f 0208 	mvn.w	r2, #8
 8006060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2204      	movs	r2, #4
 8006066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	69db      	ldr	r3, [r3, #28]
 800606e:	f003 0303 	and.w	r3, r3, #3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d003      	beq.n	800607e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f7fa fda6 	bl	8000bc8 <HAL_TIM_IC_CaptureCallback>
 800607c:	e005      	b.n	800608a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 fa6b 	bl	800655a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fa71 	bl	800656c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	f003 0310 	and.w	r3, r3, #16
 8006096:	2b00      	cmp	r3, #0
 8006098:	d020      	beq.n	80060dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	f003 0310 	and.w	r3, r3, #16
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d01b      	beq.n	80060dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f06f 0210 	mvn.w	r2, #16
 80060ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2208      	movs	r2, #8
 80060b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fa fd80 	bl	8000bc8 <HAL_TIM_IC_CaptureCallback>
 80060c8:	e005      	b.n	80060d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 fa45 	bl	800655a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fa4b 	bl	800656c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	f003 0301 	and.w	r3, r3, #1
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d00c      	beq.n	8006100 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d007      	beq.n	8006100 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f06f 0201 	mvn.w	r2, #1
 80060f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f000 fa24 	bl	8006548 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00c      	beq.n	8006124 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006110:	2b00      	cmp	r3, #0
 8006112:	d007      	beq.n	8006124 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800611c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fd65 	bl	8006bee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00c      	beq.n	8006148 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006134:	2b00      	cmp	r3, #0
 8006136:	d007      	beq.n	8006148 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 fa1b 	bl	800657e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f003 0320 	and.w	r3, r3, #32
 800614e:	2b00      	cmp	r3, #0
 8006150:	d00c      	beq.n	800616c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f003 0320 	and.w	r3, r3, #32
 8006158:	2b00      	cmp	r3, #0
 800615a:	d007      	beq.n	800616c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f06f 0220 	mvn.w	r2, #32
 8006164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 fd38 	bl	8006bdc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800616c:	bf00      	nop
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b086      	sub	sp, #24
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006180:	2300      	movs	r3, #0
 8006182:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800618a:	2b01      	cmp	r3, #1
 800618c:	d101      	bne.n	8006192 <HAL_TIM_IC_ConfigChannel+0x1e>
 800618e:	2302      	movs	r3, #2
 8006190:	e088      	b.n	80062a4 <HAL_TIM_IC_ConfigChannel+0x130>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d11b      	bne.n	80061d8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80061b0:	f000 faee 	bl	8006790 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 020c 	bic.w	r2, r2, #12
 80061c2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6999      	ldr	r1, [r3, #24]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	619a      	str	r2, [r3, #24]
 80061d6:	e060      	b.n	800629a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b04      	cmp	r3, #4
 80061dc:	d11c      	bne.n	8006218 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80061ee:	f000 fb57 	bl	80068a0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	699a      	ldr	r2, [r3, #24]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006200:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	6999      	ldr	r1, [r3, #24]
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	021a      	lsls	r2, r3, #8
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	619a      	str	r2, [r3, #24]
 8006216:	e040      	b.n	800629a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b08      	cmp	r3, #8
 800621c:	d11b      	bne.n	8006256 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800622e:	f000 fba2 	bl	8006976 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 020c 	bic.w	r2, r2, #12
 8006240:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69d9      	ldr	r1, [r3, #28]
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	689a      	ldr	r2, [r3, #8]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	61da      	str	r2, [r3, #28]
 8006254:	e021      	b.n	800629a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2b0c      	cmp	r3, #12
 800625a:	d11c      	bne.n	8006296 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800626c:	f000 fbbe 	bl	80069ec <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	69da      	ldr	r2, [r3, #28]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800627e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	69d9      	ldr	r1, [r3, #28]
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	021a      	lsls	r2, r3, #8
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	61da      	str	r2, [r3, #28]
 8006294:	e001      	b.n	800629a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3718      	adds	r7, #24
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062b6:	2300      	movs	r3, #0
 80062b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d101      	bne.n	80062c8 <HAL_TIM_ConfigClockSource+0x1c>
 80062c4:	2302      	movs	r3, #2
 80062c6:	e0b4      	b.n	8006432 <HAL_TIM_ConfigClockSource+0x186>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2202      	movs	r2, #2
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006300:	d03e      	beq.n	8006380 <HAL_TIM_ConfigClockSource+0xd4>
 8006302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006306:	f200 8087 	bhi.w	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 800630a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800630e:	f000 8086 	beq.w	800641e <HAL_TIM_ConfigClockSource+0x172>
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006316:	d87f      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006318:	2b70      	cmp	r3, #112	@ 0x70
 800631a:	d01a      	beq.n	8006352 <HAL_TIM_ConfigClockSource+0xa6>
 800631c:	2b70      	cmp	r3, #112	@ 0x70
 800631e:	d87b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006320:	2b60      	cmp	r3, #96	@ 0x60
 8006322:	d050      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x11a>
 8006324:	2b60      	cmp	r3, #96	@ 0x60
 8006326:	d877      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006328:	2b50      	cmp	r3, #80	@ 0x50
 800632a:	d03c      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0xfa>
 800632c:	2b50      	cmp	r3, #80	@ 0x50
 800632e:	d873      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006330:	2b40      	cmp	r3, #64	@ 0x40
 8006332:	d058      	beq.n	80063e6 <HAL_TIM_ConfigClockSource+0x13a>
 8006334:	2b40      	cmp	r3, #64	@ 0x40
 8006336:	d86f      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006338:	2b30      	cmp	r3, #48	@ 0x30
 800633a:	d064      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x15a>
 800633c:	2b30      	cmp	r3, #48	@ 0x30
 800633e:	d86b      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006340:	2b20      	cmp	r3, #32
 8006342:	d060      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x15a>
 8006344:	2b20      	cmp	r3, #32
 8006346:	d867      	bhi.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
 8006348:	2b00      	cmp	r3, #0
 800634a:	d05c      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x15a>
 800634c:	2b10      	cmp	r3, #16
 800634e:	d05a      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x15a>
 8006350:	e062      	b.n	8006418 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006362:	f000 fb99 	bl	8006a98 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	609a      	str	r2, [r3, #8]
      break;
 800637e:	e04f      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006390:	f000 fb82 	bl	8006a98 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	689a      	ldr	r2, [r3, #8]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063a2:	609a      	str	r2, [r3, #8]
      break;
 80063a4:	e03c      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	461a      	mov	r2, r3
 80063b4:	f000 fa46 	bl	8006844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2150      	movs	r1, #80	@ 0x50
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 fb50 	bl	8006a64 <TIM_ITRx_SetConfig>
      break;
 80063c4:	e02c      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063d2:	461a      	mov	r2, r3
 80063d4:	f000 faa0 	bl	8006918 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2160      	movs	r1, #96	@ 0x60
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fb40 	bl	8006a64 <TIM_ITRx_SetConfig>
      break;
 80063e4:	e01c      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f2:	461a      	mov	r2, r3
 80063f4:	f000 fa26 	bl	8006844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2140      	movs	r1, #64	@ 0x40
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fb30 	bl	8006a64 <TIM_ITRx_SetConfig>
      break;
 8006404:	e00c      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f000 fb27 	bl	8006a64 <TIM_ITRx_SetConfig>
      break;
 8006416:	e003      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	73fb      	strb	r3, [r7, #15]
      break;
 800641c:	e000      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800641e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006430:	7bfb      	ldrb	r3, [r7, #15]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3710      	adds	r7, #16
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800643a:	b580      	push	{r7, lr}
 800643c:	b082      	sub	sp, #8
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_TIM_SlaveConfigSynchro+0x18>
 800644e:	2302      	movs	r3, #2
 8006450:	e031      	b.n	80064b6 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2202      	movs	r2, #2
 800645e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f901 	bl	800666c <TIM_SlaveTimer_SetConfig>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d009      	beq.n	8006484 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e018      	b.n	80064b6 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68da      	ldr	r2, [r3, #12]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006492:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064a2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2201      	movs	r2, #1
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3708      	adds	r7, #8
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80064ca:	2300      	movs	r3, #0
 80064cc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b0c      	cmp	r3, #12
 80064d2:	d831      	bhi.n	8006538 <HAL_TIM_ReadCapturedValue+0x78>
 80064d4:	a201      	add	r2, pc, #4	@ (adr r2, 80064dc <HAL_TIM_ReadCapturedValue+0x1c>)
 80064d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064da:	bf00      	nop
 80064dc:	08006511 	.word	0x08006511
 80064e0:	08006539 	.word	0x08006539
 80064e4:	08006539 	.word	0x08006539
 80064e8:	08006539 	.word	0x08006539
 80064ec:	0800651b 	.word	0x0800651b
 80064f0:	08006539 	.word	0x08006539
 80064f4:	08006539 	.word	0x08006539
 80064f8:	08006539 	.word	0x08006539
 80064fc:	08006525 	.word	0x08006525
 8006500:	08006539 	.word	0x08006539
 8006504:	08006539 	.word	0x08006539
 8006508:	08006539 	.word	0x08006539
 800650c:	0800652f 	.word	0x0800652f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006516:	60fb      	str	r3, [r7, #12]

      break;
 8006518:	e00f      	b.n	800653a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006520:	60fb      	str	r3, [r7, #12]

      break;
 8006522:	e00a      	b.n	800653a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800652a:	60fb      	str	r3, [r7, #12]

      break;
 800652c:	e005      	b.n	800653a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006534:	60fb      	str	r3, [r7, #12]

      break;
 8006536:	e000      	b.n	800653a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006538:	bf00      	nop
  }

  return tmpreg;
 800653a:	68fb      	ldr	r3, [r7, #12]
}
 800653c:	4618      	mov	r0, r3
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop

08006548 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr

0800655a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800655a:	b480      	push	{r7}
 800655c:	b083      	sub	sp, #12
 800655e:	af00      	add	r7, sp, #0
 8006560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006562:	bf00      	nop
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr

0800656c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006574:	bf00      	nop
 8006576:	370c      	adds	r7, #12
 8006578:	46bd      	mov	sp, r7
 800657a:	bc80      	pop	{r7}
 800657c:	4770      	bx	lr

0800657e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006586:	bf00      	nop
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	bc80      	pop	{r7}
 800658e:	4770      	bx	lr

08006590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a2f      	ldr	r2, [pc, #188]	@ (8006660 <TIM_Base_SetConfig+0xd0>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d00b      	beq.n	80065c0 <TIM_Base_SetConfig+0x30>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065ae:	d007      	beq.n	80065c0 <TIM_Base_SetConfig+0x30>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a2c      	ldr	r2, [pc, #176]	@ (8006664 <TIM_Base_SetConfig+0xd4>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d003      	beq.n	80065c0 <TIM_Base_SetConfig+0x30>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006668 <TIM_Base_SetConfig+0xd8>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d108      	bne.n	80065d2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a22      	ldr	r2, [pc, #136]	@ (8006660 <TIM_Base_SetConfig+0xd0>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d00b      	beq.n	80065f2 <TIM_Base_SetConfig+0x62>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e0:	d007      	beq.n	80065f2 <TIM_Base_SetConfig+0x62>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a1f      	ldr	r2, [pc, #124]	@ (8006664 <TIM_Base_SetConfig+0xd4>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d003      	beq.n	80065f2 <TIM_Base_SetConfig+0x62>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006668 <TIM_Base_SetConfig+0xd8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d108      	bne.n	8006604 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	4313      	orrs	r3, r2
 8006602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	689a      	ldr	r2, [r3, #8]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a0d      	ldr	r2, [pc, #52]	@ (8006660 <TIM_Base_SetConfig+0xd0>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d103      	bne.n	8006638 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	691a      	ldr	r2, [r3, #16]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d005      	beq.n	8006656 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	f023 0201 	bic.w	r2, r3, #1
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	611a      	str	r2, [r3, #16]
  }
}
 8006656:	bf00      	nop
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	bc80      	pop	{r7}
 800665e:	4770      	bx	lr
 8006660:	40012c00 	.word	0x40012c00
 8006664:	40000400 	.word	0x40000400
 8006668:	40000800 	.word	0x40000800

0800666c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006676:	2300      	movs	r3, #0
 8006678:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006688:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	693a      	ldr	r2, [r7, #16]
 8006690:	4313      	orrs	r3, r2
 8006692:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	f023 0307 	bic.w	r3, r3, #7
 800669a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	4313      	orrs	r3, r2
 80066a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2b70      	cmp	r3, #112	@ 0x70
 80066b4:	d01a      	beq.n	80066ec <TIM_SlaveTimer_SetConfig+0x80>
 80066b6:	2b70      	cmp	r3, #112	@ 0x70
 80066b8:	d860      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066ba:	2b60      	cmp	r3, #96	@ 0x60
 80066bc:	d054      	beq.n	8006768 <TIM_SlaveTimer_SetConfig+0xfc>
 80066be:	2b60      	cmp	r3, #96	@ 0x60
 80066c0:	d85c      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066c2:	2b50      	cmp	r3, #80	@ 0x50
 80066c4:	d046      	beq.n	8006754 <TIM_SlaveTimer_SetConfig+0xe8>
 80066c6:	2b50      	cmp	r3, #80	@ 0x50
 80066c8:	d858      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066ca:	2b40      	cmp	r3, #64	@ 0x40
 80066cc:	d019      	beq.n	8006702 <TIM_SlaveTimer_SetConfig+0x96>
 80066ce:	2b40      	cmp	r3, #64	@ 0x40
 80066d0:	d854      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066d2:	2b30      	cmp	r3, #48	@ 0x30
 80066d4:	d055      	beq.n	8006782 <TIM_SlaveTimer_SetConfig+0x116>
 80066d6:	2b30      	cmp	r3, #48	@ 0x30
 80066d8:	d850      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066da:	2b20      	cmp	r3, #32
 80066dc:	d051      	beq.n	8006782 <TIM_SlaveTimer_SetConfig+0x116>
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d84c      	bhi.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d04d      	beq.n	8006782 <TIM_SlaveTimer_SetConfig+0x116>
 80066e6:	2b10      	cmp	r3, #16
 80066e8:	d04b      	beq.n	8006782 <TIM_SlaveTimer_SetConfig+0x116>
 80066ea:	e047      	b.n	800677c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80066fc:	f000 f9cc 	bl	8006a98 <TIM_ETR_SetConfig>
      break;
 8006700:	e040      	b.n	8006784 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b05      	cmp	r3, #5
 8006708:	d101      	bne.n	800670e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e03b      	b.n	8006786 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	6a1b      	ldr	r3, [r3, #32]
 8006714:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	6a1a      	ldr	r2, [r3, #32]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f022 0201 	bic.w	r2, r2, #1
 8006724:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006734:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	011b      	lsls	r3, r3, #4
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	4313      	orrs	r3, r2
 8006740:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68ba      	ldr	r2, [r7, #8]
 8006748:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	621a      	str	r2, [r3, #32]
      break;
 8006752:	e017      	b.n	8006784 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006760:	461a      	mov	r2, r3
 8006762:	f000 f86f 	bl	8006844 <TIM_TI1_ConfigInputStage>
      break;
 8006766:	e00d      	b.n	8006784 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006774:	461a      	mov	r2, r3
 8006776:	f000 f8cf 	bl	8006918 <TIM_TI2_ConfigInputStage>
      break;
 800677a:	e003      	b.n	8006784 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	75fb      	strb	r3, [r7, #23]
      break;
 8006780:	e000      	b.n	8006784 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006782:	bf00      	nop
  }

  return status;
 8006784:	7dfb      	ldrb	r3, [r7, #23]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
	...

08006790 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006790:	b480      	push	{r7}
 8006792:	b087      	sub	sp, #28
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]
 800679c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	f023 0201 	bic.w	r2, r3, #1
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	4a1f      	ldr	r2, [pc, #124]	@ (8006838 <TIM_TI1_SetConfig+0xa8>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d00b      	beq.n	80067d6 <TIM_TI1_SetConfig+0x46>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c4:	d007      	beq.n	80067d6 <TIM_TI1_SetConfig+0x46>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	4a1c      	ldr	r2, [pc, #112]	@ (800683c <TIM_TI1_SetConfig+0xac>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d003      	beq.n	80067d6 <TIM_TI1_SetConfig+0x46>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006840 <TIM_TI1_SetConfig+0xb0>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d101      	bne.n	80067da <TIM_TI1_SetConfig+0x4a>
 80067d6:	2301      	movs	r3, #1
 80067d8:	e000      	b.n	80067dc <TIM_TI1_SetConfig+0x4c>
 80067da:	2300      	movs	r3, #0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d008      	beq.n	80067f2 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f023 0303 	bic.w	r3, r3, #3
 80067e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	617b      	str	r3, [r7, #20]
 80067f0:	e003      	b.n	80067fa <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f043 0301 	orr.w	r3, r3, #1
 80067f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006800:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	011b      	lsls	r3, r3, #4
 8006806:	b2db      	uxtb	r3, r3
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	4313      	orrs	r3, r2
 800680c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	f023 030a 	bic.w	r3, r3, #10
 8006814:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f003 030a 	and.w	r3, r3, #10
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	693a      	ldr	r2, [r7, #16]
 800682c:	621a      	str	r2, [r3, #32]
}
 800682e:	bf00      	nop
 8006830:	371c      	adds	r7, #28
 8006832:	46bd      	mov	sp, r7
 8006834:	bc80      	pop	{r7}
 8006836:	4770      	bx	lr
 8006838:	40012c00 	.word	0x40012c00
 800683c:	40000400 	.word	0x40000400
 8006840:	40000800 	.word	0x40000800

08006844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006844:	b480      	push	{r7}
 8006846:	b087      	sub	sp, #28
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6a1b      	ldr	r3, [r3, #32]
 8006854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	f023 0201 	bic.w	r2, r3, #1
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	699b      	ldr	r3, [r3, #24]
 8006866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800686e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	693a      	ldr	r2, [r7, #16]
 8006876:	4313      	orrs	r3, r2
 8006878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	f023 030a 	bic.w	r3, r3, #10
 8006880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	4313      	orrs	r3, r2
 8006888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	697a      	ldr	r2, [r7, #20]
 8006894:	621a      	str	r2, [r3, #32]
}
 8006896:	bf00      	nop
 8006898:	371c      	adds	r7, #28
 800689a:	46bd      	mov	sp, r7
 800689c:	bc80      	pop	{r7}
 800689e:	4770      	bx	lr

080068a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b087      	sub	sp, #28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
 80068ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6a1b      	ldr	r3, [r3, #32]
 80068b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a1b      	ldr	r3, [r3, #32]
 80068b8:	f023 0210 	bic.w	r2, r3, #16
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	699b      	ldr	r3, [r3, #24]
 80068c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	021b      	lsls	r3, r3, #8
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	031b      	lsls	r3, r3, #12
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	693a      	ldr	r2, [r7, #16]
 80068e8:	4313      	orrs	r3, r2
 80068ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068f2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	621a      	str	r2, [r3, #32]
}
 800690e:	bf00      	nop
 8006910:	371c      	adds	r7, #28
 8006912:	46bd      	mov	sp, r7
 8006914:	bc80      	pop	{r7}
 8006916:	4770      	bx	lr

08006918 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006918:	b480      	push	{r7}
 800691a:	b087      	sub	sp, #28
 800691c:	af00      	add	r7, sp, #0
 800691e:	60f8      	str	r0, [r7, #12]
 8006920:	60b9      	str	r1, [r7, #8]
 8006922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	f023 0210 	bic.w	r2, r3, #16
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	031b      	lsls	r3, r3, #12
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	4313      	orrs	r3, r2
 800694c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006954:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	011b      	lsls	r3, r3, #4
 800695a:	697a      	ldr	r2, [r7, #20]
 800695c:	4313      	orrs	r3, r2
 800695e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	693a      	ldr	r2, [r7, #16]
 8006964:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	621a      	str	r2, [r3, #32]
}
 800696c:	bf00      	nop
 800696e:	371c      	adds	r7, #28
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr

08006976 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006976:	b480      	push	{r7}
 8006978:	b087      	sub	sp, #28
 800697a:	af00      	add	r7, sp, #0
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]
 8006982:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6a1b      	ldr	r3, [r3, #32]
 8006988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f023 0303 	bic.w	r3, r3, #3
 80069a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	011b      	lsls	r3, r3, #4
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	4313      	orrs	r3, r2
 80069be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80069c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	021b      	lsls	r3, r3, #8
 80069cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bc80      	pop	{r7}
 80069ea:	4770      	bx	lr

080069ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b087      	sub	sp, #28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
 80069f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	6a1b      	ldr	r3, [r3, #32]
 80069fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	6a1b      	ldr	r3, [r3, #32]
 8006a04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	69db      	ldr	r3, [r3, #28]
 8006a10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a18:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	693a      	ldr	r2, [r7, #16]
 8006a20:	4313      	orrs	r3, r2
 8006a22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a2a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	031b      	lsls	r3, r3, #12
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a3e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	031b      	lsls	r3, r3, #12
 8006a44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	621a      	str	r2, [r3, #32]
}
 8006a5a:	bf00      	nop
 8006a5c:	371c      	adds	r7, #28
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bc80      	pop	{r7}
 8006a62:	4770      	bx	lr

08006a64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
 8006a72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a7c:	683a      	ldr	r2, [r7, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	f043 0307 	orr.w	r3, r3, #7
 8006a86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	68fa      	ldr	r2, [r7, #12]
 8006a8c:	609a      	str	r2, [r3, #8]
}
 8006a8e:	bf00      	nop
 8006a90:	3714      	adds	r7, #20
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bc80      	pop	{r7}
 8006a96:	4770      	bx	lr

08006a98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b087      	sub	sp, #28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006ab2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	021a      	lsls	r2, r3, #8
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	431a      	orrs	r2, r3
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	697a      	ldr	r2, [r7, #20]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	609a      	str	r2, [r3, #8]
}
 8006acc:	bf00      	nop
 8006ace:	371c      	adds	r7, #28
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bc80      	pop	{r7}
 8006ad4:	4770      	bx	lr

08006ad6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b087      	sub	sp, #28
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f003 031f 	and.w	r3, r3, #31
 8006ae8:	2201      	movs	r2, #1
 8006aea:	fa02 f303 	lsl.w	r3, r2, r3
 8006aee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a1a      	ldr	r2, [r3, #32]
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	43db      	mvns	r3, r3
 8006af8:	401a      	ands	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	f003 031f 	and.w	r3, r3, #31
 8006b08:	6879      	ldr	r1, [r7, #4]
 8006b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	621a      	str	r2, [r3, #32]
}
 8006b14:	bf00      	nop
 8006b16:	371c      	adds	r7, #28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bc80      	pop	{r7}
 8006b1c:	4770      	bx	lr
	...

08006b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b085      	sub	sp, #20
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d101      	bne.n	8006b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b34:	2302      	movs	r3, #2
 8006b36:	e046      	b.n	8006bc6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2202      	movs	r2, #2
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a16      	ldr	r2, [pc, #88]	@ (8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d00e      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b84:	d009      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a12      	ldr	r2, [pc, #72]	@ (8006bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d004      	beq.n	8006b9a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a10      	ldr	r2, [pc, #64]	@ (8006bd8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d10c      	bne.n	8006bb4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	68ba      	ldr	r2, [r7, #8]
 8006bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr
 8006bd0:	40012c00 	.word	0x40012c00
 8006bd4:	40000400 	.word	0x40000400
 8006bd8:	40000800 	.word	0x40000800

08006bdc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006be4:	bf00      	nop
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bc80      	pop	{r7}
 8006bec:	4770      	bx	lr

08006bee <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b083      	sub	sp, #12
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bf6:	bf00      	nop
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bc80      	pop	{r7}
 8006bfe:	4770      	bx	lr

08006c00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b082      	sub	sp, #8
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e042      	b.n	8006c98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d106      	bne.n	8006c2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f7fa fa32 	bl	8001090 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2224      	movs	r2, #36	@ 0x24
 8006c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68da      	ldr	r2, [r3, #12]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 ff47 	bl	8007ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	691a      	ldr	r2, [r3, #16]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	695a      	ldr	r2, [r3, #20]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2220      	movs	r2, #32
 8006c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2220      	movs	r2, #32
 8006c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b08a      	sub	sp, #40	@ 0x28
 8006ca4:	af02      	add	r7, sp, #8
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	603b      	str	r3, [r7, #0]
 8006cac:	4613      	mov	r3, r2
 8006cae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	d175      	bne.n	8006dac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <HAL_UART_Transmit+0x2c>
 8006cc6:	88fb      	ldrh	r3, [r7, #6]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d101      	bne.n	8006cd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e06e      	b.n	8006dae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2221      	movs	r2, #33	@ 0x21
 8006cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cde:	f7fa fc3d 	bl	800155c <HAL_GetTick>
 8006ce2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	88fa      	ldrh	r2, [r7, #6]
 8006ce8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	88fa      	ldrh	r2, [r7, #6]
 8006cee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cf8:	d108      	bne.n	8006d0c <HAL_UART_Transmit+0x6c>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d104      	bne.n	8006d0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d02:	2300      	movs	r3, #0
 8006d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	61bb      	str	r3, [r7, #24]
 8006d0a:	e003      	b.n	8006d14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d10:	2300      	movs	r3, #0
 8006d12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d14:	e02e      	b.n	8006d74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	2180      	movs	r1, #128	@ 0x80
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 fc23 	bl	800756c <UART_WaitOnFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d005      	beq.n	8006d38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2220      	movs	r2, #32
 8006d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e03a      	b.n	8006dae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d10b      	bne.n	8006d56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	3302      	adds	r3, #2
 8006d52:	61bb      	str	r3, [r7, #24]
 8006d54:	e007      	b.n	8006d66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	781a      	ldrb	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	3301      	adds	r3, #1
 8006d64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	3b01      	subs	r3, #1
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1cb      	bne.n	8006d16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	2200      	movs	r2, #0
 8006d86:	2140      	movs	r1, #64	@ 0x40
 8006d88:	68f8      	ldr	r0, [r7, #12]
 8006d8a:	f000 fbef 	bl	800756c <UART_WaitOnFlagUntilTimeout>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d005      	beq.n	8006da0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	e006      	b.n	8006dae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006da8:	2300      	movs	r3, #0
 8006daa:	e000      	b.n	8006dae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006dac:	2302      	movs	r3, #2
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3720      	adds	r7, #32
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b084      	sub	sp, #16
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	60f8      	str	r0, [r7, #12]
 8006dbe:	60b9      	str	r1, [r7, #8]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b20      	cmp	r3, #32
 8006dce:	d112      	bne.n	8006df6 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_UART_Receive_DMA+0x26>
 8006dd6:	88fb      	ldrh	r3, [r7, #6]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d101      	bne.n	8006de0 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e00b      	b.n	8006df8 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006de6:	88fb      	ldrh	r3, [r7, #6]
 8006de8:	461a      	mov	r2, r3
 8006dea:	68b9      	ldr	r1, [r7, #8]
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 fc17 	bl	8007620 <UART_Start_Receive_DMA>
 8006df2:	4603      	mov	r3, r0
 8006df4:	e000      	b.n	8006df8 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006df6:	2302      	movs	r3, #2
  }
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3710      	adds	r7, #16
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b0ba      	sub	sp, #232	@ 0xe8
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006e26:	2300      	movs	r3, #0
 8006e28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e36:	f003 030f 	and.w	r3, r3, #15
 8006e3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006e3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10f      	bne.n	8006e66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e4a:	f003 0320 	and.w	r3, r3, #32
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d009      	beq.n	8006e66 <HAL_UART_IRQHandler+0x66>
 8006e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e56:	f003 0320 	and.w	r3, r3, #32
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d003      	beq.n	8006e66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 fd7c 	bl	800795c <UART_Receive_IT>
      return;
 8006e64:	e25b      	b.n	800731e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	f000 80de 	beq.w	800702c <HAL_UART_IRQHandler+0x22c>
 8006e70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e74:	f003 0301 	and.w	r3, r3, #1
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d106      	bne.n	8006e8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	f000 80d1 	beq.w	800702c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00b      	beq.n	8006eae <HAL_UART_IRQHandler+0xae>
 8006e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d005      	beq.n	8006eae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea6:	f043 0201 	orr.w	r2, r3, #1
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb2:	f003 0304 	and.w	r3, r3, #4
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00b      	beq.n	8006ed2 <HAL_UART_IRQHandler+0xd2>
 8006eba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d005      	beq.n	8006ed2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eca:	f043 0202 	orr.w	r2, r3, #2
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00b      	beq.n	8006ef6 <HAL_UART_IRQHandler+0xf6>
 8006ede:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d005      	beq.n	8006ef6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eee:	f043 0204 	orr.w	r2, r3, #4
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d011      	beq.n	8006f26 <HAL_UART_IRQHandler+0x126>
 8006f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d105      	bne.n	8006f1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d005      	beq.n	8006f26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1e:	f043 0208 	orr.w	r2, r3, #8
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 81f2 	beq.w	8007314 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f34:	f003 0320 	and.w	r3, r3, #32
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d008      	beq.n	8006f4e <HAL_UART_IRQHandler+0x14e>
 8006f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d002      	beq.n	8006f4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 fd07 	bl	800795c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	695b      	ldr	r3, [r3, #20]
 8006f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6a:	f003 0308 	and.w	r3, r3, #8
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d103      	bne.n	8006f7a <HAL_UART_IRQHandler+0x17a>
 8006f72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d04f      	beq.n	800701a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fc11 	bl	80077a2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d041      	beq.n	8007012 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	3314      	adds	r3, #20
 8006f94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f9c:	e853 3f00 	ldrex	r3, [r3]
 8006fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	3314      	adds	r3, #20
 8006fb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006fca:	e841 2300 	strex	r3, r2, [r1]
 8006fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006fd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1d9      	bne.n	8006f8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d013      	beq.n	800700a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80071e0 <HAL_UART_IRQHandler+0x3e0>)
 8006fe8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7fa fcc2 	bl	8001978 <HAL_DMA_Abort_IT>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d016      	beq.n	8007028 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007004:	4610      	mov	r0, r2
 8007006:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007008:	e00e      	b.n	8007028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f99c 	bl	8007348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007010:	e00a      	b.n	8007028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f998 	bl	8007348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007018:	e006      	b.n	8007028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 f994 	bl	8007348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007026:	e175      	b.n	8007314 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007028:	bf00      	nop
    return;
 800702a:	e173      	b.n	8007314 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007030:	2b01      	cmp	r3, #1
 8007032:	f040 814f 	bne.w	80072d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703a:	f003 0310 	and.w	r3, r3, #16
 800703e:	2b00      	cmp	r3, #0
 8007040:	f000 8148 	beq.w	80072d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007048:	f003 0310 	and.w	r3, r3, #16
 800704c:	2b00      	cmp	r3, #0
 800704e:	f000 8141 	beq.w	80072d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007052:	2300      	movs	r3, #0
 8007054:	60bb      	str	r3, [r7, #8]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	60bb      	str	r3, [r7, #8]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	60bb      	str	r3, [r7, #8]
 8007066:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	695b      	ldr	r3, [r3, #20]
 800706e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 80b6 	beq.w	80071e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007084:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8145 	beq.w	8007318 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007092:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007096:	429a      	cmp	r2, r3
 8007098:	f080 813e 	bcs.w	8007318 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a8:	699b      	ldr	r3, [r3, #24]
 80070aa:	2b20      	cmp	r3, #32
 80070ac:	f000 8088 	beq.w	80071c0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	330c      	adds	r3, #12
 80070b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	330c      	adds	r3, #12
 80070d8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80070dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070ec:	e841 2300 	strex	r3, r2, [r1]
 80070f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d1d9      	bne.n	80070b0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3314      	adds	r3, #20
 8007102:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007106:	e853 3f00 	ldrex	r3, [r3]
 800710a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800710c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800710e:	f023 0301 	bic.w	r3, r3, #1
 8007112:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3314      	adds	r3, #20
 800711c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007120:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007124:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007126:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007128:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800712c:	e841 2300 	strex	r3, r2, [r1]
 8007130:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007132:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007134:	2b00      	cmp	r3, #0
 8007136:	d1e1      	bne.n	80070fc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3314      	adds	r3, #20
 800713e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007140:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007142:	e853 3f00 	ldrex	r3, [r3]
 8007146:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800714a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800714e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	3314      	adds	r3, #20
 8007158:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800715c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800715e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007160:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007162:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007164:	e841 2300 	strex	r3, r2, [r1]
 8007168:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800716a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e3      	bne.n	8007138 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	330c      	adds	r3, #12
 8007184:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800718e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007190:	f023 0310 	bic.w	r3, r3, #16
 8007194:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	330c      	adds	r3, #12
 800719e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80071a2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80071a4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e3      	bne.n	800717e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7fa fba0 	bl	8001900 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	1ad3      	subs	r3, r2, r3
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	4619      	mov	r1, r3
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f8bf 	bl	800735a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071dc:	e09c      	b.n	8007318 <HAL_UART_IRQHandler+0x518>
 80071de:	bf00      	nop
 80071e0:	08007867 	.word	0x08007867
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071ec:	b29b      	uxth	r3, r3
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	f000 808e 	beq.w	800731c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007200:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007204:	2b00      	cmp	r3, #0
 8007206:	f000 8089 	beq.w	800731c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	330c      	adds	r3, #12
 8007210:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007214:	e853 3f00 	ldrex	r3, [r3]
 8007218:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800721a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800721c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007220:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	330c      	adds	r3, #12
 800722a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800722e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007230:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007232:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007234:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007236:	e841 2300 	strex	r3, r2, [r1]
 800723a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800723c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800723e:	2b00      	cmp	r3, #0
 8007240:	d1e3      	bne.n	800720a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	3314      	adds	r3, #20
 8007248:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724c:	e853 3f00 	ldrex	r3, [r3]
 8007250:	623b      	str	r3, [r7, #32]
   return(result);
 8007252:	6a3b      	ldr	r3, [r7, #32]
 8007254:	f023 0301 	bic.w	r3, r3, #1
 8007258:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	3314      	adds	r3, #20
 8007262:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007266:	633a      	str	r2, [r7, #48]	@ 0x30
 8007268:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800726c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800726e:	e841 2300 	strex	r3, r2, [r1]
 8007272:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1e3      	bne.n	8007242 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2220      	movs	r2, #32
 800727e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	330c      	adds	r3, #12
 800728e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	e853 3f00 	ldrex	r3, [r3]
 8007296:	60fb      	str	r3, [r7, #12]
   return(result);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f023 0310 	bic.w	r3, r3, #16
 800729e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	330c      	adds	r3, #12
 80072a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80072ac:	61fa      	str	r2, [r7, #28]
 80072ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	69b9      	ldr	r1, [r7, #24]
 80072b2:	69fa      	ldr	r2, [r7, #28]
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	617b      	str	r3, [r7, #20]
   return(result);
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e3      	bne.n	8007288 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f844 	bl	800735a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072d2:	e023      	b.n	800731c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d009      	beq.n	80072f4 <HAL_UART_IRQHandler+0x4f4>
 80072e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f000 face 	bl	800788e <UART_Transmit_IT>
    return;
 80072f2:	e014      	b.n	800731e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00e      	beq.n	800731e <HAL_UART_IRQHandler+0x51e>
 8007300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007308:	2b00      	cmp	r3, #0
 800730a:	d008      	beq.n	800731e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 fb0d 	bl	800792c <UART_EndTransmit_IT>
    return;
 8007312:	e004      	b.n	800731e <HAL_UART_IRQHandler+0x51e>
    return;
 8007314:	bf00      	nop
 8007316:	e002      	b.n	800731e <HAL_UART_IRQHandler+0x51e>
      return;
 8007318:	bf00      	nop
 800731a:	e000      	b.n	800731e <HAL_UART_IRQHandler+0x51e>
      return;
 800731c:	bf00      	nop
  }
}
 800731e:	37e8      	adds	r7, #232	@ 0xe8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	bc80      	pop	{r7}
 8007334:	4770      	bx	lr

08007336 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007336:	b480      	push	{r7}
 8007338:	b083      	sub	sp, #12
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800733e:	bf00      	nop
 8007340:	370c      	adds	r7, #12
 8007342:	46bd      	mov	sp, r7
 8007344:	bc80      	pop	{r7}
 8007346:	4770      	bx	lr

08007348 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	bc80      	pop	{r7}
 8007358:	4770      	bx	lr

0800735a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800735a:	b480      	push	{r7}
 800735c:	b083      	sub	sp, #12
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
 8007362:	460b      	mov	r3, r1
 8007364:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr

08007370 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b09c      	sub	sp, #112	@ 0x70
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800737c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d172      	bne.n	8007472 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800738c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800738e:	2200      	movs	r2, #0
 8007390:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	330c      	adds	r3, #12
 8007398:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800739a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800739c:	e853 3f00 	ldrex	r3, [r3]
 80073a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	330c      	adds	r3, #12
 80073b0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073b2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80073b4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073ba:	e841 2300 	strex	r3, r2, [r1]
 80073be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1e5      	bne.n	8007392 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	3314      	adds	r3, #20
 80073cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d0:	e853 3f00 	ldrex	r3, [r3]
 80073d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d8:	f023 0301 	bic.w	r3, r3, #1
 80073dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80073de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	3314      	adds	r3, #20
 80073e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80073e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073ee:	e841 2300 	strex	r3, r2, [r1]
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d1e5      	bne.n	80073c6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3314      	adds	r3, #20
 8007400:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007404:	e853 3f00 	ldrex	r3, [r3]
 8007408:	623b      	str	r3, [r7, #32]
   return(result);
 800740a:	6a3b      	ldr	r3, [r7, #32]
 800740c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007410:	663b      	str	r3, [r7, #96]	@ 0x60
 8007412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3314      	adds	r3, #20
 8007418:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800741a:	633a      	str	r2, [r7, #48]	@ 0x30
 800741c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007422:	e841 2300 	strex	r3, r2, [r1]
 8007426:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1e5      	bne.n	80073fa <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800742e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007430:	2220      	movs	r2, #32
 8007432:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800743a:	2b01      	cmp	r3, #1
 800743c:	d119      	bne.n	8007472 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800743e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	330c      	adds	r3, #12
 8007444:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	60fb      	str	r3, [r7, #12]
   return(result);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f023 0310 	bic.w	r3, r3, #16
 8007454:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007456:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	330c      	adds	r3, #12
 800745c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800745e:	61fa      	str	r2, [r7, #28]
 8007460:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	69b9      	ldr	r1, [r7, #24]
 8007464:	69fa      	ldr	r2, [r7, #28]
 8007466:	e841 2300 	strex	r3, r2, [r1]
 800746a:	617b      	str	r3, [r7, #20]
   return(result);
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d1e5      	bne.n	800743e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007474:	2200      	movs	r2, #0
 8007476:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800747a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747c:	2b01      	cmp	r3, #1
 800747e:	d106      	bne.n	800748e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007484:	4619      	mov	r1, r3
 8007486:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007488:	f7ff ff67 	bl	800735a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800748c:	e002      	b.n	8007494 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800748e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007490:	f7f9 fa2a 	bl	80008e8 <HAL_UART_RxCpltCallback>
}
 8007494:	bf00      	nop
 8007496:	3770      	adds	r7, #112	@ 0x70
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b084      	sub	sp, #16
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2201      	movs	r2, #1
 80074ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d108      	bne.n	80074ca <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074bc:	085b      	lsrs	r3, r3, #1
 80074be:	b29b      	uxth	r3, r3
 80074c0:	4619      	mov	r1, r3
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f7ff ff49 	bl	800735a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074c8:	e002      	b.n	80074d0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80074ca:	68f8      	ldr	r0, [r7, #12]
 80074cc:	f7ff ff33 	bl	8007336 <HAL_UART_RxHalfCpltCallback>
}
 80074d0:	bf00      	nop
 80074d2:	3710      	adds	r7, #16
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}

080074d8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074e0:	2300      	movs	r3, #0
 80074e2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	695b      	ldr	r3, [r3, #20]
 80074f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	bf14      	ite	ne
 80074f8:	2301      	movne	r3, #1
 80074fa:	2300      	moveq	r3, #0
 80074fc:	b2db      	uxtb	r3, r3
 80074fe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007506:	b2db      	uxtb	r3, r3
 8007508:	2b21      	cmp	r3, #33	@ 0x21
 800750a:	d108      	bne.n	800751e <UART_DMAError+0x46>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d005      	beq.n	800751e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	2200      	movs	r2, #0
 8007516:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007518:	68b8      	ldr	r0, [r7, #8]
 800751a:	f000 f91b 	bl	8007754 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	bf14      	ite	ne
 800752c:	2301      	movne	r3, #1
 800752e:	2300      	moveq	r3, #0
 8007530:	b2db      	uxtb	r3, r3
 8007532:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800753a:	b2db      	uxtb	r3, r3
 800753c:	2b22      	cmp	r3, #34	@ 0x22
 800753e:	d108      	bne.n	8007552 <UART_DMAError+0x7a>
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d005      	beq.n	8007552 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	2200      	movs	r2, #0
 800754a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800754c:	68b8      	ldr	r0, [r7, #8]
 800754e:	f000 f928 	bl	80077a2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007556:	f043 0210 	orr.w	r2, r3, #16
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800755e:	68b8      	ldr	r0, [r7, #8]
 8007560:	f7ff fef2 	bl	8007348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007564:	bf00      	nop
 8007566:	3710      	adds	r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b086      	sub	sp, #24
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	603b      	str	r3, [r7, #0]
 8007578:	4613      	mov	r3, r2
 800757a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800757c:	e03b      	b.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007584:	d037      	beq.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007586:	f7f9 ffe9 	bl	800155c <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	6a3a      	ldr	r2, [r7, #32]
 8007592:	429a      	cmp	r2, r3
 8007594:	d302      	bcc.n	800759c <UART_WaitOnFlagUntilTimeout+0x30>
 8007596:	6a3b      	ldr	r3, [r7, #32]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	e03a      	b.n	8007616 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	68db      	ldr	r3, [r3, #12]
 80075a6:	f003 0304 	and.w	r3, r3, #4
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d023      	beq.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b80      	cmp	r3, #128	@ 0x80
 80075b2:	d020      	beq.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b40      	cmp	r3, #64	@ 0x40
 80075b8:	d01d      	beq.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 0308 	and.w	r3, r3, #8
 80075c4:	2b08      	cmp	r3, #8
 80075c6:	d116      	bne.n	80075f6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80075c8:	2300      	movs	r3, #0
 80075ca:	617b      	str	r3, [r7, #20]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 f8df 	bl	80077a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2208      	movs	r2, #8
 80075e8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	e00f      	b.n	8007616 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	4013      	ands	r3, r2
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	429a      	cmp	r2, r3
 8007604:	bf0c      	ite	eq
 8007606:	2301      	moveq	r3, #1
 8007608:	2300      	movne	r3, #0
 800760a:	b2db      	uxtb	r3, r3
 800760c:	461a      	mov	r2, r3
 800760e:	79fb      	ldrb	r3, [r7, #7]
 8007610:	429a      	cmp	r2, r3
 8007612:	d0b4      	beq.n	800757e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007614:	2300      	movs	r3, #0
}
 8007616:	4618      	mov	r0, r3
 8007618:	3718      	adds	r7, #24
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
	...

08007620 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b098      	sub	sp, #96	@ 0x60
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	4613      	mov	r3, r2
 800762c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	88fa      	ldrh	r2, [r7, #6]
 8007638:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2222      	movs	r2, #34	@ 0x22
 8007644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800764c:	4a3e      	ldr	r2, [pc, #248]	@ (8007748 <UART_Start_Receive_DMA+0x128>)
 800764e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007654:	4a3d      	ldr	r2, [pc, #244]	@ (800774c <UART_Start_Receive_DMA+0x12c>)
 8007656:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800765c:	4a3c      	ldr	r2, [pc, #240]	@ (8007750 <UART_Start_Receive_DMA+0x130>)
 800765e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007664:	2200      	movs	r2, #0
 8007666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007668:	f107 0308 	add.w	r3, r7, #8
 800766c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	3304      	adds	r3, #4
 8007678:	4619      	mov	r1, r3
 800767a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	88fb      	ldrh	r3, [r7, #6]
 8007680:	f7fa f8de 	bl	8001840 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007684:	2300      	movs	r3, #0
 8007686:	613b      	str	r3, [r7, #16]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	613b      	str	r3, [r7, #16]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	613b      	str	r3, [r7, #16]
 8007698:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	691b      	ldr	r3, [r3, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d019      	beq.n	80076d6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	330c      	adds	r3, #12
 80076a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076ac:	e853 3f00 	ldrex	r3, [r3]
 80076b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	330c      	adds	r3, #12
 80076c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80076c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80076c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80076ca:	e841 2300 	strex	r3, r2, [r1]
 80076ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80076d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1e5      	bne.n	80076a2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3314      	adds	r3, #20
 80076dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	f043 0301 	orr.w	r3, r3, #1
 80076ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3314      	adds	r3, #20
 80076f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80076f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80076fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e5      	bne.n	80076d6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3314      	adds	r3, #20
 8007710:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007712:	69bb      	ldr	r3, [r7, #24]
 8007714:	e853 3f00 	ldrex	r3, [r3]
 8007718:	617b      	str	r3, [r7, #20]
   return(result);
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007720:	653b      	str	r3, [r7, #80]	@ 0x50
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3314      	adds	r3, #20
 8007728:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800772a:	627a      	str	r2, [r7, #36]	@ 0x24
 800772c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772e:	6a39      	ldr	r1, [r7, #32]
 8007730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007732:	e841 2300 	strex	r3, r2, [r1]
 8007736:	61fb      	str	r3, [r7, #28]
   return(result);
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1e5      	bne.n	800770a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800773e:	2300      	movs	r3, #0
}
 8007740:	4618      	mov	r0, r3
 8007742:	3760      	adds	r7, #96	@ 0x60
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	08007371 	.word	0x08007371
 800774c:	0800749d 	.word	0x0800749d
 8007750:	080074d9 	.word	0x080074d9

08007754 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007754:	b480      	push	{r7}
 8007756:	b089      	sub	sp, #36	@ 0x24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	330c      	adds	r3, #12
 8007762:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	60bb      	str	r3, [r7, #8]
   return(result);
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007772:	61fb      	str	r3, [r7, #28]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	330c      	adds	r3, #12
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	61ba      	str	r2, [r7, #24]
 800777e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	6979      	ldr	r1, [r7, #20]
 8007782:	69ba      	ldr	r2, [r7, #24]
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	613b      	str	r3, [r7, #16]
   return(result);
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e5      	bne.n	800775c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2220      	movs	r2, #32
 8007794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007798:	bf00      	nop
 800779a:	3724      	adds	r7, #36	@ 0x24
 800779c:	46bd      	mov	sp, r7
 800779e:	bc80      	pop	{r7}
 80077a0:	4770      	bx	lr

080077a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b095      	sub	sp, #84	@ 0x54
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	330c      	adds	r3, #12
 80077b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	330c      	adds	r3, #12
 80077c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077ca:	643a      	str	r2, [r7, #64]	@ 0x40
 80077cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e5      	bne.n	80077aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3314      	adds	r3, #20
 80077e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	e853 3f00 	ldrex	r3, [r3]
 80077ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	3314      	adds	r3, #20
 80077fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007800:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007802:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007806:	e841 2300 	strex	r3, r2, [r1]
 800780a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800780c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1e5      	bne.n	80077de <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007816:	2b01      	cmp	r3, #1
 8007818:	d119      	bne.n	800784e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	330c      	adds	r3, #12
 8007820:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	e853 3f00 	ldrex	r3, [r3]
 8007828:	60bb      	str	r3, [r7, #8]
   return(result);
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	f023 0310 	bic.w	r3, r3, #16
 8007830:	647b      	str	r3, [r7, #68]	@ 0x44
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	330c      	adds	r3, #12
 8007838:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800783a:	61ba      	str	r2, [r7, #24]
 800783c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800783e:	6979      	ldr	r1, [r7, #20]
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	e841 2300 	strex	r3, r2, [r1]
 8007846:	613b      	str	r3, [r7, #16]
   return(result);
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1e5      	bne.n	800781a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2220      	movs	r2, #32
 8007852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800785c:	bf00      	nop
 800785e:	3754      	adds	r7, #84	@ 0x54
 8007860:	46bd      	mov	sp, r7
 8007862:	bc80      	pop	{r7}
 8007864:	4770      	bx	lr

08007866 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007866:	b580      	push	{r7, lr}
 8007868:	b084      	sub	sp, #16
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007872:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007880:	68f8      	ldr	r0, [r7, #12]
 8007882:	f7ff fd61 	bl	8007348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007886:	bf00      	nop
 8007888:	3710      	adds	r7, #16
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}

0800788e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800788e:	b480      	push	{r7}
 8007890:	b085      	sub	sp, #20
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b21      	cmp	r3, #33	@ 0x21
 80078a0:	d13e      	bne.n	8007920 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078aa:	d114      	bne.n	80078d6 <UART_Transmit_IT+0x48>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	691b      	ldr	r3, [r3, #16]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d110      	bne.n	80078d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a1b      	ldr	r3, [r3, #32]
 80078b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	881b      	ldrh	r3, [r3, #0]
 80078be:	461a      	mov	r2, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1b      	ldr	r3, [r3, #32]
 80078ce:	1c9a      	adds	r2, r3, #2
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	621a      	str	r2, [r3, #32]
 80078d4:	e008      	b.n	80078e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a1b      	ldr	r3, [r3, #32]
 80078da:	1c59      	adds	r1, r3, #1
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6211      	str	r1, [r2, #32]
 80078e0:	781a      	ldrb	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	3b01      	subs	r3, #1
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	4619      	mov	r1, r3
 80078f6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10f      	bne.n	800791c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68da      	ldr	r2, [r3, #12]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800790a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68da      	ldr	r2, [r3, #12]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800791a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	e000      	b.n	8007922 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007920:	2302      	movs	r3, #2
  }
}
 8007922:	4618      	mov	r0, r3
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	bc80      	pop	{r7}
 800792a:	4770      	bx	lr

0800792c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68da      	ldr	r2, [r3, #12]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007942:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2220      	movs	r2, #32
 8007948:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f7ff fce9 	bl	8007324 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3708      	adds	r7, #8
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b08c      	sub	sp, #48	@ 0x30
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800796a:	b2db      	uxtb	r3, r3
 800796c:	2b22      	cmp	r3, #34	@ 0x22
 800796e:	f040 80ae 	bne.w	8007ace <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800797a:	d117      	bne.n	80079ac <UART_Receive_IT+0x50>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d113      	bne.n	80079ac <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007984:	2300      	movs	r3, #0
 8007986:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	b29b      	uxth	r3, r3
 8007996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800799a:	b29a      	uxth	r2, r3
 800799c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a4:	1c9a      	adds	r2, r3, #2
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80079aa:	e026      	b.n	80079fa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80079b2:	2300      	movs	r3, #0
 80079b4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079be:	d007      	beq.n	80079d0 <UART_Receive_IT+0x74>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10a      	bne.n	80079de <UART_Receive_IT+0x82>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	691b      	ldr	r3, [r3, #16]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d106      	bne.n	80079de <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	b2da      	uxtb	r2, r3
 80079d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079da:	701a      	strb	r2, [r3, #0]
 80079dc:	e008      	b.n	80079f0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	b2db      	uxtb	r3, r3
 80079e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079ea:	b2da      	uxtb	r2, r3
 80079ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ee:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f4:	1c5a      	adds	r2, r3, #1
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	4619      	mov	r1, r3
 8007a08:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d15d      	bne.n	8007aca <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f022 0220 	bic.w	r2, r2, #32
 8007a1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695a      	ldr	r2, [r3, #20]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 0201 	bic.w	r2, r2, #1
 8007a3c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d135      	bne.n	8007ac0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	330c      	adds	r3, #12
 8007a60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	e853 3f00 	ldrex	r3, [r3]
 8007a68:	613b      	str	r3, [r7, #16]
   return(result);
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	f023 0310 	bic.w	r3, r3, #16
 8007a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	330c      	adds	r3, #12
 8007a78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a7a:	623a      	str	r2, [r7, #32]
 8007a7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7e:	69f9      	ldr	r1, [r7, #28]
 8007a80:	6a3a      	ldr	r2, [r7, #32]
 8007a82:	e841 2300 	strex	r3, r2, [r1]
 8007a86:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d1e5      	bne.n	8007a5a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0310 	and.w	r3, r3, #16
 8007a98:	2b10      	cmp	r3, #16
 8007a9a:	d10a      	bne.n	8007ab2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	60fb      	str	r3, [r7, #12]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	60fb      	str	r3, [r7, #12]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff fc4e 	bl	800735a <HAL_UARTEx_RxEventCallback>
 8007abe:	e002      	b.n	8007ac6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f7f8 ff11 	bl	80008e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	e002      	b.n	8007ad0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	e000      	b.n	8007ad0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007ace:	2302      	movs	r3, #2
  }
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3730      	adds	r7, #48	@ 0x30
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	68da      	ldr	r2, [r3, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	430a      	orrs	r2, r1
 8007af4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689a      	ldr	r2, [r3, #8]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	431a      	orrs	r2, r3
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007b12:	f023 030c 	bic.w	r3, r3, #12
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	6812      	ldr	r2, [r2, #0]
 8007b1a:	68b9      	ldr	r1, [r7, #8]
 8007b1c:	430b      	orrs	r3, r1
 8007b1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	699a      	ldr	r2, [r3, #24]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	430a      	orrs	r2, r1
 8007b34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8007bec <UART_SetConfig+0x114>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d103      	bne.n	8007b48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007b40:	f7fd fbd4 	bl	80052ec <HAL_RCC_GetPCLK2Freq>
 8007b44:	60f8      	str	r0, [r7, #12]
 8007b46:	e002      	b.n	8007b4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b48:	f7fd fbbc 	bl	80052c4 <HAL_RCC_GetPCLK1Freq>
 8007b4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4613      	mov	r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4413      	add	r3, r2
 8007b56:	009a      	lsls	r2, r3, #2
 8007b58:	441a      	add	r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b64:	4a22      	ldr	r2, [pc, #136]	@ (8007bf0 <UART_SetConfig+0x118>)
 8007b66:	fba2 2303 	umull	r2, r3, r2, r3
 8007b6a:	095b      	lsrs	r3, r3, #5
 8007b6c:	0119      	lsls	r1, r3, #4
 8007b6e:	68fa      	ldr	r2, [r7, #12]
 8007b70:	4613      	mov	r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	4413      	add	r3, r2
 8007b76:	009a      	lsls	r2, r3, #2
 8007b78:	441a      	add	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b84:	4b1a      	ldr	r3, [pc, #104]	@ (8007bf0 <UART_SetConfig+0x118>)
 8007b86:	fba3 0302 	umull	r0, r3, r3, r2
 8007b8a:	095b      	lsrs	r3, r3, #5
 8007b8c:	2064      	movs	r0, #100	@ 0x64
 8007b8e:	fb00 f303 	mul.w	r3, r0, r3
 8007b92:	1ad3      	subs	r3, r2, r3
 8007b94:	011b      	lsls	r3, r3, #4
 8007b96:	3332      	adds	r3, #50	@ 0x32
 8007b98:	4a15      	ldr	r2, [pc, #84]	@ (8007bf0 <UART_SetConfig+0x118>)
 8007b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b9e:	095b      	lsrs	r3, r3, #5
 8007ba0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ba4:	4419      	add	r1, r3
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4413      	add	r3, r2
 8007bae:	009a      	lsls	r2, r3, #2
 8007bb0:	441a      	add	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	685b      	ldr	r3, [r3, #4]
 8007bb6:	009b      	lsls	r3, r3, #2
 8007bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007bf0 <UART_SetConfig+0x118>)
 8007bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8007bc2:	095b      	lsrs	r3, r3, #5
 8007bc4:	2064      	movs	r0, #100	@ 0x64
 8007bc6:	fb00 f303 	mul.w	r3, r0, r3
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	3332      	adds	r3, #50	@ 0x32
 8007bd0:	4a07      	ldr	r2, [pc, #28]	@ (8007bf0 <UART_SetConfig+0x118>)
 8007bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd6:	095b      	lsrs	r3, r3, #5
 8007bd8:	f003 020f 	and.w	r2, r3, #15
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	440a      	add	r2, r1
 8007be2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	40013800 	.word	0x40013800
 8007bf0:	51eb851f 	.word	0x51eb851f

08007bf4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007c02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c06:	2b84      	cmp	r3, #132	@ 0x84
 8007c08:	d005      	beq.n	8007c16 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007c0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	4413      	add	r3, r2
 8007c12:	3303      	adds	r3, #3
 8007c14:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007c16:	68fb      	ldr	r3, [r7, #12]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	4770      	bx	lr

08007c22 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007c26:	f000 fb63 	bl	80082f0 <vTaskStartScheduler>
  
  return osOK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c32:	b089      	sub	sp, #36	@ 0x24
 8007c34:	af04      	add	r7, sp, #16
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	695b      	ldr	r3, [r3, #20]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d020      	beq.n	8007c84 <osThreadCreate+0x54>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	699b      	ldr	r3, [r3, #24]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d01c      	beq.n	8007c84 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	685c      	ldr	r4, [r3, #4]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	691e      	ldr	r6, [r3, #16]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff ffc9 	bl	8007bf4 <makeFreeRtosPriority>
 8007c62:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c6c:	9202      	str	r2, [sp, #8]
 8007c6e:	9301      	str	r3, [sp, #4]
 8007c70:	9100      	str	r1, [sp, #0]
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	4632      	mov	r2, r6
 8007c76:	4629      	mov	r1, r5
 8007c78:	4620      	mov	r0, r4
 8007c7a:	f000 f8d4 	bl	8007e26 <xTaskCreateStatic>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	60fb      	str	r3, [r7, #12]
 8007c82:	e01c      	b.n	8007cbe <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	685c      	ldr	r4, [r3, #4]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c90:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f7ff ffab 	bl	8007bf4 <makeFreeRtosPriority>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	f107 030c 	add.w	r3, r7, #12
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	9200      	str	r2, [sp, #0]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	4632      	mov	r2, r6
 8007cac:	4629      	mov	r1, r5
 8007cae:	4620      	mov	r0, r4
 8007cb0:	f000 f919 	bl	8007ee6 <xTaskCreate>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d001      	beq.n	8007cbe <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	e000      	b.n	8007cc0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3714      	adds	r7, #20
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007cc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f103 0208 	add.w	r2, r3, #8
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	f103 0208 	add.w	r2, r3, #8
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f103 0208 	add.w	r2, r3, #8
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bc80      	pop	{r7}
 8007d04:	4770      	bx	lr

08007d06 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2200      	movs	r2, #0
 8007d12:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bc80      	pop	{r7}
 8007d1c:	4770      	bx	lr

08007d1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b085      	sub	sp, #20
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	68fa      	ldr	r2, [r7, #12]
 8007d32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	689a      	ldr	r2, [r3, #8]
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	601a      	str	r2, [r3, #0]
}
 8007d5a:	bf00      	nop
 8007d5c:	3714      	adds	r7, #20
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bc80      	pop	{r7}
 8007d62:	4770      	bx	lr

08007d64 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
 8007d6c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d7a:	d103      	bne.n	8007d84 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	60fb      	str	r3, [r7, #12]
 8007d82:	e00c      	b.n	8007d9e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	3308      	adds	r3, #8
 8007d88:	60fb      	str	r3, [r7, #12]
 8007d8a:	e002      	b.n	8007d92 <vListInsert+0x2e>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	60fb      	str	r3, [r7, #12]
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68ba      	ldr	r2, [r7, #8]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d2f6      	bcs.n	8007d8c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	685a      	ldr	r2, [r3, #4]
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	683a      	ldr	r2, [r7, #0]
 8007db8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	1c5a      	adds	r2, r3, #1
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	601a      	str	r2, [r3, #0]
}
 8007dca:	bf00      	nop
 8007dcc:	3714      	adds	r7, #20
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bc80      	pop	{r7}
 8007dd2:	4770      	bx	lr

08007dd4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6892      	ldr	r2, [r2, #8]
 8007dea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	6852      	ldr	r2, [r2, #4]
 8007df4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d103      	bne.n	8007e08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689a      	ldr	r2, [r3, #8]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	1e5a      	subs	r2, r3, #1
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3714      	adds	r7, #20
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bc80      	pop	{r7}
 8007e24:	4770      	bx	lr

08007e26 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e26:	b580      	push	{r7, lr}
 8007e28:	b08e      	sub	sp, #56	@ 0x38
 8007e2a:	af04      	add	r7, sp, #16
 8007e2c:	60f8      	str	r0, [r7, #12]
 8007e2e:	60b9      	str	r1, [r7, #8]
 8007e30:	607a      	str	r2, [r7, #4]
 8007e32:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d10b      	bne.n	8007e52 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e3e:	f383 8811 	msr	BASEPRI, r3
 8007e42:	f3bf 8f6f 	isb	sy
 8007e46:	f3bf 8f4f 	dsb	sy
 8007e4a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007e4c:	bf00      	nop
 8007e4e:	bf00      	nop
 8007e50:	e7fd      	b.n	8007e4e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d10b      	bne.n	8007e70 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e5c:	f383 8811 	msr	BASEPRI, r3
 8007e60:	f3bf 8f6f 	isb	sy
 8007e64:	f3bf 8f4f 	dsb	sy
 8007e68:	61fb      	str	r3, [r7, #28]
}
 8007e6a:	bf00      	nop
 8007e6c:	bf00      	nop
 8007e6e:	e7fd      	b.n	8007e6c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e70:	23a0      	movs	r3, #160	@ 0xa0
 8007e72:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	2ba0      	cmp	r3, #160	@ 0xa0
 8007e78:	d00b      	beq.n	8007e92 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7e:	f383 8811 	msr	BASEPRI, r3
 8007e82:	f3bf 8f6f 	isb	sy
 8007e86:	f3bf 8f4f 	dsb	sy
 8007e8a:	61bb      	str	r3, [r7, #24]
}
 8007e8c:	bf00      	nop
 8007e8e:	bf00      	nop
 8007e90:	e7fd      	b.n	8007e8e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d01e      	beq.n	8007ed8 <xTaskCreateStatic+0xb2>
 8007e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d01b      	beq.n	8007ed8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea2:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ea8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eac:	2202      	movs	r2, #2
 8007eae:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	9303      	str	r3, [sp, #12]
 8007eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb8:	9302      	str	r3, [sp, #8]
 8007eba:	f107 0314 	add.w	r3, r7, #20
 8007ebe:	9301      	str	r3, [sp, #4]
 8007ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec2:	9300      	str	r3, [sp, #0]
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	68b9      	ldr	r1, [r7, #8]
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f000 f850 	bl	8007f70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ed0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007ed2:	f000 f8ed 	bl	80080b0 <prvAddNewTaskToReadyList>
 8007ed6:	e001      	b.n	8007edc <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007edc:	697b      	ldr	r3, [r7, #20]
	}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3728      	adds	r7, #40	@ 0x28
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b08c      	sub	sp, #48	@ 0x30
 8007eea:	af04      	add	r7, sp, #16
 8007eec:	60f8      	str	r0, [r7, #12]
 8007eee:	60b9      	str	r1, [r7, #8]
 8007ef0:	603b      	str	r3, [r7, #0]
 8007ef2:	4613      	mov	r3, r2
 8007ef4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ef6:	88fb      	ldrh	r3, [r7, #6]
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4618      	mov	r0, r3
 8007efc:	f001 f870 	bl	8008fe0 <pvPortMalloc>
 8007f00:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00e      	beq.n	8007f26 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007f08:	20a0      	movs	r0, #160	@ 0xa0
 8007f0a:	f001 f869 	bl	8008fe0 <pvPortMalloc>
 8007f0e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8007f1c:	e005      	b.n	8007f2a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f1e:	6978      	ldr	r0, [r7, #20]
 8007f20:	f001 f92c 	bl	800917c <vPortFree>
 8007f24:	e001      	b.n	8007f2a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f26:	2300      	movs	r3, #0
 8007f28:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f2a:	69fb      	ldr	r3, [r7, #28]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d017      	beq.n	8007f60 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f38:	88fa      	ldrh	r2, [r7, #6]
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	9303      	str	r3, [sp, #12]
 8007f3e:	69fb      	ldr	r3, [r7, #28]
 8007f40:	9302      	str	r3, [sp, #8]
 8007f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f44:	9301      	str	r3, [sp, #4]
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	68b9      	ldr	r1, [r7, #8]
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 f80e 	bl	8007f70 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f54:	69f8      	ldr	r0, [r7, #28]
 8007f56:	f000 f8ab 	bl	80080b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	61bb      	str	r3, [r7, #24]
 8007f5e:	e002      	b.n	8007f66 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f60:	f04f 33ff 	mov.w	r3, #4294967295
 8007f64:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f66:	69bb      	ldr	r3, [r7, #24]
	}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3720      	adds	r7, #32
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b088      	sub	sp, #32
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	607a      	str	r2, [r7, #4]
 8007f7c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	f023 0307 	bic.w	r3, r3, #7
 8007f96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	f003 0307 	and.w	r3, r3, #7
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00b      	beq.n	8007fba <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa6:	f383 8811 	msr	BASEPRI, r3
 8007faa:	f3bf 8f6f 	isb	sy
 8007fae:	f3bf 8f4f 	dsb	sy
 8007fb2:	617b      	str	r3, [r7, #20]
}
 8007fb4:	bf00      	nop
 8007fb6:	bf00      	nop
 8007fb8:	e7fd      	b.n	8007fb6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d01f      	beq.n	8008000 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	61fb      	str	r3, [r7, #28]
 8007fc4:	e012      	b.n	8007fec <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	4413      	add	r3, r2
 8007fcc:	7819      	ldrb	r1, [r3, #0]
 8007fce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	4413      	add	r3, r2
 8007fd4:	3334      	adds	r3, #52	@ 0x34
 8007fd6:	460a      	mov	r2, r1
 8007fd8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	4413      	add	r3, r2
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d006      	beq.n	8007ff4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fe6:	69fb      	ldr	r3, [r7, #28]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	61fb      	str	r3, [r7, #28]
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	2b0f      	cmp	r3, #15
 8007ff0:	d9e9      	bls.n	8007fc6 <prvInitialiseNewTask+0x56>
 8007ff2:	e000      	b.n	8007ff6 <prvInitialiseNewTask+0x86>
			{
				break;
 8007ff4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ffe:	e003      	b.n	8008008 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008002:	2200      	movs	r2, #0
 8008004:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800a:	2b06      	cmp	r3, #6
 800800c:	d901      	bls.n	8008012 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800800e:	2306      	movs	r3, #6
 8008010:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008014:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008016:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800801c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800801e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008020:	2200      	movs	r2, #0
 8008022:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008026:	3304      	adds	r3, #4
 8008028:	4618      	mov	r0, r3
 800802a:	f7ff fe6c 	bl	8007d06 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800802e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008030:	3318      	adds	r3, #24
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff fe67 	bl	8007d06 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800803c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800803e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008040:	f1c3 0207 	rsb	r2, r3, #7
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800804c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800804e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008050:	2200      	movs	r2, #0
 8008052:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008058:	2200      	movs	r2, #0
 800805a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	334c      	adds	r3, #76	@ 0x4c
 8008062:	224c      	movs	r2, #76	@ 0x4c
 8008064:	2100      	movs	r1, #0
 8008066:	4618      	mov	r0, r3
 8008068:	f001 fbb8 	bl	80097dc <memset>
 800806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806e:	4a0d      	ldr	r2, [pc, #52]	@ (80080a4 <prvInitialiseNewTask+0x134>)
 8008070:	651a      	str	r2, [r3, #80]	@ 0x50
 8008072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008074:	4a0c      	ldr	r2, [pc, #48]	@ (80080a8 <prvInitialiseNewTask+0x138>)
 8008076:	655a      	str	r2, [r3, #84]	@ 0x54
 8008078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807a:	4a0c      	ldr	r2, [pc, #48]	@ (80080ac <prvInitialiseNewTask+0x13c>)
 800807c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800807e:	683a      	ldr	r2, [r7, #0]
 8008080:	68f9      	ldr	r1, [r7, #12]
 8008082:	69b8      	ldr	r0, [r7, #24]
 8008084:	f000 fdb6 	bl	8008bf4 <pxPortInitialiseStack>
 8008088:	4602      	mov	r2, r0
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800808e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008090:	2b00      	cmp	r3, #0
 8008092:	d002      	beq.n	800809a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008098:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800809a:	bf00      	nop
 800809c:	3720      	adds	r7, #32
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	bf00      	nop
 80080a4:	200041b4 	.word	0x200041b4
 80080a8:	2000421c 	.word	0x2000421c
 80080ac:	20004284 	.word	0x20004284

080080b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080b8:	f000 fe90 	bl	8008ddc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080bc:	4b2a      	ldr	r3, [pc, #168]	@ (8008168 <prvAddNewTaskToReadyList+0xb8>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3301      	adds	r3, #1
 80080c2:	4a29      	ldr	r2, [pc, #164]	@ (8008168 <prvAddNewTaskToReadyList+0xb8>)
 80080c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080c6:	4b29      	ldr	r3, [pc, #164]	@ (800816c <prvAddNewTaskToReadyList+0xbc>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d109      	bne.n	80080e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080ce:	4a27      	ldr	r2, [pc, #156]	@ (800816c <prvAddNewTaskToReadyList+0xbc>)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080d4:	4b24      	ldr	r3, [pc, #144]	@ (8008168 <prvAddNewTaskToReadyList+0xb8>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d110      	bne.n	80080fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080dc:	f000 fb60 	bl	80087a0 <prvInitialiseTaskLists>
 80080e0:	e00d      	b.n	80080fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080e2:	4b23      	ldr	r3, [pc, #140]	@ (8008170 <prvAddNewTaskToReadyList+0xc0>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d109      	bne.n	80080fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080ea:	4b20      	ldr	r3, [pc, #128]	@ (800816c <prvAddNewTaskToReadyList+0xbc>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d802      	bhi.n	80080fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80080f8:	4a1c      	ldr	r2, [pc, #112]	@ (800816c <prvAddNewTaskToReadyList+0xbc>)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80080fe:	4b1d      	ldr	r3, [pc, #116]	@ (8008174 <prvAddNewTaskToReadyList+0xc4>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3301      	adds	r3, #1
 8008104:	4a1b      	ldr	r2, [pc, #108]	@ (8008174 <prvAddNewTaskToReadyList+0xc4>)
 8008106:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810c:	2201      	movs	r2, #1
 800810e:	409a      	lsls	r2, r3
 8008110:	4b19      	ldr	r3, [pc, #100]	@ (8008178 <prvAddNewTaskToReadyList+0xc8>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4313      	orrs	r3, r2
 8008116:	4a18      	ldr	r2, [pc, #96]	@ (8008178 <prvAddNewTaskToReadyList+0xc8>)
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800811e:	4613      	mov	r3, r2
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4a15      	ldr	r2, [pc, #84]	@ (800817c <prvAddNewTaskToReadyList+0xcc>)
 8008128:	441a      	add	r2, r3
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	3304      	adds	r3, #4
 800812e:	4619      	mov	r1, r3
 8008130:	4610      	mov	r0, r2
 8008132:	f7ff fdf4 	bl	8007d1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008136:	f000 fe81 	bl	8008e3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800813a:	4b0d      	ldr	r3, [pc, #52]	@ (8008170 <prvAddNewTaskToReadyList+0xc0>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00e      	beq.n	8008160 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008142:	4b0a      	ldr	r3, [pc, #40]	@ (800816c <prvAddNewTaskToReadyList+0xbc>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	429a      	cmp	r2, r3
 800814e:	d207      	bcs.n	8008160 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008150:	4b0b      	ldr	r3, [pc, #44]	@ (8008180 <prvAddNewTaskToReadyList+0xd0>)
 8008152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008156:	601a      	str	r2, [r3, #0]
 8008158:	f3bf 8f4f 	dsb	sy
 800815c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008160:	bf00      	nop
 8008162:	3708      	adds	r7, #8
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}
 8008168:	200006c8 	.word	0x200006c8
 800816c:	200005c8 	.word	0x200005c8
 8008170:	200006d4 	.word	0x200006d4
 8008174:	200006e4 	.word	0x200006e4
 8008178:	200006d0 	.word	0x200006d0
 800817c:	200005cc 	.word	0x200005cc
 8008180:	e000ed04 	.word	0xe000ed04

08008184 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008184:	b580      	push	{r7, lr}
 8008186:	b08a      	sub	sp, #40	@ 0x28
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
 800818c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800818e:	2300      	movs	r3, #0
 8008190:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819c:	f383 8811 	msr	BASEPRI, r3
 80081a0:	f3bf 8f6f 	isb	sy
 80081a4:	f3bf 8f4f 	dsb	sy
 80081a8:	617b      	str	r3, [r7, #20]
}
 80081aa:	bf00      	nop
 80081ac:	bf00      	nop
 80081ae:	e7fd      	b.n	80081ac <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10b      	bne.n	80081ce <vTaskDelayUntil+0x4a>
	__asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	613b      	str	r3, [r7, #16]
}
 80081c8:	bf00      	nop
 80081ca:	bf00      	nop
 80081cc:	e7fd      	b.n	80081ca <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80081ce:	4b2a      	ldr	r3, [pc, #168]	@ (8008278 <vTaskDelayUntil+0xf4>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00b      	beq.n	80081ee <vTaskDelayUntil+0x6a>
	__asm volatile
 80081d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081da:	f383 8811 	msr	BASEPRI, r3
 80081de:	f3bf 8f6f 	isb	sy
 80081e2:	f3bf 8f4f 	dsb	sy
 80081e6:	60fb      	str	r3, [r7, #12]
}
 80081e8:	bf00      	nop
 80081ea:	bf00      	nop
 80081ec:	e7fd      	b.n	80081ea <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80081ee:	f000 f8e9 	bl	80083c4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80081f2:	4b22      	ldr	r3, [pc, #136]	@ (800827c <vTaskDelayUntil+0xf8>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	4413      	add	r3, r2
 8008200:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6a3a      	ldr	r2, [r7, #32]
 8008208:	429a      	cmp	r2, r3
 800820a:	d20b      	bcs.n	8008224 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	69fa      	ldr	r2, [r7, #28]
 8008212:	429a      	cmp	r2, r3
 8008214:	d211      	bcs.n	800823a <vTaskDelayUntil+0xb6>
 8008216:	69fa      	ldr	r2, [r7, #28]
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	429a      	cmp	r2, r3
 800821c:	d90d      	bls.n	800823a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800821e:	2301      	movs	r3, #1
 8008220:	627b      	str	r3, [r7, #36]	@ 0x24
 8008222:	e00a      	b.n	800823a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	69fa      	ldr	r2, [r7, #28]
 800822a:	429a      	cmp	r2, r3
 800822c:	d303      	bcc.n	8008236 <vTaskDelayUntil+0xb2>
 800822e:	69fa      	ldr	r2, [r7, #28]
 8008230:	6a3b      	ldr	r3, [r7, #32]
 8008232:	429a      	cmp	r2, r3
 8008234:	d901      	bls.n	800823a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008236:	2301      	movs	r3, #1
 8008238:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	69fa      	ldr	r2, [r7, #28]
 800823e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	2b00      	cmp	r3, #0
 8008244:	d006      	beq.n	8008254 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008246:	69fa      	ldr	r2, [r7, #28]
 8008248:	6a3b      	ldr	r3, [r7, #32]
 800824a:	1ad3      	subs	r3, r2, r3
 800824c:	2100      	movs	r1, #0
 800824e:	4618      	mov	r0, r3
 8008250:	f000 fc6a 	bl	8008b28 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008254:	f000 f8c4 	bl	80083e0 <xTaskResumeAll>
 8008258:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d107      	bne.n	8008270 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008260:	4b07      	ldr	r3, [pc, #28]	@ (8008280 <vTaskDelayUntil+0xfc>)
 8008262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008266:	601a      	str	r2, [r3, #0]
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008270:	bf00      	nop
 8008272:	3728      	adds	r7, #40	@ 0x28
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}
 8008278:	200006f0 	.word	0x200006f0
 800827c:	200006cc 	.word	0x200006cc
 8008280:	e000ed04 	.word	0xe000ed04

08008284 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800828c:	2300      	movs	r3, #0
 800828e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d018      	beq.n	80082c8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008296:	4b14      	ldr	r3, [pc, #80]	@ (80082e8 <vTaskDelay+0x64>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00b      	beq.n	80082b6 <vTaskDelay+0x32>
	__asm volatile
 800829e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a2:	f383 8811 	msr	BASEPRI, r3
 80082a6:	f3bf 8f6f 	isb	sy
 80082aa:	f3bf 8f4f 	dsb	sy
 80082ae:	60bb      	str	r3, [r7, #8]
}
 80082b0:	bf00      	nop
 80082b2:	bf00      	nop
 80082b4:	e7fd      	b.n	80082b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80082b6:	f000 f885 	bl	80083c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80082ba:	2100      	movs	r1, #0
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f000 fc33 	bl	8008b28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80082c2:	f000 f88d 	bl	80083e0 <xTaskResumeAll>
 80082c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d107      	bne.n	80082de <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80082ce:	4b07      	ldr	r3, [pc, #28]	@ (80082ec <vTaskDelay+0x68>)
 80082d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d4:	601a      	str	r2, [r3, #0]
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082de:	bf00      	nop
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	200006f0 	.word	0x200006f0
 80082ec:	e000ed04 	.word	0xe000ed04

080082f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b08a      	sub	sp, #40	@ 0x28
 80082f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80082fa:	2300      	movs	r3, #0
 80082fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80082fe:	463a      	mov	r2, r7
 8008300:	1d39      	adds	r1, r7, #4
 8008302:	f107 0308 	add.w	r3, r7, #8
 8008306:	4618      	mov	r0, r3
 8008308:	f7f7 ff22 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800830c:	6839      	ldr	r1, [r7, #0]
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	9202      	str	r2, [sp, #8]
 8008314:	9301      	str	r3, [sp, #4]
 8008316:	2300      	movs	r3, #0
 8008318:	9300      	str	r3, [sp, #0]
 800831a:	2300      	movs	r3, #0
 800831c:	460a      	mov	r2, r1
 800831e:	4921      	ldr	r1, [pc, #132]	@ (80083a4 <vTaskStartScheduler+0xb4>)
 8008320:	4821      	ldr	r0, [pc, #132]	@ (80083a8 <vTaskStartScheduler+0xb8>)
 8008322:	f7ff fd80 	bl	8007e26 <xTaskCreateStatic>
 8008326:	4603      	mov	r3, r0
 8008328:	4a20      	ldr	r2, [pc, #128]	@ (80083ac <vTaskStartScheduler+0xbc>)
 800832a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800832c:	4b1f      	ldr	r3, [pc, #124]	@ (80083ac <vTaskStartScheduler+0xbc>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d002      	beq.n	800833a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008334:	2301      	movs	r3, #1
 8008336:	617b      	str	r3, [r7, #20]
 8008338:	e001      	b.n	800833e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	2b01      	cmp	r3, #1
 8008342:	d11b      	bne.n	800837c <vTaskStartScheduler+0x8c>
	__asm volatile
 8008344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	613b      	str	r3, [r7, #16]
}
 8008356:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008358:	4b15      	ldr	r3, [pc, #84]	@ (80083b0 <vTaskStartScheduler+0xc0>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	334c      	adds	r3, #76	@ 0x4c
 800835e:	4a15      	ldr	r2, [pc, #84]	@ (80083b4 <vTaskStartScheduler+0xc4>)
 8008360:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008362:	4b15      	ldr	r3, [pc, #84]	@ (80083b8 <vTaskStartScheduler+0xc8>)
 8008364:	f04f 32ff 	mov.w	r2, #4294967295
 8008368:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800836a:	4b14      	ldr	r3, [pc, #80]	@ (80083bc <vTaskStartScheduler+0xcc>)
 800836c:	2201      	movs	r2, #1
 800836e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008370:	4b13      	ldr	r3, [pc, #76]	@ (80083c0 <vTaskStartScheduler+0xd0>)
 8008372:	2200      	movs	r2, #0
 8008374:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008376:	f000 fcbf 	bl	8008cf8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800837a:	e00f      	b.n	800839c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008382:	d10b      	bne.n	800839c <vTaskStartScheduler+0xac>
	__asm volatile
 8008384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008388:	f383 8811 	msr	BASEPRI, r3
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	60fb      	str	r3, [r7, #12]
}
 8008396:	bf00      	nop
 8008398:	bf00      	nop
 800839a:	e7fd      	b.n	8008398 <vTaskStartScheduler+0xa8>
}
 800839c:	bf00      	nop
 800839e:	3718      	adds	r7, #24
 80083a0:	46bd      	mov	sp, r7
 80083a2:	bd80      	pop	{r7, pc}
 80083a4:	0800a5b8 	.word	0x0800a5b8
 80083a8:	08008771 	.word	0x08008771
 80083ac:	200006ec 	.word	0x200006ec
 80083b0:	200005c8 	.word	0x200005c8
 80083b4:	2000001c 	.word	0x2000001c
 80083b8:	200006e8 	.word	0x200006e8
 80083bc:	200006d4 	.word	0x200006d4
 80083c0:	200006cc 	.word	0x200006cc

080083c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80083c8:	4b04      	ldr	r3, [pc, #16]	@ (80083dc <vTaskSuspendAll+0x18>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3301      	adds	r3, #1
 80083ce:	4a03      	ldr	r2, [pc, #12]	@ (80083dc <vTaskSuspendAll+0x18>)
 80083d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80083d2:	bf00      	nop
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bc80      	pop	{r7}
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	200006f0 	.word	0x200006f0

080083e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80083e6:	2300      	movs	r3, #0
 80083e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80083ea:	2300      	movs	r3, #0
 80083ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80083ee:	4b42      	ldr	r3, [pc, #264]	@ (80084f8 <xTaskResumeAll+0x118>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d10b      	bne.n	800840e <xTaskResumeAll+0x2e>
	__asm volatile
 80083f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	603b      	str	r3, [r7, #0]
}
 8008408:	bf00      	nop
 800840a:	bf00      	nop
 800840c:	e7fd      	b.n	800840a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800840e:	f000 fce5 	bl	8008ddc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008412:	4b39      	ldr	r3, [pc, #228]	@ (80084f8 <xTaskResumeAll+0x118>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	3b01      	subs	r3, #1
 8008418:	4a37      	ldr	r2, [pc, #220]	@ (80084f8 <xTaskResumeAll+0x118>)
 800841a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800841c:	4b36      	ldr	r3, [pc, #216]	@ (80084f8 <xTaskResumeAll+0x118>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d161      	bne.n	80084e8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008424:	4b35      	ldr	r3, [pc, #212]	@ (80084fc <xTaskResumeAll+0x11c>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d05d      	beq.n	80084e8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800842c:	e02e      	b.n	800848c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800842e:	4b34      	ldr	r3, [pc, #208]	@ (8008500 <xTaskResumeAll+0x120>)
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	3318      	adds	r3, #24
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff fcca 	bl	8007dd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	3304      	adds	r3, #4
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff fcc5 	bl	8007dd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800844e:	2201      	movs	r2, #1
 8008450:	409a      	lsls	r2, r3
 8008452:	4b2c      	ldr	r3, [pc, #176]	@ (8008504 <xTaskResumeAll+0x124>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4313      	orrs	r3, r2
 8008458:	4a2a      	ldr	r2, [pc, #168]	@ (8008504 <xTaskResumeAll+0x124>)
 800845a:	6013      	str	r3, [r2, #0]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008460:	4613      	mov	r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	4413      	add	r3, r2
 8008466:	009b      	lsls	r3, r3, #2
 8008468:	4a27      	ldr	r2, [pc, #156]	@ (8008508 <xTaskResumeAll+0x128>)
 800846a:	441a      	add	r2, r3
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	3304      	adds	r3, #4
 8008470:	4619      	mov	r1, r3
 8008472:	4610      	mov	r0, r2
 8008474:	f7ff fc53 	bl	8007d1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800847c:	4b23      	ldr	r3, [pc, #140]	@ (800850c <xTaskResumeAll+0x12c>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008482:	429a      	cmp	r2, r3
 8008484:	d302      	bcc.n	800848c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008486:	4b22      	ldr	r3, [pc, #136]	@ (8008510 <xTaskResumeAll+0x130>)
 8008488:	2201      	movs	r2, #1
 800848a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800848c:	4b1c      	ldr	r3, [pc, #112]	@ (8008500 <xTaskResumeAll+0x120>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1cc      	bne.n	800842e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d001      	beq.n	800849e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800849a:	f000 fa25 	bl	80088e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800849e:	4b1d      	ldr	r3, [pc, #116]	@ (8008514 <xTaskResumeAll+0x134>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d010      	beq.n	80084cc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80084aa:	f000 f845 	bl	8008538 <xTaskIncrementTick>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d002      	beq.n	80084ba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80084b4:	4b16      	ldr	r3, [pc, #88]	@ (8008510 <xTaskResumeAll+0x130>)
 80084b6:	2201      	movs	r2, #1
 80084b8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	3b01      	subs	r3, #1
 80084be:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1f1      	bne.n	80084aa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80084c6:	4b13      	ldr	r3, [pc, #76]	@ (8008514 <xTaskResumeAll+0x134>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80084cc:	4b10      	ldr	r3, [pc, #64]	@ (8008510 <xTaskResumeAll+0x130>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d009      	beq.n	80084e8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80084d4:	2301      	movs	r3, #1
 80084d6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80084d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008518 <xTaskResumeAll+0x138>)
 80084da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084de:	601a      	str	r2, [r3, #0]
 80084e0:	f3bf 8f4f 	dsb	sy
 80084e4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80084e8:	f000 fca8 	bl	8008e3c <vPortExitCritical>

	return xAlreadyYielded;
 80084ec:	68bb      	ldr	r3, [r7, #8]
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	200006f0 	.word	0x200006f0
 80084fc:	200006c8 	.word	0x200006c8
 8008500:	20000688 	.word	0x20000688
 8008504:	200006d0 	.word	0x200006d0
 8008508:	200005cc 	.word	0x200005cc
 800850c:	200005c8 	.word	0x200005c8
 8008510:	200006dc 	.word	0x200006dc
 8008514:	200006d8 	.word	0x200006d8
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008522:	4b04      	ldr	r3, [pc, #16]	@ (8008534 <xTaskGetTickCount+0x18>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008528:	687b      	ldr	r3, [r7, #4]
}
 800852a:	4618      	mov	r0, r3
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	bc80      	pop	{r7}
 8008532:	4770      	bx	lr
 8008534:	200006cc 	.word	0x200006cc

08008538 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b086      	sub	sp, #24
 800853c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800853e:	2300      	movs	r3, #0
 8008540:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008542:	4b4f      	ldr	r3, [pc, #316]	@ (8008680 <xTaskIncrementTick+0x148>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	f040 808f 	bne.w	800866a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800854c:	4b4d      	ldr	r3, [pc, #308]	@ (8008684 <xTaskIncrementTick+0x14c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	3301      	adds	r3, #1
 8008552:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008554:	4a4b      	ldr	r2, [pc, #300]	@ (8008684 <xTaskIncrementTick+0x14c>)
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d121      	bne.n	80085a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008560:	4b49      	ldr	r3, [pc, #292]	@ (8008688 <xTaskIncrementTick+0x150>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00b      	beq.n	8008582 <xTaskIncrementTick+0x4a>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856e:	f383 8811 	msr	BASEPRI, r3
 8008572:	f3bf 8f6f 	isb	sy
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	603b      	str	r3, [r7, #0]
}
 800857c:	bf00      	nop
 800857e:	bf00      	nop
 8008580:	e7fd      	b.n	800857e <xTaskIncrementTick+0x46>
 8008582:	4b41      	ldr	r3, [pc, #260]	@ (8008688 <xTaskIncrementTick+0x150>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60fb      	str	r3, [r7, #12]
 8008588:	4b40      	ldr	r3, [pc, #256]	@ (800868c <xTaskIncrementTick+0x154>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4a3e      	ldr	r2, [pc, #248]	@ (8008688 <xTaskIncrementTick+0x150>)
 800858e:	6013      	str	r3, [r2, #0]
 8008590:	4a3e      	ldr	r2, [pc, #248]	@ (800868c <xTaskIncrementTick+0x154>)
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6013      	str	r3, [r2, #0]
 8008596:	4b3e      	ldr	r3, [pc, #248]	@ (8008690 <xTaskIncrementTick+0x158>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	3301      	adds	r3, #1
 800859c:	4a3c      	ldr	r2, [pc, #240]	@ (8008690 <xTaskIncrementTick+0x158>)
 800859e:	6013      	str	r3, [r2, #0]
 80085a0:	f000 f9a2 	bl	80088e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80085a4:	4b3b      	ldr	r3, [pc, #236]	@ (8008694 <xTaskIncrementTick+0x15c>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d348      	bcc.n	8008640 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085ae:	4b36      	ldr	r3, [pc, #216]	@ (8008688 <xTaskIncrementTick+0x150>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d104      	bne.n	80085c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085b8:	4b36      	ldr	r3, [pc, #216]	@ (8008694 <xTaskIncrementTick+0x15c>)
 80085ba:	f04f 32ff 	mov.w	r2, #4294967295
 80085be:	601a      	str	r2, [r3, #0]
					break;
 80085c0:	e03e      	b.n	8008640 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085c2:	4b31      	ldr	r3, [pc, #196]	@ (8008688 <xTaskIncrementTick+0x150>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80085d2:	693a      	ldr	r2, [r7, #16]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d203      	bcs.n	80085e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80085da:	4a2e      	ldr	r2, [pc, #184]	@ (8008694 <xTaskIncrementTick+0x15c>)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80085e0:	e02e      	b.n	8008640 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4618      	mov	r0, r3
 80085e8:	f7ff fbf4 	bl	8007dd4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d004      	beq.n	80085fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	3318      	adds	r3, #24
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7ff fbeb 	bl	8007dd4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008602:	2201      	movs	r2, #1
 8008604:	409a      	lsls	r2, r3
 8008606:	4b24      	ldr	r3, [pc, #144]	@ (8008698 <xTaskIncrementTick+0x160>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4313      	orrs	r3, r2
 800860c:	4a22      	ldr	r2, [pc, #136]	@ (8008698 <xTaskIncrementTick+0x160>)
 800860e:	6013      	str	r3, [r2, #0]
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008614:	4613      	mov	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	4413      	add	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4a1f      	ldr	r2, [pc, #124]	@ (800869c <xTaskIncrementTick+0x164>)
 800861e:	441a      	add	r2, r3
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	3304      	adds	r3, #4
 8008624:	4619      	mov	r1, r3
 8008626:	4610      	mov	r0, r2
 8008628:	f7ff fb79 	bl	8007d1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008630:	4b1b      	ldr	r3, [pc, #108]	@ (80086a0 <xTaskIncrementTick+0x168>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	429a      	cmp	r2, r3
 8008638:	d3b9      	bcc.n	80085ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800863a:	2301      	movs	r3, #1
 800863c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800863e:	e7b6      	b.n	80085ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008640:	4b17      	ldr	r3, [pc, #92]	@ (80086a0 <xTaskIncrementTick+0x168>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008646:	4915      	ldr	r1, [pc, #84]	@ (800869c <xTaskIncrementTick+0x164>)
 8008648:	4613      	mov	r3, r2
 800864a:	009b      	lsls	r3, r3, #2
 800864c:	4413      	add	r3, r2
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	440b      	add	r3, r1
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b01      	cmp	r3, #1
 8008656:	d901      	bls.n	800865c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008658:	2301      	movs	r3, #1
 800865a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800865c:	4b11      	ldr	r3, [pc, #68]	@ (80086a4 <xTaskIncrementTick+0x16c>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d007      	beq.n	8008674 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008664:	2301      	movs	r3, #1
 8008666:	617b      	str	r3, [r7, #20]
 8008668:	e004      	b.n	8008674 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800866a:	4b0f      	ldr	r3, [pc, #60]	@ (80086a8 <xTaskIncrementTick+0x170>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	3301      	adds	r3, #1
 8008670:	4a0d      	ldr	r2, [pc, #52]	@ (80086a8 <xTaskIncrementTick+0x170>)
 8008672:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008674:	697b      	ldr	r3, [r7, #20]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3718      	adds	r7, #24
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	200006f0 	.word	0x200006f0
 8008684:	200006cc 	.word	0x200006cc
 8008688:	20000680 	.word	0x20000680
 800868c:	20000684 	.word	0x20000684
 8008690:	200006e0 	.word	0x200006e0
 8008694:	200006e8 	.word	0x200006e8
 8008698:	200006d0 	.word	0x200006d0
 800869c:	200005cc 	.word	0x200005cc
 80086a0:	200005c8 	.word	0x200005c8
 80086a4:	200006dc 	.word	0x200006dc
 80086a8:	200006d8 	.word	0x200006d8

080086ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086ac:	b480      	push	{r7}
 80086ae:	b087      	sub	sp, #28
 80086b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086b2:	4b29      	ldr	r3, [pc, #164]	@ (8008758 <vTaskSwitchContext+0xac>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d003      	beq.n	80086c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80086ba:	4b28      	ldr	r3, [pc, #160]	@ (800875c <vTaskSwitchContext+0xb0>)
 80086bc:	2201      	movs	r2, #1
 80086be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80086c0:	e045      	b.n	800874e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80086c2:	4b26      	ldr	r3, [pc, #152]	@ (800875c <vTaskSwitchContext+0xb0>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086c8:	4b25      	ldr	r3, [pc, #148]	@ (8008760 <vTaskSwitchContext+0xb4>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	fab3 f383 	clz	r3, r3
 80086d4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80086d6:	7afb      	ldrb	r3, [r7, #11]
 80086d8:	f1c3 031f 	rsb	r3, r3, #31
 80086dc:	617b      	str	r3, [r7, #20]
 80086de:	4921      	ldr	r1, [pc, #132]	@ (8008764 <vTaskSwitchContext+0xb8>)
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	4613      	mov	r3, r2
 80086e4:	009b      	lsls	r3, r3, #2
 80086e6:	4413      	add	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	440b      	add	r3, r1
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d10b      	bne.n	800870a <vTaskSwitchContext+0x5e>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	607b      	str	r3, [r7, #4]
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop
 8008708:	e7fd      	b.n	8008706 <vTaskSwitchContext+0x5a>
 800870a:	697a      	ldr	r2, [r7, #20]
 800870c:	4613      	mov	r3, r2
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	4413      	add	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4a13      	ldr	r2, [pc, #76]	@ (8008764 <vTaskSwitchContext+0xb8>)
 8008716:	4413      	add	r3, r2
 8008718:	613b      	str	r3, [r7, #16]
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	685a      	ldr	r2, [r3, #4]
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	605a      	str	r2, [r3, #4]
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	685a      	ldr	r2, [r3, #4]
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	3308      	adds	r3, #8
 800872c:	429a      	cmp	r2, r3
 800872e:	d104      	bne.n	800873a <vTaskSwitchContext+0x8e>
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	685a      	ldr	r2, [r3, #4]
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	605a      	str	r2, [r3, #4]
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	4a09      	ldr	r2, [pc, #36]	@ (8008768 <vTaskSwitchContext+0xbc>)
 8008742:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008744:	4b08      	ldr	r3, [pc, #32]	@ (8008768 <vTaskSwitchContext+0xbc>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	334c      	adds	r3, #76	@ 0x4c
 800874a:	4a08      	ldr	r2, [pc, #32]	@ (800876c <vTaskSwitchContext+0xc0>)
 800874c:	6013      	str	r3, [r2, #0]
}
 800874e:	bf00      	nop
 8008750:	371c      	adds	r7, #28
 8008752:	46bd      	mov	sp, r7
 8008754:	bc80      	pop	{r7}
 8008756:	4770      	bx	lr
 8008758:	200006f0 	.word	0x200006f0
 800875c:	200006dc 	.word	0x200006dc
 8008760:	200006d0 	.word	0x200006d0
 8008764:	200005cc 	.word	0x200005cc
 8008768:	200005c8 	.word	0x200005c8
 800876c:	2000001c 	.word	0x2000001c

08008770 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b082      	sub	sp, #8
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008778:	f000 f852 	bl	8008820 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800877c:	4b06      	ldr	r3, [pc, #24]	@ (8008798 <prvIdleTask+0x28>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d9f9      	bls.n	8008778 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008784:	4b05      	ldr	r3, [pc, #20]	@ (800879c <prvIdleTask+0x2c>)
 8008786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800878a:	601a      	str	r2, [r3, #0]
 800878c:	f3bf 8f4f 	dsb	sy
 8008790:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008794:	e7f0      	b.n	8008778 <prvIdleTask+0x8>
 8008796:	bf00      	nop
 8008798:	200005cc 	.word	0x200005cc
 800879c:	e000ed04 	.word	0xe000ed04

080087a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b082      	sub	sp, #8
 80087a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087a6:	2300      	movs	r3, #0
 80087a8:	607b      	str	r3, [r7, #4]
 80087aa:	e00c      	b.n	80087c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	4613      	mov	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	4413      	add	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4a12      	ldr	r2, [pc, #72]	@ (8008800 <prvInitialiseTaskLists+0x60>)
 80087b8:	4413      	add	r3, r2
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7ff fa84 	bl	8007cc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	3301      	adds	r3, #1
 80087c4:	607b      	str	r3, [r7, #4]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2b06      	cmp	r3, #6
 80087ca:	d9ef      	bls.n	80087ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087cc:	480d      	ldr	r0, [pc, #52]	@ (8008804 <prvInitialiseTaskLists+0x64>)
 80087ce:	f7ff fa7b 	bl	8007cc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087d2:	480d      	ldr	r0, [pc, #52]	@ (8008808 <prvInitialiseTaskLists+0x68>)
 80087d4:	f7ff fa78 	bl	8007cc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087d8:	480c      	ldr	r0, [pc, #48]	@ (800880c <prvInitialiseTaskLists+0x6c>)
 80087da:	f7ff fa75 	bl	8007cc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087de:	480c      	ldr	r0, [pc, #48]	@ (8008810 <prvInitialiseTaskLists+0x70>)
 80087e0:	f7ff fa72 	bl	8007cc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087e4:	480b      	ldr	r0, [pc, #44]	@ (8008814 <prvInitialiseTaskLists+0x74>)
 80087e6:	f7ff fa6f 	bl	8007cc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087ea:	4b0b      	ldr	r3, [pc, #44]	@ (8008818 <prvInitialiseTaskLists+0x78>)
 80087ec:	4a05      	ldr	r2, [pc, #20]	@ (8008804 <prvInitialiseTaskLists+0x64>)
 80087ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087f0:	4b0a      	ldr	r3, [pc, #40]	@ (800881c <prvInitialiseTaskLists+0x7c>)
 80087f2:	4a05      	ldr	r2, [pc, #20]	@ (8008808 <prvInitialiseTaskLists+0x68>)
 80087f4:	601a      	str	r2, [r3, #0]
}
 80087f6:	bf00      	nop
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	200005cc 	.word	0x200005cc
 8008804:	20000658 	.word	0x20000658
 8008808:	2000066c 	.word	0x2000066c
 800880c:	20000688 	.word	0x20000688
 8008810:	2000069c 	.word	0x2000069c
 8008814:	200006b4 	.word	0x200006b4
 8008818:	20000680 	.word	0x20000680
 800881c:	20000684 	.word	0x20000684

08008820 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008826:	e019      	b.n	800885c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008828:	f000 fad8 	bl	8008ddc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800882c:	4b10      	ldr	r3, [pc, #64]	@ (8008870 <prvCheckTasksWaitingTermination+0x50>)
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	3304      	adds	r3, #4
 8008838:	4618      	mov	r0, r3
 800883a:	f7ff facb 	bl	8007dd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800883e:	4b0d      	ldr	r3, [pc, #52]	@ (8008874 <prvCheckTasksWaitingTermination+0x54>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	3b01      	subs	r3, #1
 8008844:	4a0b      	ldr	r2, [pc, #44]	@ (8008874 <prvCheckTasksWaitingTermination+0x54>)
 8008846:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008848:	4b0b      	ldr	r3, [pc, #44]	@ (8008878 <prvCheckTasksWaitingTermination+0x58>)
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3b01      	subs	r3, #1
 800884e:	4a0a      	ldr	r2, [pc, #40]	@ (8008878 <prvCheckTasksWaitingTermination+0x58>)
 8008850:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008852:	f000 faf3 	bl	8008e3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f810 	bl	800887c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800885c:	4b06      	ldr	r3, [pc, #24]	@ (8008878 <prvCheckTasksWaitingTermination+0x58>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d1e1      	bne.n	8008828 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop
 8008868:	3708      	adds	r7, #8
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	2000069c 	.word	0x2000069c
 8008874:	200006c8 	.word	0x200006c8
 8008878:	200006b0 	.word	0x200006b0

0800887c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	334c      	adds	r3, #76	@ 0x4c
 8008888:	4618      	mov	r0, r3
 800888a:	f000 ffbf 	bl	800980c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008894:	2b00      	cmp	r3, #0
 8008896:	d108      	bne.n	80088aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800889c:	4618      	mov	r0, r3
 800889e:	f000 fc6d 	bl	800917c <vPortFree>
				vPortFree( pxTCB );
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fc6a 	bl	800917c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80088a8:	e019      	b.n	80088de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d103      	bne.n	80088bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 fc61 	bl	800917c <vPortFree>
	}
 80088ba:	e010      	b.n	80088de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80088c2:	2b02      	cmp	r3, #2
 80088c4:	d00b      	beq.n	80088de <prvDeleteTCB+0x62>
	__asm volatile
 80088c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ca:	f383 8811 	msr	BASEPRI, r3
 80088ce:	f3bf 8f6f 	isb	sy
 80088d2:	f3bf 8f4f 	dsb	sy
 80088d6:	60fb      	str	r3, [r7, #12]
}
 80088d8:	bf00      	nop
 80088da:	bf00      	nop
 80088dc:	e7fd      	b.n	80088da <prvDeleteTCB+0x5e>
	}
 80088de:	bf00      	nop
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088e8:	b480      	push	{r7}
 80088ea:	b083      	sub	sp, #12
 80088ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008920 <prvResetNextTaskUnblockTime+0x38>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d104      	bne.n	8008902 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80088f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008924 <prvResetNextTaskUnblockTime+0x3c>)
 80088fa:	f04f 32ff 	mov.w	r2, #4294967295
 80088fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008900:	e008      	b.n	8008914 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008902:	4b07      	ldr	r3, [pc, #28]	@ (8008920 <prvResetNextTaskUnblockTime+0x38>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	68db      	ldr	r3, [r3, #12]
 800890a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	4a04      	ldr	r2, [pc, #16]	@ (8008924 <prvResetNextTaskUnblockTime+0x3c>)
 8008912:	6013      	str	r3, [r2, #0]
}
 8008914:	bf00      	nop
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	bc80      	pop	{r7}
 800891c:	4770      	bx	lr
 800891e:	bf00      	nop
 8008920:	20000680 	.word	0x20000680
 8008924:	200006e8 	.word	0x200006e8

08008928 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008928:	b480      	push	{r7}
 800892a:	b083      	sub	sp, #12
 800892c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800892e:	4b0b      	ldr	r3, [pc, #44]	@ (800895c <xTaskGetSchedulerState+0x34>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d102      	bne.n	800893c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008936:	2301      	movs	r3, #1
 8008938:	607b      	str	r3, [r7, #4]
 800893a:	e008      	b.n	800894e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800893c:	4b08      	ldr	r3, [pc, #32]	@ (8008960 <xTaskGetSchedulerState+0x38>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d102      	bne.n	800894a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008944:	2302      	movs	r3, #2
 8008946:	607b      	str	r3, [r7, #4]
 8008948:	e001      	b.n	800894e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800894a:	2300      	movs	r3, #0
 800894c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800894e:	687b      	ldr	r3, [r7, #4]
	}
 8008950:	4618      	mov	r0, r3
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	bc80      	pop	{r7}
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	200006d4 	.word	0x200006d4
 8008960:	200006f0 	.word	0x200006f0

08008964 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800896e:	f000 fa35 	bl	8008ddc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008972:	4b20      	ldr	r3, [pc, #128]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800897a:	2b00      	cmp	r3, #0
 800897c:	d113      	bne.n	80089a6 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800897e:	4b1d      	ldr	r3, [pc, #116]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2201      	movs	r2, #1
 8008984:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d00b      	beq.n	80089a6 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800898e:	2101      	movs	r1, #1
 8008990:	6838      	ldr	r0, [r7, #0]
 8008992:	f000 f8c9 	bl	8008b28 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008996:	4b18      	ldr	r3, [pc, #96]	@ (80089f8 <ulTaskNotifyTake+0x94>)
 8008998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800899c:	601a      	str	r2, [r3, #0]
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80089a6:	f000 fa49 	bl	8008e3c <vPortExitCritical>

		taskENTER_CRITICAL();
 80089aa:	f000 fa17 	bl	8008ddc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80089ae:	4b11      	ldr	r3, [pc, #68]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80089b6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d00e      	beq.n	80089dc <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d005      	beq.n	80089d0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80089c4:	4b0b      	ldr	r3, [pc, #44]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2200      	movs	r2, #0
 80089ca:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80089ce:	e005      	b.n	80089dc <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80089d0:	4b08      	ldr	r3, [pc, #32]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	3a01      	subs	r2, #1
 80089d8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80089dc:	4b05      	ldr	r3, [pc, #20]	@ (80089f4 <ulTaskNotifyTake+0x90>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 80089e6:	f000 fa29 	bl	8008e3c <vPortExitCritical>

		return ulReturn;
 80089ea:	68fb      	ldr	r3, [r7, #12]
	}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3710      	adds	r7, #16
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	200005c8 	.word	0x200005c8
 80089f8:	e000ed04 	.word	0xe000ed04

080089fc <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b08a      	sub	sp, #40	@ 0x28
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10b      	bne.n	8008a24 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	61bb      	str	r3, [r7, #24]
}
 8008a1e:	bf00      	nop
 8008a20:	bf00      	nop
 8008a22:	e7fd      	b.n	8008a20 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a24:	f000 fa9c 	bl	8008f60 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008a2c:	f3ef 8211 	mrs	r2, BASEPRI
 8008a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a34:	f383 8811 	msr	BASEPRI, r3
 8008a38:	f3bf 8f6f 	isb	sy
 8008a3c:	f3bf 8f4f 	dsb	sy
 8008a40:	617a      	str	r2, [r7, #20]
 8008a42:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008a44:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008a46:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4a:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8008a4e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a52:	2202      	movs	r2, #2
 8008a54:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8008a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a5e:	1c5a      	adds	r2, r3, #1
 8008a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a62:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008a66:	7ffb      	ldrb	r3, [r7, #31]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d146      	bne.n	8008afa <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d00b      	beq.n	8008a8c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008a74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a78:	f383 8811 	msr	BASEPRI, r3
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f3bf 8f4f 	dsb	sy
 8008a84:	60fb      	str	r3, [r7, #12]
}
 8008a86:	bf00      	nop
 8008a88:	bf00      	nop
 8008a8a:	e7fd      	b.n	8008a88 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a8c:	4b20      	ldr	r3, [pc, #128]	@ (8008b10 <vTaskNotifyGiveFromISR+0x114>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d11c      	bne.n	8008ace <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a96:	3304      	adds	r3, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f7ff f99b 	bl	8007dd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	409a      	lsls	r2, r3
 8008aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8008b14 <vTaskNotifyGiveFromISR+0x118>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	4a19      	ldr	r2, [pc, #100]	@ (8008b14 <vTaskNotifyGiveFromISR+0x118>)
 8008aae:	6013      	str	r3, [r2, #0]
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	4a16      	ldr	r2, [pc, #88]	@ (8008b18 <vTaskNotifyGiveFromISR+0x11c>)
 8008abe:	441a      	add	r2, r3
 8008ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac2:	3304      	adds	r3, #4
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4610      	mov	r0, r2
 8008ac8:	f7ff f929 	bl	8007d1e <vListInsertEnd>
 8008acc:	e005      	b.n	8008ada <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad0:	3318      	adds	r3, #24
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	4811      	ldr	r0, [pc, #68]	@ (8008b1c <vTaskNotifyGiveFromISR+0x120>)
 8008ad6:	f7ff f922 	bl	8007d1e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ade:	4b10      	ldr	r3, [pc, #64]	@ (8008b20 <vTaskNotifyGiveFromISR+0x124>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d908      	bls.n	8008afa <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d002      	beq.n	8008af4 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	2201      	movs	r2, #1
 8008af2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008af4:	4b0b      	ldr	r3, [pc, #44]	@ (8008b24 <vTaskNotifyGiveFromISR+0x128>)
 8008af6:	2201      	movs	r2, #1
 8008af8:	601a      	str	r2, [r3, #0]
 8008afa:	6a3b      	ldr	r3, [r7, #32]
 8008afc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008b04:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8008b06:	bf00      	nop
 8008b08:	3728      	adds	r7, #40	@ 0x28
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}
 8008b0e:	bf00      	nop
 8008b10:	200006f0 	.word	0x200006f0
 8008b14:	200006d0 	.word	0x200006d0
 8008b18:	200005cc 	.word	0x200005cc
 8008b1c:	20000688 	.word	0x20000688
 8008b20:	200005c8 	.word	0x200005c8
 8008b24:	200006dc 	.word	0x200006dc

08008b28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b32:	4b29      	ldr	r3, [pc, #164]	@ (8008bd8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b38:	4b28      	ldr	r3, [pc, #160]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	3304      	adds	r3, #4
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7ff f948 	bl	8007dd4 <uxListRemove>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10b      	bne.n	8008b62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008b4a:	4b24      	ldr	r3, [pc, #144]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b50:	2201      	movs	r2, #1
 8008b52:	fa02 f303 	lsl.w	r3, r2, r3
 8008b56:	43da      	mvns	r2, r3
 8008b58:	4b21      	ldr	r3, [pc, #132]	@ (8008be0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	4a20      	ldr	r2, [pc, #128]	@ (8008be0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008b60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b68:	d10a      	bne.n	8008b80 <prvAddCurrentTaskToDelayedList+0x58>
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d007      	beq.n	8008b80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b70:	4b1a      	ldr	r3, [pc, #104]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3304      	adds	r3, #4
 8008b76:	4619      	mov	r1, r3
 8008b78:	481a      	ldr	r0, [pc, #104]	@ (8008be4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008b7a:	f7ff f8d0 	bl	8007d1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008b7e:	e026      	b.n	8008bce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008b80:	68fa      	ldr	r2, [r7, #12]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	4413      	add	r3, r2
 8008b86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008b88:	4b14      	ldr	r3, [pc, #80]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008b90:	68ba      	ldr	r2, [r7, #8]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d209      	bcs.n	8008bac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008b98:	4b13      	ldr	r3, [pc, #76]	@ (8008be8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	3304      	adds	r3, #4
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	4610      	mov	r0, r2
 8008ba6:	f7ff f8dd 	bl	8007d64 <vListInsert>
}
 8008baa:	e010      	b.n	8008bce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bac:	4b0f      	ldr	r3, [pc, #60]	@ (8008bec <prvAddCurrentTaskToDelayedList+0xc4>)
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bdc <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	3304      	adds	r3, #4
 8008bb6:	4619      	mov	r1, r3
 8008bb8:	4610      	mov	r0, r2
 8008bba:	f7ff f8d3 	bl	8007d64 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8008bf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d202      	bcs.n	8008bce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008bc8:	4a09      	ldr	r2, [pc, #36]	@ (8008bf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	6013      	str	r3, [r2, #0]
}
 8008bce:	bf00      	nop
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	200006cc 	.word	0x200006cc
 8008bdc:	200005c8 	.word	0x200005c8
 8008be0:	200006d0 	.word	0x200006d0
 8008be4:	200006b4 	.word	0x200006b4
 8008be8:	20000684 	.word	0x20000684
 8008bec:	20000680 	.word	0x20000680
 8008bf0:	200006e8 	.word	0x200006e8

08008bf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	3b04      	subs	r3, #4
 8008c04:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	3b04      	subs	r3, #4
 8008c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f023 0201 	bic.w	r2, r3, #1
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	3b04      	subs	r3, #4
 8008c22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c24:	4a08      	ldr	r2, [pc, #32]	@ (8008c48 <pxPortInitialiseStack+0x54>)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3b14      	subs	r3, #20
 8008c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c30:	687a      	ldr	r2, [r7, #4]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	3b20      	subs	r3, #32
 8008c3a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3714      	adds	r7, #20
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bc80      	pop	{r7}
 8008c46:	4770      	bx	lr
 8008c48:	08008c4d 	.word	0x08008c4d

08008c4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008c52:	2300      	movs	r3, #0
 8008c54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c56:	4b12      	ldr	r3, [pc, #72]	@ (8008ca0 <prvTaskExitError+0x54>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c5e:	d00b      	beq.n	8008c78 <prvTaskExitError+0x2c>
	__asm volatile
 8008c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c64:	f383 8811 	msr	BASEPRI, r3
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	f3bf 8f4f 	dsb	sy
 8008c70:	60fb      	str	r3, [r7, #12]
}
 8008c72:	bf00      	nop
 8008c74:	bf00      	nop
 8008c76:	e7fd      	b.n	8008c74 <prvTaskExitError+0x28>
	__asm volatile
 8008c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c7c:	f383 8811 	msr	BASEPRI, r3
 8008c80:	f3bf 8f6f 	isb	sy
 8008c84:	f3bf 8f4f 	dsb	sy
 8008c88:	60bb      	str	r3, [r7, #8]
}
 8008c8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008c8c:	bf00      	nop
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d0fc      	beq.n	8008c8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop
 8008c98:	3714      	adds	r7, #20
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bc80      	pop	{r7}
 8008c9e:	4770      	bx	lr
 8008ca0:	2000000c 	.word	0x2000000c
	...

08008cb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008cb0:	4b07      	ldr	r3, [pc, #28]	@ (8008cd0 <pxCurrentTCBConst2>)
 8008cb2:	6819      	ldr	r1, [r3, #0]
 8008cb4:	6808      	ldr	r0, [r1, #0]
 8008cb6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008cba:	f380 8809 	msr	PSP, r0
 8008cbe:	f3bf 8f6f 	isb	sy
 8008cc2:	f04f 0000 	mov.w	r0, #0
 8008cc6:	f380 8811 	msr	BASEPRI, r0
 8008cca:	f04e 0e0d 	orr.w	lr, lr, #13
 8008cce:	4770      	bx	lr

08008cd0 <pxCurrentTCBConst2>:
 8008cd0:	200005c8 	.word	0x200005c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008cd4:	bf00      	nop
 8008cd6:	bf00      	nop

08008cd8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008cd8:	4806      	ldr	r0, [pc, #24]	@ (8008cf4 <prvPortStartFirstTask+0x1c>)
 8008cda:	6800      	ldr	r0, [r0, #0]
 8008cdc:	6800      	ldr	r0, [r0, #0]
 8008cde:	f380 8808 	msr	MSP, r0
 8008ce2:	b662      	cpsie	i
 8008ce4:	b661      	cpsie	f
 8008ce6:	f3bf 8f4f 	dsb	sy
 8008cea:	f3bf 8f6f 	isb	sy
 8008cee:	df00      	svc	0
 8008cf0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008cf2:	bf00      	nop
 8008cf4:	e000ed08 	.word	0xe000ed08

08008cf8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008cfe:	4b32      	ldr	r3, [pc, #200]	@ (8008dc8 <xPortStartScheduler+0xd0>)
 8008d00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	22ff      	movs	r2, #255	@ 0xff
 8008d0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d18:	78fb      	ldrb	r3, [r7, #3]
 8008d1a:	b2db      	uxtb	r3, r3
 8008d1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	4b2a      	ldr	r3, [pc, #168]	@ (8008dcc <xPortStartScheduler+0xd4>)
 8008d24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008d26:	4b2a      	ldr	r3, [pc, #168]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d28:	2207      	movs	r2, #7
 8008d2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d2c:	e009      	b.n	8008d42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008d2e:	4b28      	ldr	r3, [pc, #160]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3b01      	subs	r3, #1
 8008d34:	4a26      	ldr	r2, [pc, #152]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008d38:	78fb      	ldrb	r3, [r7, #3]
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	005b      	lsls	r3, r3, #1
 8008d3e:	b2db      	uxtb	r3, r3
 8008d40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008d42:	78fb      	ldrb	r3, [r7, #3]
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d4a:	2b80      	cmp	r3, #128	@ 0x80
 8008d4c:	d0ef      	beq.n	8008d2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008d4e:	4b20      	ldr	r3, [pc, #128]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f1c3 0307 	rsb	r3, r3, #7
 8008d56:	2b04      	cmp	r3, #4
 8008d58:	d00b      	beq.n	8008d72 <xPortStartScheduler+0x7a>
	__asm volatile
 8008d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d5e:	f383 8811 	msr	BASEPRI, r3
 8008d62:	f3bf 8f6f 	isb	sy
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	60bb      	str	r3, [r7, #8]
}
 8008d6c:	bf00      	nop
 8008d6e:	bf00      	nop
 8008d70:	e7fd      	b.n	8008d6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008d72:	4b17      	ldr	r3, [pc, #92]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	021b      	lsls	r3, r3, #8
 8008d78:	4a15      	ldr	r2, [pc, #84]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d7a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008d7c:	4b14      	ldr	r3, [pc, #80]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008d84:	4a12      	ldr	r2, [pc, #72]	@ (8008dd0 <xPortStartScheduler+0xd8>)
 8008d86:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	b2da      	uxtb	r2, r3
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008d90:	4b10      	ldr	r3, [pc, #64]	@ (8008dd4 <xPortStartScheduler+0xdc>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a0f      	ldr	r2, [pc, #60]	@ (8008dd4 <xPortStartScheduler+0xdc>)
 8008d96:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008d9a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd4 <xPortStartScheduler+0xdc>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a0c      	ldr	r2, [pc, #48]	@ (8008dd4 <xPortStartScheduler+0xdc>)
 8008da2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008da6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008da8:	f000 f8b8 	bl	8008f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008dac:	4b0a      	ldr	r3, [pc, #40]	@ (8008dd8 <xPortStartScheduler+0xe0>)
 8008dae:	2200      	movs	r2, #0
 8008db0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008db2:	f7ff ff91 	bl	8008cd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008db6:	f7ff fc79 	bl	80086ac <vTaskSwitchContext>
	prvTaskExitError();
 8008dba:	f7ff ff47 	bl	8008c4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3710      	adds	r7, #16
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	e000e400 	.word	0xe000e400
 8008dcc:	200006f4 	.word	0x200006f4
 8008dd0:	200006f8 	.word	0x200006f8
 8008dd4:	e000ed20 	.word	0xe000ed20
 8008dd8:	2000000c 	.word	0x2000000c

08008ddc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
	__asm volatile
 8008de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de6:	f383 8811 	msr	BASEPRI, r3
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	607b      	str	r3, [r7, #4]
}
 8008df4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008df6:	4b0f      	ldr	r3, [pc, #60]	@ (8008e34 <vPortEnterCritical+0x58>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	4a0d      	ldr	r2, [pc, #52]	@ (8008e34 <vPortEnterCritical+0x58>)
 8008dfe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e00:	4b0c      	ldr	r3, [pc, #48]	@ (8008e34 <vPortEnterCritical+0x58>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d110      	bne.n	8008e2a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008e08:	4b0b      	ldr	r3, [pc, #44]	@ (8008e38 <vPortEnterCritical+0x5c>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d00b      	beq.n	8008e2a <vPortEnterCritical+0x4e>
	__asm volatile
 8008e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e16:	f383 8811 	msr	BASEPRI, r3
 8008e1a:	f3bf 8f6f 	isb	sy
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	603b      	str	r3, [r7, #0]
}
 8008e24:	bf00      	nop
 8008e26:	bf00      	nop
 8008e28:	e7fd      	b.n	8008e26 <vPortEnterCritical+0x4a>
	}
}
 8008e2a:	bf00      	nop
 8008e2c:	370c      	adds	r7, #12
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bc80      	pop	{r7}
 8008e32:	4770      	bx	lr
 8008e34:	2000000c 	.word	0x2000000c
 8008e38:	e000ed04 	.word	0xe000ed04

08008e3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008e42:	4b12      	ldr	r3, [pc, #72]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10b      	bne.n	8008e62 <vPortExitCritical+0x26>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	607b      	str	r3, [r7, #4]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008e62:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3b01      	subs	r3, #1
 8008e68:	4a08      	ldr	r2, [pc, #32]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vPortExitCritical+0x50>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d105      	bne.n	8008e80 <vPortExitCritical+0x44>
 8008e74:	2300      	movs	r3, #0
 8008e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	f383 8811 	msr	BASEPRI, r3
}
 8008e7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008e80:	bf00      	nop
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bc80      	pop	{r7}
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	2000000c 	.word	0x2000000c

08008e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e90:	f3ef 8009 	mrs	r0, PSP
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed0 <pxCurrentTCBConst>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ea0:	6010      	str	r0, [r2, #0]
 8008ea2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008ea6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008eaa:	f380 8811 	msr	BASEPRI, r0
 8008eae:	f7ff fbfd 	bl	80086ac <vTaskSwitchContext>
 8008eb2:	f04f 0000 	mov.w	r0, #0
 8008eb6:	f380 8811 	msr	BASEPRI, r0
 8008eba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008ebe:	6819      	ldr	r1, [r3, #0]
 8008ec0:	6808      	ldr	r0, [r1, #0]
 8008ec2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008ec6:	f380 8809 	msr	PSP, r0
 8008eca:	f3bf 8f6f 	isb	sy
 8008ece:	4770      	bx	lr

08008ed0 <pxCurrentTCBConst>:
 8008ed0:	200005c8 	.word	0x200005c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ed4:	bf00      	nop
 8008ed6:	bf00      	nop

08008ed8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b082      	sub	sp, #8
 8008edc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	607b      	str	r3, [r7, #4]
}
 8008ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ef2:	f7ff fb21 	bl	8008538 <xTaskIncrementTick>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d003      	beq.n	8008f04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008efc:	4b06      	ldr	r3, [pc, #24]	@ (8008f18 <xPortSysTickHandler+0x40>)
 8008efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f02:	601a      	str	r2, [r3, #0]
 8008f04:	2300      	movs	r3, #0
 8008f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	f383 8811 	msr	BASEPRI, r3
}
 8008f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008f10:	bf00      	nop
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	e000ed04 	.word	0xe000ed04

08008f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008f20:	4b0a      	ldr	r3, [pc, #40]	@ (8008f4c <vPortSetupTimerInterrupt+0x30>)
 8008f22:	2200      	movs	r2, #0
 8008f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008f26:	4b0a      	ldr	r3, [pc, #40]	@ (8008f50 <vPortSetupTimerInterrupt+0x34>)
 8008f28:	2200      	movs	r2, #0
 8008f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008f2c:	4b09      	ldr	r3, [pc, #36]	@ (8008f54 <vPortSetupTimerInterrupt+0x38>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a09      	ldr	r2, [pc, #36]	@ (8008f58 <vPortSetupTimerInterrupt+0x3c>)
 8008f32:	fba2 2303 	umull	r2, r3, r2, r3
 8008f36:	099b      	lsrs	r3, r3, #6
 8008f38:	4a08      	ldr	r2, [pc, #32]	@ (8008f5c <vPortSetupTimerInterrupt+0x40>)
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008f3e:	4b03      	ldr	r3, [pc, #12]	@ (8008f4c <vPortSetupTimerInterrupt+0x30>)
 8008f40:	2207      	movs	r2, #7
 8008f42:	601a      	str	r2, [r3, #0]
}
 8008f44:	bf00      	nop
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bc80      	pop	{r7}
 8008f4a:	4770      	bx	lr
 8008f4c:	e000e010 	.word	0xe000e010
 8008f50:	e000e018 	.word	0xe000e018
 8008f54:	20000000 	.word	0x20000000
 8008f58:	10624dd3 	.word	0x10624dd3
 8008f5c:	e000e014 	.word	0xe000e014

08008f60 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f66:	f3ef 8305 	mrs	r3, IPSR
 8008f6a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b0f      	cmp	r3, #15
 8008f70:	d915      	bls.n	8008f9e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f72:	4a17      	ldr	r2, [pc, #92]	@ (8008fd0 <vPortValidateInterruptPriority+0x70>)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4413      	add	r3, r2
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f7c:	4b15      	ldr	r3, [pc, #84]	@ (8008fd4 <vPortValidateInterruptPriority+0x74>)
 8008f7e:	781b      	ldrb	r3, [r3, #0]
 8008f80:	7afa      	ldrb	r2, [r7, #11]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d20b      	bcs.n	8008f9e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8a:	f383 8811 	msr	BASEPRI, r3
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	607b      	str	r3, [r7, #4]
}
 8008f98:	bf00      	nop
 8008f9a:	bf00      	nop
 8008f9c:	e7fd      	b.n	8008f9a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8008fd8 <vPortValidateInterruptPriority+0x78>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fdc <vPortValidateInterruptPriority+0x7c>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d90b      	bls.n	8008fc6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fb2:	f383 8811 	msr	BASEPRI, r3
 8008fb6:	f3bf 8f6f 	isb	sy
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	603b      	str	r3, [r7, #0]
}
 8008fc0:	bf00      	nop
 8008fc2:	bf00      	nop
 8008fc4:	e7fd      	b.n	8008fc2 <vPortValidateInterruptPriority+0x62>
	}
 8008fc6:	bf00      	nop
 8008fc8:	3714      	adds	r7, #20
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bc80      	pop	{r7}
 8008fce:	4770      	bx	lr
 8008fd0:	e000e3f0 	.word	0xe000e3f0
 8008fd4:	200006f4 	.word	0x200006f4
 8008fd8:	e000ed0c 	.word	0xe000ed0c
 8008fdc:	200006f8 	.word	0x200006f8

08008fe0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b08a      	sub	sp, #40	@ 0x28
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008fec:	f7ff f9ea 	bl	80083c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ff0:	4b5c      	ldr	r3, [pc, #368]	@ (8009164 <pvPortMalloc+0x184>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d101      	bne.n	8008ffc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ff8:	f000 f924 	bl	8009244 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ffc:	4b5a      	ldr	r3, [pc, #360]	@ (8009168 <pvPortMalloc+0x188>)
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4013      	ands	r3, r2
 8009004:	2b00      	cmp	r3, #0
 8009006:	f040 8095 	bne.w	8009134 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d01e      	beq.n	800904e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009010:	2208      	movs	r2, #8
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4413      	add	r3, r2
 8009016:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f003 0307 	and.w	r3, r3, #7
 800901e:	2b00      	cmp	r3, #0
 8009020:	d015      	beq.n	800904e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f023 0307 	bic.w	r3, r3, #7
 8009028:	3308      	adds	r3, #8
 800902a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f003 0307 	and.w	r3, r3, #7
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <pvPortMalloc+0x6e>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	617b      	str	r3, [r7, #20]
}
 8009048:	bf00      	nop
 800904a:	bf00      	nop
 800904c:	e7fd      	b.n	800904a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d06f      	beq.n	8009134 <pvPortMalloc+0x154>
 8009054:	4b45      	ldr	r3, [pc, #276]	@ (800916c <pvPortMalloc+0x18c>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	429a      	cmp	r2, r3
 800905c:	d86a      	bhi.n	8009134 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800905e:	4b44      	ldr	r3, [pc, #272]	@ (8009170 <pvPortMalloc+0x190>)
 8009060:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009062:	4b43      	ldr	r3, [pc, #268]	@ (8009170 <pvPortMalloc+0x190>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009068:	e004      	b.n	8009074 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800906a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800906c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800906e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	429a      	cmp	r2, r3
 800907c:	d903      	bls.n	8009086 <pvPortMalloc+0xa6>
 800907e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1f1      	bne.n	800906a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009086:	4b37      	ldr	r3, [pc, #220]	@ (8009164 <pvPortMalloc+0x184>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800908c:	429a      	cmp	r2, r3
 800908e:	d051      	beq.n	8009134 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009090:	6a3b      	ldr	r3, [r7, #32]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2208      	movs	r2, #8
 8009096:	4413      	add	r3, r2
 8009098:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800909a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	6a3b      	ldr	r3, [r7, #32]
 80090a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	685a      	ldr	r2, [r3, #4]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	1ad2      	subs	r2, r2, r3
 80090aa:	2308      	movs	r3, #8
 80090ac:	005b      	lsls	r3, r3, #1
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d920      	bls.n	80090f4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80090b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4413      	add	r3, r2
 80090b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090ba:	69bb      	ldr	r3, [r7, #24]
 80090bc:	f003 0307 	and.w	r3, r3, #7
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d00b      	beq.n	80090dc <pvPortMalloc+0xfc>
	__asm volatile
 80090c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	613b      	str	r3, [r7, #16]
}
 80090d6:	bf00      	nop
 80090d8:	bf00      	nop
 80090da:	e7fd      	b.n	80090d8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80090dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090de:	685a      	ldr	r2, [r3, #4]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	1ad2      	subs	r2, r2, r3
 80090e4:	69bb      	ldr	r3, [r7, #24]
 80090e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80090e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80090ee:	69b8      	ldr	r0, [r7, #24]
 80090f0:	f000 f90a 	bl	8009308 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80090f4:	4b1d      	ldr	r3, [pc, #116]	@ (800916c <pvPortMalloc+0x18c>)
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	1ad3      	subs	r3, r2, r3
 80090fe:	4a1b      	ldr	r2, [pc, #108]	@ (800916c <pvPortMalloc+0x18c>)
 8009100:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009102:	4b1a      	ldr	r3, [pc, #104]	@ (800916c <pvPortMalloc+0x18c>)
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	4b1b      	ldr	r3, [pc, #108]	@ (8009174 <pvPortMalloc+0x194>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	429a      	cmp	r2, r3
 800910c:	d203      	bcs.n	8009116 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800910e:	4b17      	ldr	r3, [pc, #92]	@ (800916c <pvPortMalloc+0x18c>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a18      	ldr	r2, [pc, #96]	@ (8009174 <pvPortMalloc+0x194>)
 8009114:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009118:	685a      	ldr	r2, [r3, #4]
 800911a:	4b13      	ldr	r3, [pc, #76]	@ (8009168 <pvPortMalloc+0x188>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	431a      	orrs	r2, r3
 8009120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009122:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009126:	2200      	movs	r2, #0
 8009128:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800912a:	4b13      	ldr	r3, [pc, #76]	@ (8009178 <pvPortMalloc+0x198>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	3301      	adds	r3, #1
 8009130:	4a11      	ldr	r2, [pc, #68]	@ (8009178 <pvPortMalloc+0x198>)
 8009132:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009134:	f7ff f954 	bl	80083e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	f003 0307 	and.w	r3, r3, #7
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00b      	beq.n	800915a <pvPortMalloc+0x17a>
	__asm volatile
 8009142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009146:	f383 8811 	msr	BASEPRI, r3
 800914a:	f3bf 8f6f 	isb	sy
 800914e:	f3bf 8f4f 	dsb	sy
 8009152:	60fb      	str	r3, [r7, #12]
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop
 8009158:	e7fd      	b.n	8009156 <pvPortMalloc+0x176>
	return pvReturn;
 800915a:	69fb      	ldr	r3, [r7, #28]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3728      	adds	r7, #40	@ 0x28
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}
 8009164:	2000419c 	.word	0x2000419c
 8009168:	200041b0 	.word	0x200041b0
 800916c:	200041a0 	.word	0x200041a0
 8009170:	20004194 	.word	0x20004194
 8009174:	200041a4 	.word	0x200041a4
 8009178:	200041a8 	.word	0x200041a8

0800917c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b086      	sub	sp, #24
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d04f      	beq.n	800922e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800918e:	2308      	movs	r3, #8
 8009190:	425b      	negs	r3, r3
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	4413      	add	r3, r2
 8009196:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009198:	697b      	ldr	r3, [r7, #20]
 800919a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800919c:	693b      	ldr	r3, [r7, #16]
 800919e:	685a      	ldr	r2, [r3, #4]
 80091a0:	4b25      	ldr	r3, [pc, #148]	@ (8009238 <vPortFree+0xbc>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4013      	ands	r3, r2
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d10b      	bne.n	80091c2 <vPortFree+0x46>
	__asm volatile
 80091aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ae:	f383 8811 	msr	BASEPRI, r3
 80091b2:	f3bf 8f6f 	isb	sy
 80091b6:	f3bf 8f4f 	dsb	sy
 80091ba:	60fb      	str	r3, [r7, #12]
}
 80091bc:	bf00      	nop
 80091be:	bf00      	nop
 80091c0:	e7fd      	b.n	80091be <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00b      	beq.n	80091e2 <vPortFree+0x66>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	60bb      	str	r3, [r7, #8]
}
 80091dc:	bf00      	nop
 80091de:	bf00      	nop
 80091e0:	e7fd      	b.n	80091de <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	685a      	ldr	r2, [r3, #4]
 80091e6:	4b14      	ldr	r3, [pc, #80]	@ (8009238 <vPortFree+0xbc>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	4013      	ands	r3, r2
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d01e      	beq.n	800922e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80091f0:	693b      	ldr	r3, [r7, #16]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d11a      	bne.n	800922e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80091f8:	693b      	ldr	r3, [r7, #16]
 80091fa:	685a      	ldr	r2, [r3, #4]
 80091fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009238 <vPortFree+0xbc>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	43db      	mvns	r3, r3
 8009202:	401a      	ands	r2, r3
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009208:	f7ff f8dc 	bl	80083c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800920c:	693b      	ldr	r3, [r7, #16]
 800920e:	685a      	ldr	r2, [r3, #4]
 8009210:	4b0a      	ldr	r3, [pc, #40]	@ (800923c <vPortFree+0xc0>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4413      	add	r3, r2
 8009216:	4a09      	ldr	r2, [pc, #36]	@ (800923c <vPortFree+0xc0>)
 8009218:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800921a:	6938      	ldr	r0, [r7, #16]
 800921c:	f000 f874 	bl	8009308 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009220:	4b07      	ldr	r3, [pc, #28]	@ (8009240 <vPortFree+0xc4>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	3301      	adds	r3, #1
 8009226:	4a06      	ldr	r2, [pc, #24]	@ (8009240 <vPortFree+0xc4>)
 8009228:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800922a:	f7ff f8d9 	bl	80083e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800922e:	bf00      	nop
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	200041b0 	.word	0x200041b0
 800923c:	200041a0 	.word	0x200041a0
 8009240:	200041ac 	.word	0x200041ac

08009244 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009244:	b480      	push	{r7}
 8009246:	b085      	sub	sp, #20
 8009248:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800924a:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800924e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009250:	4b27      	ldr	r3, [pc, #156]	@ (80092f0 <prvHeapInit+0xac>)
 8009252:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f003 0307 	and.w	r3, r3, #7
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00c      	beq.n	8009278 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	3307      	adds	r3, #7
 8009262:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f023 0307 	bic.w	r3, r3, #7
 800926a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800926c:	68ba      	ldr	r2, [r7, #8]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	1ad3      	subs	r3, r2, r3
 8009272:	4a1f      	ldr	r2, [pc, #124]	@ (80092f0 <prvHeapInit+0xac>)
 8009274:	4413      	add	r3, r2
 8009276:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800927c:	4a1d      	ldr	r2, [pc, #116]	@ (80092f4 <prvHeapInit+0xb0>)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009282:	4b1c      	ldr	r3, [pc, #112]	@ (80092f4 <prvHeapInit+0xb0>)
 8009284:	2200      	movs	r2, #0
 8009286:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68ba      	ldr	r2, [r7, #8]
 800928c:	4413      	add	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009290:	2208      	movs	r2, #8
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	1a9b      	subs	r3, r3, r2
 8009296:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f023 0307 	bic.w	r3, r3, #7
 800929e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	4a15      	ldr	r2, [pc, #84]	@ (80092f8 <prvHeapInit+0xb4>)
 80092a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80092a6:	4b14      	ldr	r3, [pc, #80]	@ (80092f8 <prvHeapInit+0xb4>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2200      	movs	r2, #0
 80092ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80092ae:	4b12      	ldr	r3, [pc, #72]	@ (80092f8 <prvHeapInit+0xb4>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2200      	movs	r2, #0
 80092b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	1ad2      	subs	r2, r2, r3
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80092c4:	4b0c      	ldr	r3, [pc, #48]	@ (80092f8 <prvHeapInit+0xb4>)
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	4a0a      	ldr	r2, [pc, #40]	@ (80092fc <prvHeapInit+0xb8>)
 80092d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	4a09      	ldr	r2, [pc, #36]	@ (8009300 <prvHeapInit+0xbc>)
 80092da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80092dc:	4b09      	ldr	r3, [pc, #36]	@ (8009304 <prvHeapInit+0xc0>)
 80092de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80092e2:	601a      	str	r2, [r3, #0]
}
 80092e4:	bf00      	nop
 80092e6:	3714      	adds	r7, #20
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bc80      	pop	{r7}
 80092ec:	4770      	bx	lr
 80092ee:	bf00      	nop
 80092f0:	200006fc 	.word	0x200006fc
 80092f4:	20004194 	.word	0x20004194
 80092f8:	2000419c 	.word	0x2000419c
 80092fc:	200041a4 	.word	0x200041a4
 8009300:	200041a0 	.word	0x200041a0
 8009304:	200041b0 	.word	0x200041b0

08009308 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009310:	4b27      	ldr	r3, [pc, #156]	@ (80093b0 <prvInsertBlockIntoFreeList+0xa8>)
 8009312:	60fb      	str	r3, [r7, #12]
 8009314:	e002      	b.n	800931c <prvInsertBlockIntoFreeList+0x14>
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	60fb      	str	r3, [r7, #12]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	687a      	ldr	r2, [r7, #4]
 8009322:	429a      	cmp	r2, r3
 8009324:	d8f7      	bhi.n	8009316 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	685b      	ldr	r3, [r3, #4]
 800932e:	68ba      	ldr	r2, [r7, #8]
 8009330:	4413      	add	r3, r2
 8009332:	687a      	ldr	r2, [r7, #4]
 8009334:	429a      	cmp	r2, r3
 8009336:	d108      	bne.n	800934a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	685a      	ldr	r2, [r3, #4]
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	441a      	add	r2, r3
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	441a      	add	r2, r3
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	429a      	cmp	r2, r3
 800935c:	d118      	bne.n	8009390 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	4b14      	ldr	r3, [pc, #80]	@ (80093b4 <prvInsertBlockIntoFreeList+0xac>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	429a      	cmp	r2, r3
 8009368:	d00d      	beq.n	8009386 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	685a      	ldr	r2, [r3, #4]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	441a      	add	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	e008      	b.n	8009398 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009386:	4b0b      	ldr	r3, [pc, #44]	@ (80093b4 <prvInsertBlockIntoFreeList+0xac>)
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	601a      	str	r2, [r3, #0]
 800938e:	e003      	b.n	8009398 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	429a      	cmp	r2, r3
 800939e:	d002      	beq.n	80093a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	687a      	ldr	r2, [r7, #4]
 80093a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093a6:	bf00      	nop
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bc80      	pop	{r7}
 80093ae:	4770      	bx	lr
 80093b0:	20004194 	.word	0x20004194
 80093b4:	2000419c 	.word	0x2000419c

080093b8 <std>:
 80093b8:	2300      	movs	r3, #0
 80093ba:	b510      	push	{r4, lr}
 80093bc:	4604      	mov	r4, r0
 80093be:	e9c0 3300 	strd	r3, r3, [r0]
 80093c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093c6:	6083      	str	r3, [r0, #8]
 80093c8:	8181      	strh	r1, [r0, #12]
 80093ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80093cc:	81c2      	strh	r2, [r0, #14]
 80093ce:	6183      	str	r3, [r0, #24]
 80093d0:	4619      	mov	r1, r3
 80093d2:	2208      	movs	r2, #8
 80093d4:	305c      	adds	r0, #92	@ 0x5c
 80093d6:	f000 fa01 	bl	80097dc <memset>
 80093da:	4b0d      	ldr	r3, [pc, #52]	@ (8009410 <std+0x58>)
 80093dc:	6224      	str	r4, [r4, #32]
 80093de:	6263      	str	r3, [r4, #36]	@ 0x24
 80093e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009414 <std+0x5c>)
 80093e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093e4:	4b0c      	ldr	r3, [pc, #48]	@ (8009418 <std+0x60>)
 80093e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093e8:	4b0c      	ldr	r3, [pc, #48]	@ (800941c <std+0x64>)
 80093ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80093ec:	4b0c      	ldr	r3, [pc, #48]	@ (8009420 <std+0x68>)
 80093ee:	429c      	cmp	r4, r3
 80093f0:	d006      	beq.n	8009400 <std+0x48>
 80093f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093f6:	4294      	cmp	r4, r2
 80093f8:	d002      	beq.n	8009400 <std+0x48>
 80093fa:	33d0      	adds	r3, #208	@ 0xd0
 80093fc:	429c      	cmp	r4, r3
 80093fe:	d105      	bne.n	800940c <std+0x54>
 8009400:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009404:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009408:	f000 babe 	b.w	8009988 <__retarget_lock_init_recursive>
 800940c:	bd10      	pop	{r4, pc}
 800940e:	bf00      	nop
 8009410:	0800962d 	.word	0x0800962d
 8009414:	0800964f 	.word	0x0800964f
 8009418:	08009687 	.word	0x08009687
 800941c:	080096ab 	.word	0x080096ab
 8009420:	200041b4 	.word	0x200041b4

08009424 <stdio_exit_handler>:
 8009424:	4a02      	ldr	r2, [pc, #8]	@ (8009430 <stdio_exit_handler+0xc>)
 8009426:	4903      	ldr	r1, [pc, #12]	@ (8009434 <stdio_exit_handler+0x10>)
 8009428:	4803      	ldr	r0, [pc, #12]	@ (8009438 <stdio_exit_handler+0x14>)
 800942a:	f000 b869 	b.w	8009500 <_fwalk_sglue>
 800942e:	bf00      	nop
 8009430:	20000010 	.word	0x20000010
 8009434:	0800a21d 	.word	0x0800a21d
 8009438:	20000020 	.word	0x20000020

0800943c <cleanup_stdio>:
 800943c:	6841      	ldr	r1, [r0, #4]
 800943e:	4b0c      	ldr	r3, [pc, #48]	@ (8009470 <cleanup_stdio+0x34>)
 8009440:	b510      	push	{r4, lr}
 8009442:	4299      	cmp	r1, r3
 8009444:	4604      	mov	r4, r0
 8009446:	d001      	beq.n	800944c <cleanup_stdio+0x10>
 8009448:	f000 fee8 	bl	800a21c <_fflush_r>
 800944c:	68a1      	ldr	r1, [r4, #8]
 800944e:	4b09      	ldr	r3, [pc, #36]	@ (8009474 <cleanup_stdio+0x38>)
 8009450:	4299      	cmp	r1, r3
 8009452:	d002      	beq.n	800945a <cleanup_stdio+0x1e>
 8009454:	4620      	mov	r0, r4
 8009456:	f000 fee1 	bl	800a21c <_fflush_r>
 800945a:	68e1      	ldr	r1, [r4, #12]
 800945c:	4b06      	ldr	r3, [pc, #24]	@ (8009478 <cleanup_stdio+0x3c>)
 800945e:	4299      	cmp	r1, r3
 8009460:	d004      	beq.n	800946c <cleanup_stdio+0x30>
 8009462:	4620      	mov	r0, r4
 8009464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009468:	f000 bed8 	b.w	800a21c <_fflush_r>
 800946c:	bd10      	pop	{r4, pc}
 800946e:	bf00      	nop
 8009470:	200041b4 	.word	0x200041b4
 8009474:	2000421c 	.word	0x2000421c
 8009478:	20004284 	.word	0x20004284

0800947c <global_stdio_init.part.0>:
 800947c:	b510      	push	{r4, lr}
 800947e:	4b0b      	ldr	r3, [pc, #44]	@ (80094ac <global_stdio_init.part.0+0x30>)
 8009480:	4c0b      	ldr	r4, [pc, #44]	@ (80094b0 <global_stdio_init.part.0+0x34>)
 8009482:	4a0c      	ldr	r2, [pc, #48]	@ (80094b4 <global_stdio_init.part.0+0x38>)
 8009484:	4620      	mov	r0, r4
 8009486:	601a      	str	r2, [r3, #0]
 8009488:	2104      	movs	r1, #4
 800948a:	2200      	movs	r2, #0
 800948c:	f7ff ff94 	bl	80093b8 <std>
 8009490:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009494:	2201      	movs	r2, #1
 8009496:	2109      	movs	r1, #9
 8009498:	f7ff ff8e 	bl	80093b8 <std>
 800949c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094a0:	2202      	movs	r2, #2
 80094a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094a6:	2112      	movs	r1, #18
 80094a8:	f7ff bf86 	b.w	80093b8 <std>
 80094ac:	200042ec 	.word	0x200042ec
 80094b0:	200041b4 	.word	0x200041b4
 80094b4:	08009425 	.word	0x08009425

080094b8 <__sfp_lock_acquire>:
 80094b8:	4801      	ldr	r0, [pc, #4]	@ (80094c0 <__sfp_lock_acquire+0x8>)
 80094ba:	f000 ba66 	b.w	800998a <__retarget_lock_acquire_recursive>
 80094be:	bf00      	nop
 80094c0:	200042f5 	.word	0x200042f5

080094c4 <__sfp_lock_release>:
 80094c4:	4801      	ldr	r0, [pc, #4]	@ (80094cc <__sfp_lock_release+0x8>)
 80094c6:	f000 ba61 	b.w	800998c <__retarget_lock_release_recursive>
 80094ca:	bf00      	nop
 80094cc:	200042f5 	.word	0x200042f5

080094d0 <__sinit>:
 80094d0:	b510      	push	{r4, lr}
 80094d2:	4604      	mov	r4, r0
 80094d4:	f7ff fff0 	bl	80094b8 <__sfp_lock_acquire>
 80094d8:	6a23      	ldr	r3, [r4, #32]
 80094da:	b11b      	cbz	r3, 80094e4 <__sinit+0x14>
 80094dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094e0:	f7ff bff0 	b.w	80094c4 <__sfp_lock_release>
 80094e4:	4b04      	ldr	r3, [pc, #16]	@ (80094f8 <__sinit+0x28>)
 80094e6:	6223      	str	r3, [r4, #32]
 80094e8:	4b04      	ldr	r3, [pc, #16]	@ (80094fc <__sinit+0x2c>)
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d1f5      	bne.n	80094dc <__sinit+0xc>
 80094f0:	f7ff ffc4 	bl	800947c <global_stdio_init.part.0>
 80094f4:	e7f2      	b.n	80094dc <__sinit+0xc>
 80094f6:	bf00      	nop
 80094f8:	0800943d 	.word	0x0800943d
 80094fc:	200042ec 	.word	0x200042ec

08009500 <_fwalk_sglue>:
 8009500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009504:	4607      	mov	r7, r0
 8009506:	4688      	mov	r8, r1
 8009508:	4614      	mov	r4, r2
 800950a:	2600      	movs	r6, #0
 800950c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009510:	f1b9 0901 	subs.w	r9, r9, #1
 8009514:	d505      	bpl.n	8009522 <_fwalk_sglue+0x22>
 8009516:	6824      	ldr	r4, [r4, #0]
 8009518:	2c00      	cmp	r4, #0
 800951a:	d1f7      	bne.n	800950c <_fwalk_sglue+0xc>
 800951c:	4630      	mov	r0, r6
 800951e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009522:	89ab      	ldrh	r3, [r5, #12]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d907      	bls.n	8009538 <_fwalk_sglue+0x38>
 8009528:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800952c:	3301      	adds	r3, #1
 800952e:	d003      	beq.n	8009538 <_fwalk_sglue+0x38>
 8009530:	4629      	mov	r1, r5
 8009532:	4638      	mov	r0, r7
 8009534:	47c0      	blx	r8
 8009536:	4306      	orrs	r6, r0
 8009538:	3568      	adds	r5, #104	@ 0x68
 800953a:	e7e9      	b.n	8009510 <_fwalk_sglue+0x10>

0800953c <iprintf>:
 800953c:	b40f      	push	{r0, r1, r2, r3}
 800953e:	b507      	push	{r0, r1, r2, lr}
 8009540:	4906      	ldr	r1, [pc, #24]	@ (800955c <iprintf+0x20>)
 8009542:	ab04      	add	r3, sp, #16
 8009544:	6808      	ldr	r0, [r1, #0]
 8009546:	f853 2b04 	ldr.w	r2, [r3], #4
 800954a:	6881      	ldr	r1, [r0, #8]
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	f000 fb3d 	bl	8009bcc <_vfiprintf_r>
 8009552:	b003      	add	sp, #12
 8009554:	f85d eb04 	ldr.w	lr, [sp], #4
 8009558:	b004      	add	sp, #16
 800955a:	4770      	bx	lr
 800955c:	2000001c 	.word	0x2000001c

08009560 <putchar>:
 8009560:	4b02      	ldr	r3, [pc, #8]	@ (800956c <putchar+0xc>)
 8009562:	4601      	mov	r1, r0
 8009564:	6818      	ldr	r0, [r3, #0]
 8009566:	6882      	ldr	r2, [r0, #8]
 8009568:	f000 bee1 	b.w	800a32e <_putc_r>
 800956c:	2000001c 	.word	0x2000001c

08009570 <_puts_r>:
 8009570:	6a03      	ldr	r3, [r0, #32]
 8009572:	b570      	push	{r4, r5, r6, lr}
 8009574:	4605      	mov	r5, r0
 8009576:	460e      	mov	r6, r1
 8009578:	6884      	ldr	r4, [r0, #8]
 800957a:	b90b      	cbnz	r3, 8009580 <_puts_r+0x10>
 800957c:	f7ff ffa8 	bl	80094d0 <__sinit>
 8009580:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009582:	07db      	lsls	r3, r3, #31
 8009584:	d405      	bmi.n	8009592 <_puts_r+0x22>
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	0598      	lsls	r0, r3, #22
 800958a:	d402      	bmi.n	8009592 <_puts_r+0x22>
 800958c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800958e:	f000 f9fc 	bl	800998a <__retarget_lock_acquire_recursive>
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	0719      	lsls	r1, r3, #28
 8009596:	d502      	bpl.n	800959e <_puts_r+0x2e>
 8009598:	6923      	ldr	r3, [r4, #16]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d135      	bne.n	800960a <_puts_r+0x9a>
 800959e:	4621      	mov	r1, r4
 80095a0:	4628      	mov	r0, r5
 80095a2:	f000 f8c5 	bl	8009730 <__swsetup_r>
 80095a6:	b380      	cbz	r0, 800960a <_puts_r+0x9a>
 80095a8:	f04f 35ff 	mov.w	r5, #4294967295
 80095ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095ae:	07da      	lsls	r2, r3, #31
 80095b0:	d405      	bmi.n	80095be <_puts_r+0x4e>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	059b      	lsls	r3, r3, #22
 80095b6:	d402      	bmi.n	80095be <_puts_r+0x4e>
 80095b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095ba:	f000 f9e7 	bl	800998c <__retarget_lock_release_recursive>
 80095be:	4628      	mov	r0, r5
 80095c0:	bd70      	pop	{r4, r5, r6, pc}
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	da04      	bge.n	80095d0 <_puts_r+0x60>
 80095c6:	69a2      	ldr	r2, [r4, #24]
 80095c8:	429a      	cmp	r2, r3
 80095ca:	dc17      	bgt.n	80095fc <_puts_r+0x8c>
 80095cc:	290a      	cmp	r1, #10
 80095ce:	d015      	beq.n	80095fc <_puts_r+0x8c>
 80095d0:	6823      	ldr	r3, [r4, #0]
 80095d2:	1c5a      	adds	r2, r3, #1
 80095d4:	6022      	str	r2, [r4, #0]
 80095d6:	7019      	strb	r1, [r3, #0]
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095de:	3b01      	subs	r3, #1
 80095e0:	60a3      	str	r3, [r4, #8]
 80095e2:	2900      	cmp	r1, #0
 80095e4:	d1ed      	bne.n	80095c2 <_puts_r+0x52>
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	da11      	bge.n	800960e <_puts_r+0x9e>
 80095ea:	4622      	mov	r2, r4
 80095ec:	210a      	movs	r1, #10
 80095ee:	4628      	mov	r0, r5
 80095f0:	f000 f85f 	bl	80096b2 <__swbuf_r>
 80095f4:	3001      	adds	r0, #1
 80095f6:	d0d7      	beq.n	80095a8 <_puts_r+0x38>
 80095f8:	250a      	movs	r5, #10
 80095fa:	e7d7      	b.n	80095ac <_puts_r+0x3c>
 80095fc:	4622      	mov	r2, r4
 80095fe:	4628      	mov	r0, r5
 8009600:	f000 f857 	bl	80096b2 <__swbuf_r>
 8009604:	3001      	adds	r0, #1
 8009606:	d1e7      	bne.n	80095d8 <_puts_r+0x68>
 8009608:	e7ce      	b.n	80095a8 <_puts_r+0x38>
 800960a:	3e01      	subs	r6, #1
 800960c:	e7e4      	b.n	80095d8 <_puts_r+0x68>
 800960e:	6823      	ldr	r3, [r4, #0]
 8009610:	1c5a      	adds	r2, r3, #1
 8009612:	6022      	str	r2, [r4, #0]
 8009614:	220a      	movs	r2, #10
 8009616:	701a      	strb	r2, [r3, #0]
 8009618:	e7ee      	b.n	80095f8 <_puts_r+0x88>
	...

0800961c <puts>:
 800961c:	4b02      	ldr	r3, [pc, #8]	@ (8009628 <puts+0xc>)
 800961e:	4601      	mov	r1, r0
 8009620:	6818      	ldr	r0, [r3, #0]
 8009622:	f7ff bfa5 	b.w	8009570 <_puts_r>
 8009626:	bf00      	nop
 8009628:	2000001c 	.word	0x2000001c

0800962c <__sread>:
 800962c:	b510      	push	{r4, lr}
 800962e:	460c      	mov	r4, r1
 8009630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009634:	f000 f95a 	bl	80098ec <_read_r>
 8009638:	2800      	cmp	r0, #0
 800963a:	bfab      	itete	ge
 800963c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800963e:	89a3      	ldrhlt	r3, [r4, #12]
 8009640:	181b      	addge	r3, r3, r0
 8009642:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009646:	bfac      	ite	ge
 8009648:	6563      	strge	r3, [r4, #84]	@ 0x54
 800964a:	81a3      	strhlt	r3, [r4, #12]
 800964c:	bd10      	pop	{r4, pc}

0800964e <__swrite>:
 800964e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009652:	461f      	mov	r7, r3
 8009654:	898b      	ldrh	r3, [r1, #12]
 8009656:	4605      	mov	r5, r0
 8009658:	05db      	lsls	r3, r3, #23
 800965a:	460c      	mov	r4, r1
 800965c:	4616      	mov	r6, r2
 800965e:	d505      	bpl.n	800966c <__swrite+0x1e>
 8009660:	2302      	movs	r3, #2
 8009662:	2200      	movs	r2, #0
 8009664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009668:	f000 f92e 	bl	80098c8 <_lseek_r>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	4632      	mov	r2, r6
 8009670:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	4628      	mov	r0, r5
 8009678:	463b      	mov	r3, r7
 800967a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800967e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009682:	f000 b945 	b.w	8009910 <_write_r>

08009686 <__sseek>:
 8009686:	b510      	push	{r4, lr}
 8009688:	460c      	mov	r4, r1
 800968a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800968e:	f000 f91b 	bl	80098c8 <_lseek_r>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	bf15      	itete	ne
 8009698:	6560      	strne	r0, [r4, #84]	@ 0x54
 800969a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800969e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80096a2:	81a3      	strheq	r3, [r4, #12]
 80096a4:	bf18      	it	ne
 80096a6:	81a3      	strhne	r3, [r4, #12]
 80096a8:	bd10      	pop	{r4, pc}

080096aa <__sclose>:
 80096aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ae:	f000 b89d 	b.w	80097ec <_close_r>

080096b2 <__swbuf_r>:
 80096b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b4:	460e      	mov	r6, r1
 80096b6:	4614      	mov	r4, r2
 80096b8:	4605      	mov	r5, r0
 80096ba:	b118      	cbz	r0, 80096c4 <__swbuf_r+0x12>
 80096bc:	6a03      	ldr	r3, [r0, #32]
 80096be:	b90b      	cbnz	r3, 80096c4 <__swbuf_r+0x12>
 80096c0:	f7ff ff06 	bl	80094d0 <__sinit>
 80096c4:	69a3      	ldr	r3, [r4, #24]
 80096c6:	60a3      	str	r3, [r4, #8]
 80096c8:	89a3      	ldrh	r3, [r4, #12]
 80096ca:	071a      	lsls	r2, r3, #28
 80096cc:	d501      	bpl.n	80096d2 <__swbuf_r+0x20>
 80096ce:	6923      	ldr	r3, [r4, #16]
 80096d0:	b943      	cbnz	r3, 80096e4 <__swbuf_r+0x32>
 80096d2:	4621      	mov	r1, r4
 80096d4:	4628      	mov	r0, r5
 80096d6:	f000 f82b 	bl	8009730 <__swsetup_r>
 80096da:	b118      	cbz	r0, 80096e4 <__swbuf_r+0x32>
 80096dc:	f04f 37ff 	mov.w	r7, #4294967295
 80096e0:	4638      	mov	r0, r7
 80096e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	6922      	ldr	r2, [r4, #16]
 80096e8:	b2f6      	uxtb	r6, r6
 80096ea:	1a98      	subs	r0, r3, r2
 80096ec:	6963      	ldr	r3, [r4, #20]
 80096ee:	4637      	mov	r7, r6
 80096f0:	4283      	cmp	r3, r0
 80096f2:	dc05      	bgt.n	8009700 <__swbuf_r+0x4e>
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 fd90 	bl	800a21c <_fflush_r>
 80096fc:	2800      	cmp	r0, #0
 80096fe:	d1ed      	bne.n	80096dc <__swbuf_r+0x2a>
 8009700:	68a3      	ldr	r3, [r4, #8]
 8009702:	3b01      	subs	r3, #1
 8009704:	60a3      	str	r3, [r4, #8]
 8009706:	6823      	ldr	r3, [r4, #0]
 8009708:	1c5a      	adds	r2, r3, #1
 800970a:	6022      	str	r2, [r4, #0]
 800970c:	701e      	strb	r6, [r3, #0]
 800970e:	6962      	ldr	r2, [r4, #20]
 8009710:	1c43      	adds	r3, r0, #1
 8009712:	429a      	cmp	r2, r3
 8009714:	d004      	beq.n	8009720 <__swbuf_r+0x6e>
 8009716:	89a3      	ldrh	r3, [r4, #12]
 8009718:	07db      	lsls	r3, r3, #31
 800971a:	d5e1      	bpl.n	80096e0 <__swbuf_r+0x2e>
 800971c:	2e0a      	cmp	r6, #10
 800971e:	d1df      	bne.n	80096e0 <__swbuf_r+0x2e>
 8009720:	4621      	mov	r1, r4
 8009722:	4628      	mov	r0, r5
 8009724:	f000 fd7a 	bl	800a21c <_fflush_r>
 8009728:	2800      	cmp	r0, #0
 800972a:	d0d9      	beq.n	80096e0 <__swbuf_r+0x2e>
 800972c:	e7d6      	b.n	80096dc <__swbuf_r+0x2a>
	...

08009730 <__swsetup_r>:
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4b29      	ldr	r3, [pc, #164]	@ (80097d8 <__swsetup_r+0xa8>)
 8009734:	4605      	mov	r5, r0
 8009736:	6818      	ldr	r0, [r3, #0]
 8009738:	460c      	mov	r4, r1
 800973a:	b118      	cbz	r0, 8009744 <__swsetup_r+0x14>
 800973c:	6a03      	ldr	r3, [r0, #32]
 800973e:	b90b      	cbnz	r3, 8009744 <__swsetup_r+0x14>
 8009740:	f7ff fec6 	bl	80094d0 <__sinit>
 8009744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009748:	0719      	lsls	r1, r3, #28
 800974a:	d422      	bmi.n	8009792 <__swsetup_r+0x62>
 800974c:	06da      	lsls	r2, r3, #27
 800974e:	d407      	bmi.n	8009760 <__swsetup_r+0x30>
 8009750:	2209      	movs	r2, #9
 8009752:	602a      	str	r2, [r5, #0]
 8009754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009758:	f04f 30ff 	mov.w	r0, #4294967295
 800975c:	81a3      	strh	r3, [r4, #12]
 800975e:	e033      	b.n	80097c8 <__swsetup_r+0x98>
 8009760:	0758      	lsls	r0, r3, #29
 8009762:	d512      	bpl.n	800978a <__swsetup_r+0x5a>
 8009764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009766:	b141      	cbz	r1, 800977a <__swsetup_r+0x4a>
 8009768:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800976c:	4299      	cmp	r1, r3
 800976e:	d002      	beq.n	8009776 <__swsetup_r+0x46>
 8009770:	4628      	mov	r0, r5
 8009772:	f000 f90d 	bl	8009990 <_free_r>
 8009776:	2300      	movs	r3, #0
 8009778:	6363      	str	r3, [r4, #52]	@ 0x34
 800977a:	89a3      	ldrh	r3, [r4, #12]
 800977c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009780:	81a3      	strh	r3, [r4, #12]
 8009782:	2300      	movs	r3, #0
 8009784:	6063      	str	r3, [r4, #4]
 8009786:	6923      	ldr	r3, [r4, #16]
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	89a3      	ldrh	r3, [r4, #12]
 800978c:	f043 0308 	orr.w	r3, r3, #8
 8009790:	81a3      	strh	r3, [r4, #12]
 8009792:	6923      	ldr	r3, [r4, #16]
 8009794:	b94b      	cbnz	r3, 80097aa <__swsetup_r+0x7a>
 8009796:	89a3      	ldrh	r3, [r4, #12]
 8009798:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800979c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a0:	d003      	beq.n	80097aa <__swsetup_r+0x7a>
 80097a2:	4621      	mov	r1, r4
 80097a4:	4628      	mov	r0, r5
 80097a6:	f000 fd86 	bl	800a2b6 <__smakebuf_r>
 80097aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ae:	f013 0201 	ands.w	r2, r3, #1
 80097b2:	d00a      	beq.n	80097ca <__swsetup_r+0x9a>
 80097b4:	2200      	movs	r2, #0
 80097b6:	60a2      	str	r2, [r4, #8]
 80097b8:	6962      	ldr	r2, [r4, #20]
 80097ba:	4252      	negs	r2, r2
 80097bc:	61a2      	str	r2, [r4, #24]
 80097be:	6922      	ldr	r2, [r4, #16]
 80097c0:	b942      	cbnz	r2, 80097d4 <__swsetup_r+0xa4>
 80097c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097c6:	d1c5      	bne.n	8009754 <__swsetup_r+0x24>
 80097c8:	bd38      	pop	{r3, r4, r5, pc}
 80097ca:	0799      	lsls	r1, r3, #30
 80097cc:	bf58      	it	pl
 80097ce:	6962      	ldrpl	r2, [r4, #20]
 80097d0:	60a2      	str	r2, [r4, #8]
 80097d2:	e7f4      	b.n	80097be <__swsetup_r+0x8e>
 80097d4:	2000      	movs	r0, #0
 80097d6:	e7f7      	b.n	80097c8 <__swsetup_r+0x98>
 80097d8:	2000001c 	.word	0x2000001c

080097dc <memset>:
 80097dc:	4603      	mov	r3, r0
 80097de:	4402      	add	r2, r0
 80097e0:	4293      	cmp	r3, r2
 80097e2:	d100      	bne.n	80097e6 <memset+0xa>
 80097e4:	4770      	bx	lr
 80097e6:	f803 1b01 	strb.w	r1, [r3], #1
 80097ea:	e7f9      	b.n	80097e0 <memset+0x4>

080097ec <_close_r>:
 80097ec:	b538      	push	{r3, r4, r5, lr}
 80097ee:	2300      	movs	r3, #0
 80097f0:	4d05      	ldr	r5, [pc, #20]	@ (8009808 <_close_r+0x1c>)
 80097f2:	4604      	mov	r4, r0
 80097f4:	4608      	mov	r0, r1
 80097f6:	602b      	str	r3, [r5, #0]
 80097f8:	f7f7 fdc5 	bl	8001386 <_close>
 80097fc:	1c43      	adds	r3, r0, #1
 80097fe:	d102      	bne.n	8009806 <_close_r+0x1a>
 8009800:	682b      	ldr	r3, [r5, #0]
 8009802:	b103      	cbz	r3, 8009806 <_close_r+0x1a>
 8009804:	6023      	str	r3, [r4, #0]
 8009806:	bd38      	pop	{r3, r4, r5, pc}
 8009808:	200042f0 	.word	0x200042f0

0800980c <_reclaim_reent>:
 800980c:	4b2d      	ldr	r3, [pc, #180]	@ (80098c4 <_reclaim_reent+0xb8>)
 800980e:	b570      	push	{r4, r5, r6, lr}
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	4604      	mov	r4, r0
 8009814:	4283      	cmp	r3, r0
 8009816:	d053      	beq.n	80098c0 <_reclaim_reent+0xb4>
 8009818:	69c3      	ldr	r3, [r0, #28]
 800981a:	b31b      	cbz	r3, 8009864 <_reclaim_reent+0x58>
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	b163      	cbz	r3, 800983a <_reclaim_reent+0x2e>
 8009820:	2500      	movs	r5, #0
 8009822:	69e3      	ldr	r3, [r4, #28]
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	5959      	ldr	r1, [r3, r5]
 8009828:	b9b1      	cbnz	r1, 8009858 <_reclaim_reent+0x4c>
 800982a:	3504      	adds	r5, #4
 800982c:	2d80      	cmp	r5, #128	@ 0x80
 800982e:	d1f8      	bne.n	8009822 <_reclaim_reent+0x16>
 8009830:	69e3      	ldr	r3, [r4, #28]
 8009832:	4620      	mov	r0, r4
 8009834:	68d9      	ldr	r1, [r3, #12]
 8009836:	f000 f8ab 	bl	8009990 <_free_r>
 800983a:	69e3      	ldr	r3, [r4, #28]
 800983c:	6819      	ldr	r1, [r3, #0]
 800983e:	b111      	cbz	r1, 8009846 <_reclaim_reent+0x3a>
 8009840:	4620      	mov	r0, r4
 8009842:	f000 f8a5 	bl	8009990 <_free_r>
 8009846:	69e3      	ldr	r3, [r4, #28]
 8009848:	689d      	ldr	r5, [r3, #8]
 800984a:	b15d      	cbz	r5, 8009864 <_reclaim_reent+0x58>
 800984c:	4629      	mov	r1, r5
 800984e:	4620      	mov	r0, r4
 8009850:	682d      	ldr	r5, [r5, #0]
 8009852:	f000 f89d 	bl	8009990 <_free_r>
 8009856:	e7f8      	b.n	800984a <_reclaim_reent+0x3e>
 8009858:	680e      	ldr	r6, [r1, #0]
 800985a:	4620      	mov	r0, r4
 800985c:	f000 f898 	bl	8009990 <_free_r>
 8009860:	4631      	mov	r1, r6
 8009862:	e7e1      	b.n	8009828 <_reclaim_reent+0x1c>
 8009864:	6961      	ldr	r1, [r4, #20]
 8009866:	b111      	cbz	r1, 800986e <_reclaim_reent+0x62>
 8009868:	4620      	mov	r0, r4
 800986a:	f000 f891 	bl	8009990 <_free_r>
 800986e:	69e1      	ldr	r1, [r4, #28]
 8009870:	b111      	cbz	r1, 8009878 <_reclaim_reent+0x6c>
 8009872:	4620      	mov	r0, r4
 8009874:	f000 f88c 	bl	8009990 <_free_r>
 8009878:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800987a:	b111      	cbz	r1, 8009882 <_reclaim_reent+0x76>
 800987c:	4620      	mov	r0, r4
 800987e:	f000 f887 	bl	8009990 <_free_r>
 8009882:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009884:	b111      	cbz	r1, 800988c <_reclaim_reent+0x80>
 8009886:	4620      	mov	r0, r4
 8009888:	f000 f882 	bl	8009990 <_free_r>
 800988c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800988e:	b111      	cbz	r1, 8009896 <_reclaim_reent+0x8a>
 8009890:	4620      	mov	r0, r4
 8009892:	f000 f87d 	bl	8009990 <_free_r>
 8009896:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009898:	b111      	cbz	r1, 80098a0 <_reclaim_reent+0x94>
 800989a:	4620      	mov	r0, r4
 800989c:	f000 f878 	bl	8009990 <_free_r>
 80098a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80098a2:	b111      	cbz	r1, 80098aa <_reclaim_reent+0x9e>
 80098a4:	4620      	mov	r0, r4
 80098a6:	f000 f873 	bl	8009990 <_free_r>
 80098aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80098ac:	b111      	cbz	r1, 80098b4 <_reclaim_reent+0xa8>
 80098ae:	4620      	mov	r0, r4
 80098b0:	f000 f86e 	bl	8009990 <_free_r>
 80098b4:	6a23      	ldr	r3, [r4, #32]
 80098b6:	b11b      	cbz	r3, 80098c0 <_reclaim_reent+0xb4>
 80098b8:	4620      	mov	r0, r4
 80098ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80098be:	4718      	bx	r3
 80098c0:	bd70      	pop	{r4, r5, r6, pc}
 80098c2:	bf00      	nop
 80098c4:	2000001c 	.word	0x2000001c

080098c8 <_lseek_r>:
 80098c8:	b538      	push	{r3, r4, r5, lr}
 80098ca:	4604      	mov	r4, r0
 80098cc:	4608      	mov	r0, r1
 80098ce:	4611      	mov	r1, r2
 80098d0:	2200      	movs	r2, #0
 80098d2:	4d05      	ldr	r5, [pc, #20]	@ (80098e8 <_lseek_r+0x20>)
 80098d4:	602a      	str	r2, [r5, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	f7f7 fd79 	bl	80013ce <_lseek>
 80098dc:	1c43      	adds	r3, r0, #1
 80098de:	d102      	bne.n	80098e6 <_lseek_r+0x1e>
 80098e0:	682b      	ldr	r3, [r5, #0]
 80098e2:	b103      	cbz	r3, 80098e6 <_lseek_r+0x1e>
 80098e4:	6023      	str	r3, [r4, #0]
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	200042f0 	.word	0x200042f0

080098ec <_read_r>:
 80098ec:	b538      	push	{r3, r4, r5, lr}
 80098ee:	4604      	mov	r4, r0
 80098f0:	4608      	mov	r0, r1
 80098f2:	4611      	mov	r1, r2
 80098f4:	2200      	movs	r2, #0
 80098f6:	4d05      	ldr	r5, [pc, #20]	@ (800990c <_read_r+0x20>)
 80098f8:	602a      	str	r2, [r5, #0]
 80098fa:	461a      	mov	r2, r3
 80098fc:	f7f7 fd0a 	bl	8001314 <_read>
 8009900:	1c43      	adds	r3, r0, #1
 8009902:	d102      	bne.n	800990a <_read_r+0x1e>
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	b103      	cbz	r3, 800990a <_read_r+0x1e>
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	bd38      	pop	{r3, r4, r5, pc}
 800990c:	200042f0 	.word	0x200042f0

08009910 <_write_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4604      	mov	r4, r0
 8009914:	4608      	mov	r0, r1
 8009916:	4611      	mov	r1, r2
 8009918:	2200      	movs	r2, #0
 800991a:	4d05      	ldr	r5, [pc, #20]	@ (8009930 <_write_r+0x20>)
 800991c:	602a      	str	r2, [r5, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	f7f7 fd15 	bl	800134e <_write>
 8009924:	1c43      	adds	r3, r0, #1
 8009926:	d102      	bne.n	800992e <_write_r+0x1e>
 8009928:	682b      	ldr	r3, [r5, #0]
 800992a:	b103      	cbz	r3, 800992e <_write_r+0x1e>
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	bd38      	pop	{r3, r4, r5, pc}
 8009930:	200042f0 	.word	0x200042f0

08009934 <__errno>:
 8009934:	4b01      	ldr	r3, [pc, #4]	@ (800993c <__errno+0x8>)
 8009936:	6818      	ldr	r0, [r3, #0]
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	2000001c 	.word	0x2000001c

08009940 <__libc_init_array>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	2600      	movs	r6, #0
 8009944:	4d0c      	ldr	r5, [pc, #48]	@ (8009978 <__libc_init_array+0x38>)
 8009946:	4c0d      	ldr	r4, [pc, #52]	@ (800997c <__libc_init_array+0x3c>)
 8009948:	1b64      	subs	r4, r4, r5
 800994a:	10a4      	asrs	r4, r4, #2
 800994c:	42a6      	cmp	r6, r4
 800994e:	d109      	bne.n	8009964 <__libc_init_array+0x24>
 8009950:	f000 fd62 	bl	800a418 <_init>
 8009954:	2600      	movs	r6, #0
 8009956:	4d0a      	ldr	r5, [pc, #40]	@ (8009980 <__libc_init_array+0x40>)
 8009958:	4c0a      	ldr	r4, [pc, #40]	@ (8009984 <__libc_init_array+0x44>)
 800995a:	1b64      	subs	r4, r4, r5
 800995c:	10a4      	asrs	r4, r4, #2
 800995e:	42a6      	cmp	r6, r4
 8009960:	d105      	bne.n	800996e <__libc_init_array+0x2e>
 8009962:	bd70      	pop	{r4, r5, r6, pc}
 8009964:	f855 3b04 	ldr.w	r3, [r5], #4
 8009968:	4798      	blx	r3
 800996a:	3601      	adds	r6, #1
 800996c:	e7ee      	b.n	800994c <__libc_init_array+0xc>
 800996e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009972:	4798      	blx	r3
 8009974:	3601      	adds	r6, #1
 8009976:	e7f2      	b.n	800995e <__libc_init_array+0x1e>
 8009978:	0800a620 	.word	0x0800a620
 800997c:	0800a620 	.word	0x0800a620
 8009980:	0800a620 	.word	0x0800a620
 8009984:	0800a624 	.word	0x0800a624

08009988 <__retarget_lock_init_recursive>:
 8009988:	4770      	bx	lr

0800998a <__retarget_lock_acquire_recursive>:
 800998a:	4770      	bx	lr

0800998c <__retarget_lock_release_recursive>:
 800998c:	4770      	bx	lr
	...

08009990 <_free_r>:
 8009990:	b538      	push	{r3, r4, r5, lr}
 8009992:	4605      	mov	r5, r0
 8009994:	2900      	cmp	r1, #0
 8009996:	d040      	beq.n	8009a1a <_free_r+0x8a>
 8009998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800999c:	1f0c      	subs	r4, r1, #4
 800999e:	2b00      	cmp	r3, #0
 80099a0:	bfb8      	it	lt
 80099a2:	18e4      	addlt	r4, r4, r3
 80099a4:	f000 f8de 	bl	8009b64 <__malloc_lock>
 80099a8:	4a1c      	ldr	r2, [pc, #112]	@ (8009a1c <_free_r+0x8c>)
 80099aa:	6813      	ldr	r3, [r2, #0]
 80099ac:	b933      	cbnz	r3, 80099bc <_free_r+0x2c>
 80099ae:	6063      	str	r3, [r4, #4]
 80099b0:	6014      	str	r4, [r2, #0]
 80099b2:	4628      	mov	r0, r5
 80099b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099b8:	f000 b8da 	b.w	8009b70 <__malloc_unlock>
 80099bc:	42a3      	cmp	r3, r4
 80099be:	d908      	bls.n	80099d2 <_free_r+0x42>
 80099c0:	6820      	ldr	r0, [r4, #0]
 80099c2:	1821      	adds	r1, r4, r0
 80099c4:	428b      	cmp	r3, r1
 80099c6:	bf01      	itttt	eq
 80099c8:	6819      	ldreq	r1, [r3, #0]
 80099ca:	685b      	ldreq	r3, [r3, #4]
 80099cc:	1809      	addeq	r1, r1, r0
 80099ce:	6021      	streq	r1, [r4, #0]
 80099d0:	e7ed      	b.n	80099ae <_free_r+0x1e>
 80099d2:	461a      	mov	r2, r3
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	b10b      	cbz	r3, 80099dc <_free_r+0x4c>
 80099d8:	42a3      	cmp	r3, r4
 80099da:	d9fa      	bls.n	80099d2 <_free_r+0x42>
 80099dc:	6811      	ldr	r1, [r2, #0]
 80099de:	1850      	adds	r0, r2, r1
 80099e0:	42a0      	cmp	r0, r4
 80099e2:	d10b      	bne.n	80099fc <_free_r+0x6c>
 80099e4:	6820      	ldr	r0, [r4, #0]
 80099e6:	4401      	add	r1, r0
 80099e8:	1850      	adds	r0, r2, r1
 80099ea:	4283      	cmp	r3, r0
 80099ec:	6011      	str	r1, [r2, #0]
 80099ee:	d1e0      	bne.n	80099b2 <_free_r+0x22>
 80099f0:	6818      	ldr	r0, [r3, #0]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	4408      	add	r0, r1
 80099f6:	6010      	str	r0, [r2, #0]
 80099f8:	6053      	str	r3, [r2, #4]
 80099fa:	e7da      	b.n	80099b2 <_free_r+0x22>
 80099fc:	d902      	bls.n	8009a04 <_free_r+0x74>
 80099fe:	230c      	movs	r3, #12
 8009a00:	602b      	str	r3, [r5, #0]
 8009a02:	e7d6      	b.n	80099b2 <_free_r+0x22>
 8009a04:	6820      	ldr	r0, [r4, #0]
 8009a06:	1821      	adds	r1, r4, r0
 8009a08:	428b      	cmp	r3, r1
 8009a0a:	bf01      	itttt	eq
 8009a0c:	6819      	ldreq	r1, [r3, #0]
 8009a0e:	685b      	ldreq	r3, [r3, #4]
 8009a10:	1809      	addeq	r1, r1, r0
 8009a12:	6021      	streq	r1, [r4, #0]
 8009a14:	6063      	str	r3, [r4, #4]
 8009a16:	6054      	str	r4, [r2, #4]
 8009a18:	e7cb      	b.n	80099b2 <_free_r+0x22>
 8009a1a:	bd38      	pop	{r3, r4, r5, pc}
 8009a1c:	200042fc 	.word	0x200042fc

08009a20 <sbrk_aligned>:
 8009a20:	b570      	push	{r4, r5, r6, lr}
 8009a22:	4e0f      	ldr	r6, [pc, #60]	@ (8009a60 <sbrk_aligned+0x40>)
 8009a24:	460c      	mov	r4, r1
 8009a26:	6831      	ldr	r1, [r6, #0]
 8009a28:	4605      	mov	r5, r0
 8009a2a:	b911      	cbnz	r1, 8009a32 <sbrk_aligned+0x12>
 8009a2c:	f000 fcd6 	bl	800a3dc <_sbrk_r>
 8009a30:	6030      	str	r0, [r6, #0]
 8009a32:	4621      	mov	r1, r4
 8009a34:	4628      	mov	r0, r5
 8009a36:	f000 fcd1 	bl	800a3dc <_sbrk_r>
 8009a3a:	1c43      	adds	r3, r0, #1
 8009a3c:	d103      	bne.n	8009a46 <sbrk_aligned+0x26>
 8009a3e:	f04f 34ff 	mov.w	r4, #4294967295
 8009a42:	4620      	mov	r0, r4
 8009a44:	bd70      	pop	{r4, r5, r6, pc}
 8009a46:	1cc4      	adds	r4, r0, #3
 8009a48:	f024 0403 	bic.w	r4, r4, #3
 8009a4c:	42a0      	cmp	r0, r4
 8009a4e:	d0f8      	beq.n	8009a42 <sbrk_aligned+0x22>
 8009a50:	1a21      	subs	r1, r4, r0
 8009a52:	4628      	mov	r0, r5
 8009a54:	f000 fcc2 	bl	800a3dc <_sbrk_r>
 8009a58:	3001      	adds	r0, #1
 8009a5a:	d1f2      	bne.n	8009a42 <sbrk_aligned+0x22>
 8009a5c:	e7ef      	b.n	8009a3e <sbrk_aligned+0x1e>
 8009a5e:	bf00      	nop
 8009a60:	200042f8 	.word	0x200042f8

08009a64 <_malloc_r>:
 8009a64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a68:	1ccd      	adds	r5, r1, #3
 8009a6a:	f025 0503 	bic.w	r5, r5, #3
 8009a6e:	3508      	adds	r5, #8
 8009a70:	2d0c      	cmp	r5, #12
 8009a72:	bf38      	it	cc
 8009a74:	250c      	movcc	r5, #12
 8009a76:	2d00      	cmp	r5, #0
 8009a78:	4606      	mov	r6, r0
 8009a7a:	db01      	blt.n	8009a80 <_malloc_r+0x1c>
 8009a7c:	42a9      	cmp	r1, r5
 8009a7e:	d904      	bls.n	8009a8a <_malloc_r+0x26>
 8009a80:	230c      	movs	r3, #12
 8009a82:	6033      	str	r3, [r6, #0]
 8009a84:	2000      	movs	r0, #0
 8009a86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b60 <_malloc_r+0xfc>
 8009a8e:	f000 f869 	bl	8009b64 <__malloc_lock>
 8009a92:	f8d8 3000 	ldr.w	r3, [r8]
 8009a96:	461c      	mov	r4, r3
 8009a98:	bb44      	cbnz	r4, 8009aec <_malloc_r+0x88>
 8009a9a:	4629      	mov	r1, r5
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f7ff ffbf 	bl	8009a20 <sbrk_aligned>
 8009aa2:	1c43      	adds	r3, r0, #1
 8009aa4:	4604      	mov	r4, r0
 8009aa6:	d158      	bne.n	8009b5a <_malloc_r+0xf6>
 8009aa8:	f8d8 4000 	ldr.w	r4, [r8]
 8009aac:	4627      	mov	r7, r4
 8009aae:	2f00      	cmp	r7, #0
 8009ab0:	d143      	bne.n	8009b3a <_malloc_r+0xd6>
 8009ab2:	2c00      	cmp	r4, #0
 8009ab4:	d04b      	beq.n	8009b4e <_malloc_r+0xea>
 8009ab6:	6823      	ldr	r3, [r4, #0]
 8009ab8:	4639      	mov	r1, r7
 8009aba:	4630      	mov	r0, r6
 8009abc:	eb04 0903 	add.w	r9, r4, r3
 8009ac0:	f000 fc8c 	bl	800a3dc <_sbrk_r>
 8009ac4:	4581      	cmp	r9, r0
 8009ac6:	d142      	bne.n	8009b4e <_malloc_r+0xea>
 8009ac8:	6821      	ldr	r1, [r4, #0]
 8009aca:	4630      	mov	r0, r6
 8009acc:	1a6d      	subs	r5, r5, r1
 8009ace:	4629      	mov	r1, r5
 8009ad0:	f7ff ffa6 	bl	8009a20 <sbrk_aligned>
 8009ad4:	3001      	adds	r0, #1
 8009ad6:	d03a      	beq.n	8009b4e <_malloc_r+0xea>
 8009ad8:	6823      	ldr	r3, [r4, #0]
 8009ada:	442b      	add	r3, r5
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	f8d8 3000 	ldr.w	r3, [r8]
 8009ae2:	685a      	ldr	r2, [r3, #4]
 8009ae4:	bb62      	cbnz	r2, 8009b40 <_malloc_r+0xdc>
 8009ae6:	f8c8 7000 	str.w	r7, [r8]
 8009aea:	e00f      	b.n	8009b0c <_malloc_r+0xa8>
 8009aec:	6822      	ldr	r2, [r4, #0]
 8009aee:	1b52      	subs	r2, r2, r5
 8009af0:	d420      	bmi.n	8009b34 <_malloc_r+0xd0>
 8009af2:	2a0b      	cmp	r2, #11
 8009af4:	d917      	bls.n	8009b26 <_malloc_r+0xc2>
 8009af6:	1961      	adds	r1, r4, r5
 8009af8:	42a3      	cmp	r3, r4
 8009afa:	6025      	str	r5, [r4, #0]
 8009afc:	bf18      	it	ne
 8009afe:	6059      	strne	r1, [r3, #4]
 8009b00:	6863      	ldr	r3, [r4, #4]
 8009b02:	bf08      	it	eq
 8009b04:	f8c8 1000 	streq.w	r1, [r8]
 8009b08:	5162      	str	r2, [r4, r5]
 8009b0a:	604b      	str	r3, [r1, #4]
 8009b0c:	4630      	mov	r0, r6
 8009b0e:	f000 f82f 	bl	8009b70 <__malloc_unlock>
 8009b12:	f104 000b 	add.w	r0, r4, #11
 8009b16:	1d23      	adds	r3, r4, #4
 8009b18:	f020 0007 	bic.w	r0, r0, #7
 8009b1c:	1ac2      	subs	r2, r0, r3
 8009b1e:	bf1c      	itt	ne
 8009b20:	1a1b      	subne	r3, r3, r0
 8009b22:	50a3      	strne	r3, [r4, r2]
 8009b24:	e7af      	b.n	8009a86 <_malloc_r+0x22>
 8009b26:	6862      	ldr	r2, [r4, #4]
 8009b28:	42a3      	cmp	r3, r4
 8009b2a:	bf0c      	ite	eq
 8009b2c:	f8c8 2000 	streq.w	r2, [r8]
 8009b30:	605a      	strne	r2, [r3, #4]
 8009b32:	e7eb      	b.n	8009b0c <_malloc_r+0xa8>
 8009b34:	4623      	mov	r3, r4
 8009b36:	6864      	ldr	r4, [r4, #4]
 8009b38:	e7ae      	b.n	8009a98 <_malloc_r+0x34>
 8009b3a:	463c      	mov	r4, r7
 8009b3c:	687f      	ldr	r7, [r7, #4]
 8009b3e:	e7b6      	b.n	8009aae <_malloc_r+0x4a>
 8009b40:	461a      	mov	r2, r3
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	42a3      	cmp	r3, r4
 8009b46:	d1fb      	bne.n	8009b40 <_malloc_r+0xdc>
 8009b48:	2300      	movs	r3, #0
 8009b4a:	6053      	str	r3, [r2, #4]
 8009b4c:	e7de      	b.n	8009b0c <_malloc_r+0xa8>
 8009b4e:	230c      	movs	r3, #12
 8009b50:	4630      	mov	r0, r6
 8009b52:	6033      	str	r3, [r6, #0]
 8009b54:	f000 f80c 	bl	8009b70 <__malloc_unlock>
 8009b58:	e794      	b.n	8009a84 <_malloc_r+0x20>
 8009b5a:	6005      	str	r5, [r0, #0]
 8009b5c:	e7d6      	b.n	8009b0c <_malloc_r+0xa8>
 8009b5e:	bf00      	nop
 8009b60:	200042fc 	.word	0x200042fc

08009b64 <__malloc_lock>:
 8009b64:	4801      	ldr	r0, [pc, #4]	@ (8009b6c <__malloc_lock+0x8>)
 8009b66:	f7ff bf10 	b.w	800998a <__retarget_lock_acquire_recursive>
 8009b6a:	bf00      	nop
 8009b6c:	200042f4 	.word	0x200042f4

08009b70 <__malloc_unlock>:
 8009b70:	4801      	ldr	r0, [pc, #4]	@ (8009b78 <__malloc_unlock+0x8>)
 8009b72:	f7ff bf0b 	b.w	800998c <__retarget_lock_release_recursive>
 8009b76:	bf00      	nop
 8009b78:	200042f4 	.word	0x200042f4

08009b7c <__sfputc_r>:
 8009b7c:	6893      	ldr	r3, [r2, #8]
 8009b7e:	b410      	push	{r4}
 8009b80:	3b01      	subs	r3, #1
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	6093      	str	r3, [r2, #8]
 8009b86:	da07      	bge.n	8009b98 <__sfputc_r+0x1c>
 8009b88:	6994      	ldr	r4, [r2, #24]
 8009b8a:	42a3      	cmp	r3, r4
 8009b8c:	db01      	blt.n	8009b92 <__sfputc_r+0x16>
 8009b8e:	290a      	cmp	r1, #10
 8009b90:	d102      	bne.n	8009b98 <__sfputc_r+0x1c>
 8009b92:	bc10      	pop	{r4}
 8009b94:	f7ff bd8d 	b.w	80096b2 <__swbuf_r>
 8009b98:	6813      	ldr	r3, [r2, #0]
 8009b9a:	1c58      	adds	r0, r3, #1
 8009b9c:	6010      	str	r0, [r2, #0]
 8009b9e:	7019      	strb	r1, [r3, #0]
 8009ba0:	4608      	mov	r0, r1
 8009ba2:	bc10      	pop	{r4}
 8009ba4:	4770      	bx	lr

08009ba6 <__sfputs_r>:
 8009ba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba8:	4606      	mov	r6, r0
 8009baa:	460f      	mov	r7, r1
 8009bac:	4614      	mov	r4, r2
 8009bae:	18d5      	adds	r5, r2, r3
 8009bb0:	42ac      	cmp	r4, r5
 8009bb2:	d101      	bne.n	8009bb8 <__sfputs_r+0x12>
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	e007      	b.n	8009bc8 <__sfputs_r+0x22>
 8009bb8:	463a      	mov	r2, r7
 8009bba:	4630      	mov	r0, r6
 8009bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc0:	f7ff ffdc 	bl	8009b7c <__sfputc_r>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	d1f3      	bne.n	8009bb0 <__sfputs_r+0xa>
 8009bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bcc <_vfiprintf_r>:
 8009bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd0:	460d      	mov	r5, r1
 8009bd2:	4614      	mov	r4, r2
 8009bd4:	4698      	mov	r8, r3
 8009bd6:	4606      	mov	r6, r0
 8009bd8:	b09d      	sub	sp, #116	@ 0x74
 8009bda:	b118      	cbz	r0, 8009be4 <_vfiprintf_r+0x18>
 8009bdc:	6a03      	ldr	r3, [r0, #32]
 8009bde:	b90b      	cbnz	r3, 8009be4 <_vfiprintf_r+0x18>
 8009be0:	f7ff fc76 	bl	80094d0 <__sinit>
 8009be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009be6:	07d9      	lsls	r1, r3, #31
 8009be8:	d405      	bmi.n	8009bf6 <_vfiprintf_r+0x2a>
 8009bea:	89ab      	ldrh	r3, [r5, #12]
 8009bec:	059a      	lsls	r2, r3, #22
 8009bee:	d402      	bmi.n	8009bf6 <_vfiprintf_r+0x2a>
 8009bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bf2:	f7ff feca 	bl	800998a <__retarget_lock_acquire_recursive>
 8009bf6:	89ab      	ldrh	r3, [r5, #12]
 8009bf8:	071b      	lsls	r3, r3, #28
 8009bfa:	d501      	bpl.n	8009c00 <_vfiprintf_r+0x34>
 8009bfc:	692b      	ldr	r3, [r5, #16]
 8009bfe:	b99b      	cbnz	r3, 8009c28 <_vfiprintf_r+0x5c>
 8009c00:	4629      	mov	r1, r5
 8009c02:	4630      	mov	r0, r6
 8009c04:	f7ff fd94 	bl	8009730 <__swsetup_r>
 8009c08:	b170      	cbz	r0, 8009c28 <_vfiprintf_r+0x5c>
 8009c0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c0c:	07dc      	lsls	r4, r3, #31
 8009c0e:	d504      	bpl.n	8009c1a <_vfiprintf_r+0x4e>
 8009c10:	f04f 30ff 	mov.w	r0, #4294967295
 8009c14:	b01d      	add	sp, #116	@ 0x74
 8009c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c1a:	89ab      	ldrh	r3, [r5, #12]
 8009c1c:	0598      	lsls	r0, r3, #22
 8009c1e:	d4f7      	bmi.n	8009c10 <_vfiprintf_r+0x44>
 8009c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c22:	f7ff feb3 	bl	800998c <__retarget_lock_release_recursive>
 8009c26:	e7f3      	b.n	8009c10 <_vfiprintf_r+0x44>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c2c:	2320      	movs	r3, #32
 8009c2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c32:	2330      	movs	r3, #48	@ 0x30
 8009c34:	f04f 0901 	mov.w	r9, #1
 8009c38:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009de8 <_vfiprintf_r+0x21c>
 8009c40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c44:	4623      	mov	r3, r4
 8009c46:	469a      	mov	sl, r3
 8009c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c4c:	b10a      	cbz	r2, 8009c52 <_vfiprintf_r+0x86>
 8009c4e:	2a25      	cmp	r2, #37	@ 0x25
 8009c50:	d1f9      	bne.n	8009c46 <_vfiprintf_r+0x7a>
 8009c52:	ebba 0b04 	subs.w	fp, sl, r4
 8009c56:	d00b      	beq.n	8009c70 <_vfiprintf_r+0xa4>
 8009c58:	465b      	mov	r3, fp
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	4630      	mov	r0, r6
 8009c60:	f7ff ffa1 	bl	8009ba6 <__sfputs_r>
 8009c64:	3001      	adds	r0, #1
 8009c66:	f000 80a7 	beq.w	8009db8 <_vfiprintf_r+0x1ec>
 8009c6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c6c:	445a      	add	r2, fp
 8009c6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c70:	f89a 3000 	ldrb.w	r3, [sl]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f000 809f 	beq.w	8009db8 <_vfiprintf_r+0x1ec>
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c84:	f10a 0a01 	add.w	sl, sl, #1
 8009c88:	9304      	str	r3, [sp, #16]
 8009c8a:	9307      	str	r3, [sp, #28]
 8009c8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c90:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c92:	4654      	mov	r4, sl
 8009c94:	2205      	movs	r2, #5
 8009c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c9a:	4853      	ldr	r0, [pc, #332]	@ (8009de8 <_vfiprintf_r+0x21c>)
 8009c9c:	f000 fbae 	bl	800a3fc <memchr>
 8009ca0:	9a04      	ldr	r2, [sp, #16]
 8009ca2:	b9d8      	cbnz	r0, 8009cdc <_vfiprintf_r+0x110>
 8009ca4:	06d1      	lsls	r1, r2, #27
 8009ca6:	bf44      	itt	mi
 8009ca8:	2320      	movmi	r3, #32
 8009caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cae:	0713      	lsls	r3, r2, #28
 8009cb0:	bf44      	itt	mi
 8009cb2:	232b      	movmi	r3, #43	@ 0x2b
 8009cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8009cbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cbe:	d015      	beq.n	8009cec <_vfiprintf_r+0x120>
 8009cc0:	4654      	mov	r4, sl
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	f04f 0c0a 	mov.w	ip, #10
 8009cc8:	9a07      	ldr	r2, [sp, #28]
 8009cca:	4621      	mov	r1, r4
 8009ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cd0:	3b30      	subs	r3, #48	@ 0x30
 8009cd2:	2b09      	cmp	r3, #9
 8009cd4:	d94b      	bls.n	8009d6e <_vfiprintf_r+0x1a2>
 8009cd6:	b1b0      	cbz	r0, 8009d06 <_vfiprintf_r+0x13a>
 8009cd8:	9207      	str	r2, [sp, #28]
 8009cda:	e014      	b.n	8009d06 <_vfiprintf_r+0x13a>
 8009cdc:	eba0 0308 	sub.w	r3, r0, r8
 8009ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	46a2      	mov	sl, r4
 8009ce8:	9304      	str	r3, [sp, #16]
 8009cea:	e7d2      	b.n	8009c92 <_vfiprintf_r+0xc6>
 8009cec:	9b03      	ldr	r3, [sp, #12]
 8009cee:	1d19      	adds	r1, r3, #4
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	9103      	str	r1, [sp, #12]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	bfbb      	ittet	lt
 8009cf8:	425b      	neglt	r3, r3
 8009cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8009cfe:	9307      	strge	r3, [sp, #28]
 8009d00:	9307      	strlt	r3, [sp, #28]
 8009d02:	bfb8      	it	lt
 8009d04:	9204      	strlt	r2, [sp, #16]
 8009d06:	7823      	ldrb	r3, [r4, #0]
 8009d08:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d0a:	d10a      	bne.n	8009d22 <_vfiprintf_r+0x156>
 8009d0c:	7863      	ldrb	r3, [r4, #1]
 8009d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d10:	d132      	bne.n	8009d78 <_vfiprintf_r+0x1ac>
 8009d12:	9b03      	ldr	r3, [sp, #12]
 8009d14:	3402      	adds	r4, #2
 8009d16:	1d1a      	adds	r2, r3, #4
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	9203      	str	r2, [sp, #12]
 8009d1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d20:	9305      	str	r3, [sp, #20]
 8009d22:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009dec <_vfiprintf_r+0x220>
 8009d26:	2203      	movs	r2, #3
 8009d28:	4650      	mov	r0, sl
 8009d2a:	7821      	ldrb	r1, [r4, #0]
 8009d2c:	f000 fb66 	bl	800a3fc <memchr>
 8009d30:	b138      	cbz	r0, 8009d42 <_vfiprintf_r+0x176>
 8009d32:	2240      	movs	r2, #64	@ 0x40
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	eba0 000a 	sub.w	r0, r0, sl
 8009d3a:	4082      	lsls	r2, r0
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	3401      	adds	r4, #1
 8009d40:	9304      	str	r3, [sp, #16]
 8009d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d46:	2206      	movs	r2, #6
 8009d48:	4829      	ldr	r0, [pc, #164]	@ (8009df0 <_vfiprintf_r+0x224>)
 8009d4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d4e:	f000 fb55 	bl	800a3fc <memchr>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	d03f      	beq.n	8009dd6 <_vfiprintf_r+0x20a>
 8009d56:	4b27      	ldr	r3, [pc, #156]	@ (8009df4 <_vfiprintf_r+0x228>)
 8009d58:	bb1b      	cbnz	r3, 8009da2 <_vfiprintf_r+0x1d6>
 8009d5a:	9b03      	ldr	r3, [sp, #12]
 8009d5c:	3307      	adds	r3, #7
 8009d5e:	f023 0307 	bic.w	r3, r3, #7
 8009d62:	3308      	adds	r3, #8
 8009d64:	9303      	str	r3, [sp, #12]
 8009d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d68:	443b      	add	r3, r7
 8009d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d6c:	e76a      	b.n	8009c44 <_vfiprintf_r+0x78>
 8009d6e:	460c      	mov	r4, r1
 8009d70:	2001      	movs	r0, #1
 8009d72:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d76:	e7a8      	b.n	8009cca <_vfiprintf_r+0xfe>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	f04f 0c0a 	mov.w	ip, #10
 8009d7e:	4619      	mov	r1, r3
 8009d80:	3401      	adds	r4, #1
 8009d82:	9305      	str	r3, [sp, #20]
 8009d84:	4620      	mov	r0, r4
 8009d86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d8a:	3a30      	subs	r2, #48	@ 0x30
 8009d8c:	2a09      	cmp	r2, #9
 8009d8e:	d903      	bls.n	8009d98 <_vfiprintf_r+0x1cc>
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d0c6      	beq.n	8009d22 <_vfiprintf_r+0x156>
 8009d94:	9105      	str	r1, [sp, #20]
 8009d96:	e7c4      	b.n	8009d22 <_vfiprintf_r+0x156>
 8009d98:	4604      	mov	r4, r0
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009da0:	e7f0      	b.n	8009d84 <_vfiprintf_r+0x1b8>
 8009da2:	ab03      	add	r3, sp, #12
 8009da4:	9300      	str	r3, [sp, #0]
 8009da6:	462a      	mov	r2, r5
 8009da8:	4630      	mov	r0, r6
 8009daa:	4b13      	ldr	r3, [pc, #76]	@ (8009df8 <_vfiprintf_r+0x22c>)
 8009dac:	a904      	add	r1, sp, #16
 8009dae:	f3af 8000 	nop.w
 8009db2:	4607      	mov	r7, r0
 8009db4:	1c78      	adds	r0, r7, #1
 8009db6:	d1d6      	bne.n	8009d66 <_vfiprintf_r+0x19a>
 8009db8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dba:	07d9      	lsls	r1, r3, #31
 8009dbc:	d405      	bmi.n	8009dca <_vfiprintf_r+0x1fe>
 8009dbe:	89ab      	ldrh	r3, [r5, #12]
 8009dc0:	059a      	lsls	r2, r3, #22
 8009dc2:	d402      	bmi.n	8009dca <_vfiprintf_r+0x1fe>
 8009dc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dc6:	f7ff fde1 	bl	800998c <__retarget_lock_release_recursive>
 8009dca:	89ab      	ldrh	r3, [r5, #12]
 8009dcc:	065b      	lsls	r3, r3, #25
 8009dce:	f53f af1f 	bmi.w	8009c10 <_vfiprintf_r+0x44>
 8009dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dd4:	e71e      	b.n	8009c14 <_vfiprintf_r+0x48>
 8009dd6:	ab03      	add	r3, sp, #12
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	462a      	mov	r2, r5
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4b06      	ldr	r3, [pc, #24]	@ (8009df8 <_vfiprintf_r+0x22c>)
 8009de0:	a904      	add	r1, sp, #16
 8009de2:	f000 f87d 	bl	8009ee0 <_printf_i>
 8009de6:	e7e4      	b.n	8009db2 <_vfiprintf_r+0x1e6>
 8009de8:	0800a5ea 	.word	0x0800a5ea
 8009dec:	0800a5f0 	.word	0x0800a5f0
 8009df0:	0800a5f4 	.word	0x0800a5f4
 8009df4:	00000000 	.word	0x00000000
 8009df8:	08009ba7 	.word	0x08009ba7

08009dfc <_printf_common>:
 8009dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e00:	4616      	mov	r6, r2
 8009e02:	4698      	mov	r8, r3
 8009e04:	688a      	ldr	r2, [r1, #8]
 8009e06:	690b      	ldr	r3, [r1, #16]
 8009e08:	4607      	mov	r7, r0
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	bfb8      	it	lt
 8009e0e:	4613      	movlt	r3, r2
 8009e10:	6033      	str	r3, [r6, #0]
 8009e12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e16:	460c      	mov	r4, r1
 8009e18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e1c:	b10a      	cbz	r2, 8009e22 <_printf_common+0x26>
 8009e1e:	3301      	adds	r3, #1
 8009e20:	6033      	str	r3, [r6, #0]
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	0699      	lsls	r1, r3, #26
 8009e26:	bf42      	ittt	mi
 8009e28:	6833      	ldrmi	r3, [r6, #0]
 8009e2a:	3302      	addmi	r3, #2
 8009e2c:	6033      	strmi	r3, [r6, #0]
 8009e2e:	6825      	ldr	r5, [r4, #0]
 8009e30:	f015 0506 	ands.w	r5, r5, #6
 8009e34:	d106      	bne.n	8009e44 <_printf_common+0x48>
 8009e36:	f104 0a19 	add.w	sl, r4, #25
 8009e3a:	68e3      	ldr	r3, [r4, #12]
 8009e3c:	6832      	ldr	r2, [r6, #0]
 8009e3e:	1a9b      	subs	r3, r3, r2
 8009e40:	42ab      	cmp	r3, r5
 8009e42:	dc2b      	bgt.n	8009e9c <_printf_common+0xa0>
 8009e44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e48:	6822      	ldr	r2, [r4, #0]
 8009e4a:	3b00      	subs	r3, #0
 8009e4c:	bf18      	it	ne
 8009e4e:	2301      	movne	r3, #1
 8009e50:	0692      	lsls	r2, r2, #26
 8009e52:	d430      	bmi.n	8009eb6 <_printf_common+0xba>
 8009e54:	4641      	mov	r1, r8
 8009e56:	4638      	mov	r0, r7
 8009e58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e5c:	47c8      	blx	r9
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d023      	beq.n	8009eaa <_printf_common+0xae>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	6922      	ldr	r2, [r4, #16]
 8009e66:	f003 0306 	and.w	r3, r3, #6
 8009e6a:	2b04      	cmp	r3, #4
 8009e6c:	bf14      	ite	ne
 8009e6e:	2500      	movne	r5, #0
 8009e70:	6833      	ldreq	r3, [r6, #0]
 8009e72:	f04f 0600 	mov.w	r6, #0
 8009e76:	bf08      	it	eq
 8009e78:	68e5      	ldreq	r5, [r4, #12]
 8009e7a:	f104 041a 	add.w	r4, r4, #26
 8009e7e:	bf08      	it	eq
 8009e80:	1aed      	subeq	r5, r5, r3
 8009e82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009e86:	bf08      	it	eq
 8009e88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	bfc4      	itt	gt
 8009e90:	1a9b      	subgt	r3, r3, r2
 8009e92:	18ed      	addgt	r5, r5, r3
 8009e94:	42b5      	cmp	r5, r6
 8009e96:	d11a      	bne.n	8009ece <_printf_common+0xd2>
 8009e98:	2000      	movs	r0, #0
 8009e9a:	e008      	b.n	8009eae <_printf_common+0xb2>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	4652      	mov	r2, sl
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	4638      	mov	r0, r7
 8009ea4:	47c8      	blx	r9
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d103      	bne.n	8009eb2 <_printf_common+0xb6>
 8009eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8009eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eb2:	3501      	adds	r5, #1
 8009eb4:	e7c1      	b.n	8009e3a <_printf_common+0x3e>
 8009eb6:	2030      	movs	r0, #48	@ 0x30
 8009eb8:	18e1      	adds	r1, r4, r3
 8009eba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ebe:	1c5a      	adds	r2, r3, #1
 8009ec0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ec4:	4422      	add	r2, r4
 8009ec6:	3302      	adds	r3, #2
 8009ec8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ecc:	e7c2      	b.n	8009e54 <_printf_common+0x58>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	4622      	mov	r2, r4
 8009ed2:	4641      	mov	r1, r8
 8009ed4:	4638      	mov	r0, r7
 8009ed6:	47c8      	blx	r9
 8009ed8:	3001      	adds	r0, #1
 8009eda:	d0e6      	beq.n	8009eaa <_printf_common+0xae>
 8009edc:	3601      	adds	r6, #1
 8009ede:	e7d9      	b.n	8009e94 <_printf_common+0x98>

08009ee0 <_printf_i>:
 8009ee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ee4:	7e0f      	ldrb	r7, [r1, #24]
 8009ee6:	4691      	mov	r9, r2
 8009ee8:	2f78      	cmp	r7, #120	@ 0x78
 8009eea:	4680      	mov	r8, r0
 8009eec:	460c      	mov	r4, r1
 8009eee:	469a      	mov	sl, r3
 8009ef0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009ef2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009ef6:	d807      	bhi.n	8009f08 <_printf_i+0x28>
 8009ef8:	2f62      	cmp	r7, #98	@ 0x62
 8009efa:	d80a      	bhi.n	8009f12 <_printf_i+0x32>
 8009efc:	2f00      	cmp	r7, #0
 8009efe:	f000 80d1 	beq.w	800a0a4 <_printf_i+0x1c4>
 8009f02:	2f58      	cmp	r7, #88	@ 0x58
 8009f04:	f000 80b8 	beq.w	800a078 <_printf_i+0x198>
 8009f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f10:	e03a      	b.n	8009f88 <_printf_i+0xa8>
 8009f12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f16:	2b15      	cmp	r3, #21
 8009f18:	d8f6      	bhi.n	8009f08 <_printf_i+0x28>
 8009f1a:	a101      	add	r1, pc, #4	@ (adr r1, 8009f20 <_printf_i+0x40>)
 8009f1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f20:	08009f79 	.word	0x08009f79
 8009f24:	08009f8d 	.word	0x08009f8d
 8009f28:	08009f09 	.word	0x08009f09
 8009f2c:	08009f09 	.word	0x08009f09
 8009f30:	08009f09 	.word	0x08009f09
 8009f34:	08009f09 	.word	0x08009f09
 8009f38:	08009f8d 	.word	0x08009f8d
 8009f3c:	08009f09 	.word	0x08009f09
 8009f40:	08009f09 	.word	0x08009f09
 8009f44:	08009f09 	.word	0x08009f09
 8009f48:	08009f09 	.word	0x08009f09
 8009f4c:	0800a08b 	.word	0x0800a08b
 8009f50:	08009fb7 	.word	0x08009fb7
 8009f54:	0800a045 	.word	0x0800a045
 8009f58:	08009f09 	.word	0x08009f09
 8009f5c:	08009f09 	.word	0x08009f09
 8009f60:	0800a0ad 	.word	0x0800a0ad
 8009f64:	08009f09 	.word	0x08009f09
 8009f68:	08009fb7 	.word	0x08009fb7
 8009f6c:	08009f09 	.word	0x08009f09
 8009f70:	08009f09 	.word	0x08009f09
 8009f74:	0800a04d 	.word	0x0800a04d
 8009f78:	6833      	ldr	r3, [r6, #0]
 8009f7a:	1d1a      	adds	r2, r3, #4
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	6032      	str	r2, [r6, #0]
 8009f80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f88:	2301      	movs	r3, #1
 8009f8a:	e09c      	b.n	800a0c6 <_printf_i+0x1e6>
 8009f8c:	6833      	ldr	r3, [r6, #0]
 8009f8e:	6820      	ldr	r0, [r4, #0]
 8009f90:	1d19      	adds	r1, r3, #4
 8009f92:	6031      	str	r1, [r6, #0]
 8009f94:	0606      	lsls	r6, r0, #24
 8009f96:	d501      	bpl.n	8009f9c <_printf_i+0xbc>
 8009f98:	681d      	ldr	r5, [r3, #0]
 8009f9a:	e003      	b.n	8009fa4 <_printf_i+0xc4>
 8009f9c:	0645      	lsls	r5, r0, #25
 8009f9e:	d5fb      	bpl.n	8009f98 <_printf_i+0xb8>
 8009fa0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fa4:	2d00      	cmp	r5, #0
 8009fa6:	da03      	bge.n	8009fb0 <_printf_i+0xd0>
 8009fa8:	232d      	movs	r3, #45	@ 0x2d
 8009faa:	426d      	negs	r5, r5
 8009fac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fb0:	230a      	movs	r3, #10
 8009fb2:	4858      	ldr	r0, [pc, #352]	@ (800a114 <_printf_i+0x234>)
 8009fb4:	e011      	b.n	8009fda <_printf_i+0xfa>
 8009fb6:	6821      	ldr	r1, [r4, #0]
 8009fb8:	6833      	ldr	r3, [r6, #0]
 8009fba:	0608      	lsls	r0, r1, #24
 8009fbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fc0:	d402      	bmi.n	8009fc8 <_printf_i+0xe8>
 8009fc2:	0649      	lsls	r1, r1, #25
 8009fc4:	bf48      	it	mi
 8009fc6:	b2ad      	uxthmi	r5, r5
 8009fc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fca:	6033      	str	r3, [r6, #0]
 8009fcc:	bf14      	ite	ne
 8009fce:	230a      	movne	r3, #10
 8009fd0:	2308      	moveq	r3, #8
 8009fd2:	4850      	ldr	r0, [pc, #320]	@ (800a114 <_printf_i+0x234>)
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fda:	6866      	ldr	r6, [r4, #4]
 8009fdc:	2e00      	cmp	r6, #0
 8009fde:	60a6      	str	r6, [r4, #8]
 8009fe0:	db05      	blt.n	8009fee <_printf_i+0x10e>
 8009fe2:	6821      	ldr	r1, [r4, #0]
 8009fe4:	432e      	orrs	r6, r5
 8009fe6:	f021 0104 	bic.w	r1, r1, #4
 8009fea:	6021      	str	r1, [r4, #0]
 8009fec:	d04b      	beq.n	800a086 <_printf_i+0x1a6>
 8009fee:	4616      	mov	r6, r2
 8009ff0:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ff4:	fb03 5711 	mls	r7, r3, r1, r5
 8009ff8:	5dc7      	ldrb	r7, [r0, r7]
 8009ffa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ffe:	462f      	mov	r7, r5
 800a000:	42bb      	cmp	r3, r7
 800a002:	460d      	mov	r5, r1
 800a004:	d9f4      	bls.n	8009ff0 <_printf_i+0x110>
 800a006:	2b08      	cmp	r3, #8
 800a008:	d10b      	bne.n	800a022 <_printf_i+0x142>
 800a00a:	6823      	ldr	r3, [r4, #0]
 800a00c:	07df      	lsls	r7, r3, #31
 800a00e:	d508      	bpl.n	800a022 <_printf_i+0x142>
 800a010:	6923      	ldr	r3, [r4, #16]
 800a012:	6861      	ldr	r1, [r4, #4]
 800a014:	4299      	cmp	r1, r3
 800a016:	bfde      	ittt	le
 800a018:	2330      	movle	r3, #48	@ 0x30
 800a01a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a01e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a022:	1b92      	subs	r2, r2, r6
 800a024:	6122      	str	r2, [r4, #16]
 800a026:	464b      	mov	r3, r9
 800a028:	4621      	mov	r1, r4
 800a02a:	4640      	mov	r0, r8
 800a02c:	f8cd a000 	str.w	sl, [sp]
 800a030:	aa03      	add	r2, sp, #12
 800a032:	f7ff fee3 	bl	8009dfc <_printf_common>
 800a036:	3001      	adds	r0, #1
 800a038:	d14a      	bne.n	800a0d0 <_printf_i+0x1f0>
 800a03a:	f04f 30ff 	mov.w	r0, #4294967295
 800a03e:	b004      	add	sp, #16
 800a040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a044:	6823      	ldr	r3, [r4, #0]
 800a046:	f043 0320 	orr.w	r3, r3, #32
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	2778      	movs	r7, #120	@ 0x78
 800a04e:	4832      	ldr	r0, [pc, #200]	@ (800a118 <_printf_i+0x238>)
 800a050:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a054:	6823      	ldr	r3, [r4, #0]
 800a056:	6831      	ldr	r1, [r6, #0]
 800a058:	061f      	lsls	r7, r3, #24
 800a05a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a05e:	d402      	bmi.n	800a066 <_printf_i+0x186>
 800a060:	065f      	lsls	r7, r3, #25
 800a062:	bf48      	it	mi
 800a064:	b2ad      	uxthmi	r5, r5
 800a066:	6031      	str	r1, [r6, #0]
 800a068:	07d9      	lsls	r1, r3, #31
 800a06a:	bf44      	itt	mi
 800a06c:	f043 0320 	orrmi.w	r3, r3, #32
 800a070:	6023      	strmi	r3, [r4, #0]
 800a072:	b11d      	cbz	r5, 800a07c <_printf_i+0x19c>
 800a074:	2310      	movs	r3, #16
 800a076:	e7ad      	b.n	8009fd4 <_printf_i+0xf4>
 800a078:	4826      	ldr	r0, [pc, #152]	@ (800a114 <_printf_i+0x234>)
 800a07a:	e7e9      	b.n	800a050 <_printf_i+0x170>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	f023 0320 	bic.w	r3, r3, #32
 800a082:	6023      	str	r3, [r4, #0]
 800a084:	e7f6      	b.n	800a074 <_printf_i+0x194>
 800a086:	4616      	mov	r6, r2
 800a088:	e7bd      	b.n	800a006 <_printf_i+0x126>
 800a08a:	6833      	ldr	r3, [r6, #0]
 800a08c:	6825      	ldr	r5, [r4, #0]
 800a08e:	1d18      	adds	r0, r3, #4
 800a090:	6961      	ldr	r1, [r4, #20]
 800a092:	6030      	str	r0, [r6, #0]
 800a094:	062e      	lsls	r6, r5, #24
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	d501      	bpl.n	800a09e <_printf_i+0x1be>
 800a09a:	6019      	str	r1, [r3, #0]
 800a09c:	e002      	b.n	800a0a4 <_printf_i+0x1c4>
 800a09e:	0668      	lsls	r0, r5, #25
 800a0a0:	d5fb      	bpl.n	800a09a <_printf_i+0x1ba>
 800a0a2:	8019      	strh	r1, [r3, #0]
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4616      	mov	r6, r2
 800a0a8:	6123      	str	r3, [r4, #16]
 800a0aa:	e7bc      	b.n	800a026 <_printf_i+0x146>
 800a0ac:	6833      	ldr	r3, [r6, #0]
 800a0ae:	2100      	movs	r1, #0
 800a0b0:	1d1a      	adds	r2, r3, #4
 800a0b2:	6032      	str	r2, [r6, #0]
 800a0b4:	681e      	ldr	r6, [r3, #0]
 800a0b6:	6862      	ldr	r2, [r4, #4]
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f000 f99f 	bl	800a3fc <memchr>
 800a0be:	b108      	cbz	r0, 800a0c4 <_printf_i+0x1e4>
 800a0c0:	1b80      	subs	r0, r0, r6
 800a0c2:	6060      	str	r0, [r4, #4]
 800a0c4:	6863      	ldr	r3, [r4, #4]
 800a0c6:	6123      	str	r3, [r4, #16]
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0ce:	e7aa      	b.n	800a026 <_printf_i+0x146>
 800a0d0:	4632      	mov	r2, r6
 800a0d2:	4649      	mov	r1, r9
 800a0d4:	4640      	mov	r0, r8
 800a0d6:	6923      	ldr	r3, [r4, #16]
 800a0d8:	47d0      	blx	sl
 800a0da:	3001      	adds	r0, #1
 800a0dc:	d0ad      	beq.n	800a03a <_printf_i+0x15a>
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	079b      	lsls	r3, r3, #30
 800a0e2:	d413      	bmi.n	800a10c <_printf_i+0x22c>
 800a0e4:	68e0      	ldr	r0, [r4, #12]
 800a0e6:	9b03      	ldr	r3, [sp, #12]
 800a0e8:	4298      	cmp	r0, r3
 800a0ea:	bfb8      	it	lt
 800a0ec:	4618      	movlt	r0, r3
 800a0ee:	e7a6      	b.n	800a03e <_printf_i+0x15e>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	4632      	mov	r2, r6
 800a0f4:	4649      	mov	r1, r9
 800a0f6:	4640      	mov	r0, r8
 800a0f8:	47d0      	blx	sl
 800a0fa:	3001      	adds	r0, #1
 800a0fc:	d09d      	beq.n	800a03a <_printf_i+0x15a>
 800a0fe:	3501      	adds	r5, #1
 800a100:	68e3      	ldr	r3, [r4, #12]
 800a102:	9903      	ldr	r1, [sp, #12]
 800a104:	1a5b      	subs	r3, r3, r1
 800a106:	42ab      	cmp	r3, r5
 800a108:	dcf2      	bgt.n	800a0f0 <_printf_i+0x210>
 800a10a:	e7eb      	b.n	800a0e4 <_printf_i+0x204>
 800a10c:	2500      	movs	r5, #0
 800a10e:	f104 0619 	add.w	r6, r4, #25
 800a112:	e7f5      	b.n	800a100 <_printf_i+0x220>
 800a114:	0800a5fb 	.word	0x0800a5fb
 800a118:	0800a60c 	.word	0x0800a60c

0800a11c <__sflush_r>:
 800a11c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a122:	0716      	lsls	r6, r2, #28
 800a124:	4605      	mov	r5, r0
 800a126:	460c      	mov	r4, r1
 800a128:	d454      	bmi.n	800a1d4 <__sflush_r+0xb8>
 800a12a:	684b      	ldr	r3, [r1, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	dc02      	bgt.n	800a136 <__sflush_r+0x1a>
 800a130:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a132:	2b00      	cmp	r3, #0
 800a134:	dd48      	ble.n	800a1c8 <__sflush_r+0xac>
 800a136:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a138:	2e00      	cmp	r6, #0
 800a13a:	d045      	beq.n	800a1c8 <__sflush_r+0xac>
 800a13c:	2300      	movs	r3, #0
 800a13e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a142:	682f      	ldr	r7, [r5, #0]
 800a144:	6a21      	ldr	r1, [r4, #32]
 800a146:	602b      	str	r3, [r5, #0]
 800a148:	d030      	beq.n	800a1ac <__sflush_r+0x90>
 800a14a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a14c:	89a3      	ldrh	r3, [r4, #12]
 800a14e:	0759      	lsls	r1, r3, #29
 800a150:	d505      	bpl.n	800a15e <__sflush_r+0x42>
 800a152:	6863      	ldr	r3, [r4, #4]
 800a154:	1ad2      	subs	r2, r2, r3
 800a156:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a158:	b10b      	cbz	r3, 800a15e <__sflush_r+0x42>
 800a15a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a15c:	1ad2      	subs	r2, r2, r3
 800a15e:	2300      	movs	r3, #0
 800a160:	4628      	mov	r0, r5
 800a162:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a164:	6a21      	ldr	r1, [r4, #32]
 800a166:	47b0      	blx	r6
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	89a3      	ldrh	r3, [r4, #12]
 800a16c:	d106      	bne.n	800a17c <__sflush_r+0x60>
 800a16e:	6829      	ldr	r1, [r5, #0]
 800a170:	291d      	cmp	r1, #29
 800a172:	d82b      	bhi.n	800a1cc <__sflush_r+0xb0>
 800a174:	4a28      	ldr	r2, [pc, #160]	@ (800a218 <__sflush_r+0xfc>)
 800a176:	40ca      	lsrs	r2, r1
 800a178:	07d6      	lsls	r6, r2, #31
 800a17a:	d527      	bpl.n	800a1cc <__sflush_r+0xb0>
 800a17c:	2200      	movs	r2, #0
 800a17e:	6062      	str	r2, [r4, #4]
 800a180:	6922      	ldr	r2, [r4, #16]
 800a182:	04d9      	lsls	r1, r3, #19
 800a184:	6022      	str	r2, [r4, #0]
 800a186:	d504      	bpl.n	800a192 <__sflush_r+0x76>
 800a188:	1c42      	adds	r2, r0, #1
 800a18a:	d101      	bne.n	800a190 <__sflush_r+0x74>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	b903      	cbnz	r3, 800a192 <__sflush_r+0x76>
 800a190:	6560      	str	r0, [r4, #84]	@ 0x54
 800a192:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a194:	602f      	str	r7, [r5, #0]
 800a196:	b1b9      	cbz	r1, 800a1c8 <__sflush_r+0xac>
 800a198:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a19c:	4299      	cmp	r1, r3
 800a19e:	d002      	beq.n	800a1a6 <__sflush_r+0x8a>
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	f7ff fbf5 	bl	8009990 <_free_r>
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1aa:	e00d      	b.n	800a1c8 <__sflush_r+0xac>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	4628      	mov	r0, r5
 800a1b0:	47b0      	blx	r6
 800a1b2:	4602      	mov	r2, r0
 800a1b4:	1c50      	adds	r0, r2, #1
 800a1b6:	d1c9      	bne.n	800a14c <__sflush_r+0x30>
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d0c6      	beq.n	800a14c <__sflush_r+0x30>
 800a1be:	2b1d      	cmp	r3, #29
 800a1c0:	d001      	beq.n	800a1c6 <__sflush_r+0xaa>
 800a1c2:	2b16      	cmp	r3, #22
 800a1c4:	d11d      	bne.n	800a202 <__sflush_r+0xe6>
 800a1c6:	602f      	str	r7, [r5, #0]
 800a1c8:	2000      	movs	r0, #0
 800a1ca:	e021      	b.n	800a210 <__sflush_r+0xf4>
 800a1cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1d0:	b21b      	sxth	r3, r3
 800a1d2:	e01a      	b.n	800a20a <__sflush_r+0xee>
 800a1d4:	690f      	ldr	r7, [r1, #16]
 800a1d6:	2f00      	cmp	r7, #0
 800a1d8:	d0f6      	beq.n	800a1c8 <__sflush_r+0xac>
 800a1da:	0793      	lsls	r3, r2, #30
 800a1dc:	bf18      	it	ne
 800a1de:	2300      	movne	r3, #0
 800a1e0:	680e      	ldr	r6, [r1, #0]
 800a1e2:	bf08      	it	eq
 800a1e4:	694b      	ldreq	r3, [r1, #20]
 800a1e6:	1bf6      	subs	r6, r6, r7
 800a1e8:	600f      	str	r7, [r1, #0]
 800a1ea:	608b      	str	r3, [r1, #8]
 800a1ec:	2e00      	cmp	r6, #0
 800a1ee:	ddeb      	ble.n	800a1c8 <__sflush_r+0xac>
 800a1f0:	4633      	mov	r3, r6
 800a1f2:	463a      	mov	r2, r7
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	6a21      	ldr	r1, [r4, #32]
 800a1f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a1fc:	47e0      	blx	ip
 800a1fe:	2800      	cmp	r0, #0
 800a200:	dc07      	bgt.n	800a212 <__sflush_r+0xf6>
 800a202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	81a3      	strh	r3, [r4, #12]
 800a210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a212:	4407      	add	r7, r0
 800a214:	1a36      	subs	r6, r6, r0
 800a216:	e7e9      	b.n	800a1ec <__sflush_r+0xd0>
 800a218:	20400001 	.word	0x20400001

0800a21c <_fflush_r>:
 800a21c:	b538      	push	{r3, r4, r5, lr}
 800a21e:	690b      	ldr	r3, [r1, #16]
 800a220:	4605      	mov	r5, r0
 800a222:	460c      	mov	r4, r1
 800a224:	b913      	cbnz	r3, 800a22c <_fflush_r+0x10>
 800a226:	2500      	movs	r5, #0
 800a228:	4628      	mov	r0, r5
 800a22a:	bd38      	pop	{r3, r4, r5, pc}
 800a22c:	b118      	cbz	r0, 800a236 <_fflush_r+0x1a>
 800a22e:	6a03      	ldr	r3, [r0, #32]
 800a230:	b90b      	cbnz	r3, 800a236 <_fflush_r+0x1a>
 800a232:	f7ff f94d 	bl	80094d0 <__sinit>
 800a236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d0f3      	beq.n	800a226 <_fflush_r+0xa>
 800a23e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a240:	07d0      	lsls	r0, r2, #31
 800a242:	d404      	bmi.n	800a24e <_fflush_r+0x32>
 800a244:	0599      	lsls	r1, r3, #22
 800a246:	d402      	bmi.n	800a24e <_fflush_r+0x32>
 800a248:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a24a:	f7ff fb9e 	bl	800998a <__retarget_lock_acquire_recursive>
 800a24e:	4628      	mov	r0, r5
 800a250:	4621      	mov	r1, r4
 800a252:	f7ff ff63 	bl	800a11c <__sflush_r>
 800a256:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a258:	4605      	mov	r5, r0
 800a25a:	07da      	lsls	r2, r3, #31
 800a25c:	d4e4      	bmi.n	800a228 <_fflush_r+0xc>
 800a25e:	89a3      	ldrh	r3, [r4, #12]
 800a260:	059b      	lsls	r3, r3, #22
 800a262:	d4e1      	bmi.n	800a228 <_fflush_r+0xc>
 800a264:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a266:	f7ff fb91 	bl	800998c <__retarget_lock_release_recursive>
 800a26a:	e7dd      	b.n	800a228 <_fflush_r+0xc>

0800a26c <__swhatbuf_r>:
 800a26c:	b570      	push	{r4, r5, r6, lr}
 800a26e:	460c      	mov	r4, r1
 800a270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a274:	4615      	mov	r5, r2
 800a276:	2900      	cmp	r1, #0
 800a278:	461e      	mov	r6, r3
 800a27a:	b096      	sub	sp, #88	@ 0x58
 800a27c:	da0c      	bge.n	800a298 <__swhatbuf_r+0x2c>
 800a27e:	89a3      	ldrh	r3, [r4, #12]
 800a280:	2100      	movs	r1, #0
 800a282:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a286:	bf14      	ite	ne
 800a288:	2340      	movne	r3, #64	@ 0x40
 800a28a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a28e:	2000      	movs	r0, #0
 800a290:	6031      	str	r1, [r6, #0]
 800a292:	602b      	str	r3, [r5, #0]
 800a294:	b016      	add	sp, #88	@ 0x58
 800a296:	bd70      	pop	{r4, r5, r6, pc}
 800a298:	466a      	mov	r2, sp
 800a29a:	f000 f87d 	bl	800a398 <_fstat_r>
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	dbed      	blt.n	800a27e <__swhatbuf_r+0x12>
 800a2a2:	9901      	ldr	r1, [sp, #4]
 800a2a4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a2a8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2ac:	4259      	negs	r1, r3
 800a2ae:	4159      	adcs	r1, r3
 800a2b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2b4:	e7eb      	b.n	800a28e <__swhatbuf_r+0x22>

0800a2b6 <__smakebuf_r>:
 800a2b6:	898b      	ldrh	r3, [r1, #12]
 800a2b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2ba:	079d      	lsls	r5, r3, #30
 800a2bc:	4606      	mov	r6, r0
 800a2be:	460c      	mov	r4, r1
 800a2c0:	d507      	bpl.n	800a2d2 <__smakebuf_r+0x1c>
 800a2c2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2c6:	6023      	str	r3, [r4, #0]
 800a2c8:	6123      	str	r3, [r4, #16]
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	6163      	str	r3, [r4, #20]
 800a2ce:	b003      	add	sp, #12
 800a2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2d2:	466a      	mov	r2, sp
 800a2d4:	ab01      	add	r3, sp, #4
 800a2d6:	f7ff ffc9 	bl	800a26c <__swhatbuf_r>
 800a2da:	9f00      	ldr	r7, [sp, #0]
 800a2dc:	4605      	mov	r5, r0
 800a2de:	4639      	mov	r1, r7
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	f7ff fbbf 	bl	8009a64 <_malloc_r>
 800a2e6:	b948      	cbnz	r0, 800a2fc <__smakebuf_r+0x46>
 800a2e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ec:	059a      	lsls	r2, r3, #22
 800a2ee:	d4ee      	bmi.n	800a2ce <__smakebuf_r+0x18>
 800a2f0:	f023 0303 	bic.w	r3, r3, #3
 800a2f4:	f043 0302 	orr.w	r3, r3, #2
 800a2f8:	81a3      	strh	r3, [r4, #12]
 800a2fa:	e7e2      	b.n	800a2c2 <__smakebuf_r+0xc>
 800a2fc:	89a3      	ldrh	r3, [r4, #12]
 800a2fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a302:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a306:	81a3      	strh	r3, [r4, #12]
 800a308:	9b01      	ldr	r3, [sp, #4]
 800a30a:	6020      	str	r0, [r4, #0]
 800a30c:	b15b      	cbz	r3, 800a326 <__smakebuf_r+0x70>
 800a30e:	4630      	mov	r0, r6
 800a310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a314:	f000 f852 	bl	800a3bc <_isatty_r>
 800a318:	b128      	cbz	r0, 800a326 <__smakebuf_r+0x70>
 800a31a:	89a3      	ldrh	r3, [r4, #12]
 800a31c:	f023 0303 	bic.w	r3, r3, #3
 800a320:	f043 0301 	orr.w	r3, r3, #1
 800a324:	81a3      	strh	r3, [r4, #12]
 800a326:	89a3      	ldrh	r3, [r4, #12]
 800a328:	431d      	orrs	r5, r3
 800a32a:	81a5      	strh	r5, [r4, #12]
 800a32c:	e7cf      	b.n	800a2ce <__smakebuf_r+0x18>

0800a32e <_putc_r>:
 800a32e:	b570      	push	{r4, r5, r6, lr}
 800a330:	460d      	mov	r5, r1
 800a332:	4614      	mov	r4, r2
 800a334:	4606      	mov	r6, r0
 800a336:	b118      	cbz	r0, 800a340 <_putc_r+0x12>
 800a338:	6a03      	ldr	r3, [r0, #32]
 800a33a:	b90b      	cbnz	r3, 800a340 <_putc_r+0x12>
 800a33c:	f7ff f8c8 	bl	80094d0 <__sinit>
 800a340:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a342:	07d8      	lsls	r0, r3, #31
 800a344:	d405      	bmi.n	800a352 <_putc_r+0x24>
 800a346:	89a3      	ldrh	r3, [r4, #12]
 800a348:	0599      	lsls	r1, r3, #22
 800a34a:	d402      	bmi.n	800a352 <_putc_r+0x24>
 800a34c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a34e:	f7ff fb1c 	bl	800998a <__retarget_lock_acquire_recursive>
 800a352:	68a3      	ldr	r3, [r4, #8]
 800a354:	3b01      	subs	r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	60a3      	str	r3, [r4, #8]
 800a35a:	da05      	bge.n	800a368 <_putc_r+0x3a>
 800a35c:	69a2      	ldr	r2, [r4, #24]
 800a35e:	4293      	cmp	r3, r2
 800a360:	db12      	blt.n	800a388 <_putc_r+0x5a>
 800a362:	b2eb      	uxtb	r3, r5
 800a364:	2b0a      	cmp	r3, #10
 800a366:	d00f      	beq.n	800a388 <_putc_r+0x5a>
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	1c5a      	adds	r2, r3, #1
 800a36c:	6022      	str	r2, [r4, #0]
 800a36e:	701d      	strb	r5, [r3, #0]
 800a370:	b2ed      	uxtb	r5, r5
 800a372:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a374:	07da      	lsls	r2, r3, #31
 800a376:	d405      	bmi.n	800a384 <_putc_r+0x56>
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	059b      	lsls	r3, r3, #22
 800a37c:	d402      	bmi.n	800a384 <_putc_r+0x56>
 800a37e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a380:	f7ff fb04 	bl	800998c <__retarget_lock_release_recursive>
 800a384:	4628      	mov	r0, r5
 800a386:	bd70      	pop	{r4, r5, r6, pc}
 800a388:	4629      	mov	r1, r5
 800a38a:	4622      	mov	r2, r4
 800a38c:	4630      	mov	r0, r6
 800a38e:	f7ff f990 	bl	80096b2 <__swbuf_r>
 800a392:	4605      	mov	r5, r0
 800a394:	e7ed      	b.n	800a372 <_putc_r+0x44>
	...

0800a398 <_fstat_r>:
 800a398:	b538      	push	{r3, r4, r5, lr}
 800a39a:	2300      	movs	r3, #0
 800a39c:	4d06      	ldr	r5, [pc, #24]	@ (800a3b8 <_fstat_r+0x20>)
 800a39e:	4604      	mov	r4, r0
 800a3a0:	4608      	mov	r0, r1
 800a3a2:	4611      	mov	r1, r2
 800a3a4:	602b      	str	r3, [r5, #0]
 800a3a6:	f7f6 fff9 	bl	800139c <_fstat>
 800a3aa:	1c43      	adds	r3, r0, #1
 800a3ac:	d102      	bne.n	800a3b4 <_fstat_r+0x1c>
 800a3ae:	682b      	ldr	r3, [r5, #0]
 800a3b0:	b103      	cbz	r3, 800a3b4 <_fstat_r+0x1c>
 800a3b2:	6023      	str	r3, [r4, #0]
 800a3b4:	bd38      	pop	{r3, r4, r5, pc}
 800a3b6:	bf00      	nop
 800a3b8:	200042f0 	.word	0x200042f0

0800a3bc <_isatty_r>:
 800a3bc:	b538      	push	{r3, r4, r5, lr}
 800a3be:	2300      	movs	r3, #0
 800a3c0:	4d05      	ldr	r5, [pc, #20]	@ (800a3d8 <_isatty_r+0x1c>)
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	4608      	mov	r0, r1
 800a3c6:	602b      	str	r3, [r5, #0]
 800a3c8:	f7f6 fff7 	bl	80013ba <_isatty>
 800a3cc:	1c43      	adds	r3, r0, #1
 800a3ce:	d102      	bne.n	800a3d6 <_isatty_r+0x1a>
 800a3d0:	682b      	ldr	r3, [r5, #0]
 800a3d2:	b103      	cbz	r3, 800a3d6 <_isatty_r+0x1a>
 800a3d4:	6023      	str	r3, [r4, #0]
 800a3d6:	bd38      	pop	{r3, r4, r5, pc}
 800a3d8:	200042f0 	.word	0x200042f0

0800a3dc <_sbrk_r>:
 800a3dc:	b538      	push	{r3, r4, r5, lr}
 800a3de:	2300      	movs	r3, #0
 800a3e0:	4d05      	ldr	r5, [pc, #20]	@ (800a3f8 <_sbrk_r+0x1c>)
 800a3e2:	4604      	mov	r4, r0
 800a3e4:	4608      	mov	r0, r1
 800a3e6:	602b      	str	r3, [r5, #0]
 800a3e8:	f7f6 fffe 	bl	80013e8 <_sbrk>
 800a3ec:	1c43      	adds	r3, r0, #1
 800a3ee:	d102      	bne.n	800a3f6 <_sbrk_r+0x1a>
 800a3f0:	682b      	ldr	r3, [r5, #0]
 800a3f2:	b103      	cbz	r3, 800a3f6 <_sbrk_r+0x1a>
 800a3f4:	6023      	str	r3, [r4, #0]
 800a3f6:	bd38      	pop	{r3, r4, r5, pc}
 800a3f8:	200042f0 	.word	0x200042f0

0800a3fc <memchr>:
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	b510      	push	{r4, lr}
 800a400:	b2c9      	uxtb	r1, r1
 800a402:	4402      	add	r2, r0
 800a404:	4293      	cmp	r3, r2
 800a406:	4618      	mov	r0, r3
 800a408:	d101      	bne.n	800a40e <memchr+0x12>
 800a40a:	2000      	movs	r0, #0
 800a40c:	e003      	b.n	800a416 <memchr+0x1a>
 800a40e:	7804      	ldrb	r4, [r0, #0]
 800a410:	3301      	adds	r3, #1
 800a412:	428c      	cmp	r4, r1
 800a414:	d1f6      	bne.n	800a404 <memchr+0x8>
 800a416:	bd10      	pop	{r4, pc}

0800a418 <_init>:
 800a418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41a:	bf00      	nop
 800a41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a41e:	bc08      	pop	{r3}
 800a420:	469e      	mov	lr, r3
 800a422:	4770      	bx	lr

0800a424 <_fini>:
 800a424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a426:	bf00      	nop
 800a428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a42a:	bc08      	pop	{r3}
 800a42c:	469e      	mov	lr, r3
 800a42e:	4770      	bx	lr
