/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:1.1-14.14" *)
module helloworldfpga(A, Q, F);
  wire _0_;
  wire _1_;
  wire _2_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:3.17-3.18" *)
  input A;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:6.17-6.18" *)
  output F;
  (* src = "/data/data/com.termux/files/home/fpga-examples/madhuassign/helloworldfpga.v:4.17-4.18" *)
  input Q;
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .P(A),
    .Q(_0_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .A(_1_),
    .P(F)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(Q),
    .Q(_2_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) F_LUT2_O (
    .I0(_2_),
    .I1(_0_),
    .O(_1_)
  );
endmodule
