# Reading pref.tcl
# do DETECTOR_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/v_jtag/synthesis/v_jtag.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:28 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/v_jtag/synthesis/v_jtag.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity v_jtag
# -- Compiling architecture rtl of v_jtag
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/v_jtag/synthesis/v_jtag.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:29 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/v_jtag/synthesis/v_jtag.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity v_jtag
# -- Compiling architecture rtl of v_jtag
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/TopLevel.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:29 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/TopLevel.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TopLevel
# -- Compiling architecture Struct of TopLevel
# ** Warning: C:/Users/USER/OneDrive/Documents/ee214/LAB2/TopLevel.vhdl(99): (vcom-1246) Range 0 downto 1 is null.
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:29 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/DETECTOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:29 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/DETECTOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DETECTOR
# -- Compiling architecture bhv of DETECTOR
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/USER/OneDrive/Documents/ee214/LAB2/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:29 on Oct 06,2022
# vcom -reportprogress 300 -93 -work work C:/Users/USER/OneDrive/Documents/ee214/LAB2/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 17:07:29 on Oct 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 17:07:29 on Oct 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.detector(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance
# ** Note: SUCCESS, all tests passed.
#    Time: 644 ns  Iteration: 0  Instance: /testbench
# End time: 17:09:22 on Oct 06,2022, Elapsed time: 0:01:53
# Errors: 0, Warnings: 3
