$date
	Thu Mar 20 00:30:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 1 % f $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 " c $end
$var wire 1 ! d $end
$var wire 1 % f $end
$var wire 2 ( sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
b1 &
b1 (
b1 '
#20
b10 &
b10 (
b10 '
#30
b11 &
b11 (
b11 '
#40
1$
1%
b0 &
b0 (
b100 '
#50
0$
1"
b1 &
b1 (
b101 '
#60
0$
1#
0"
b10 &
b10 (
b110 '
#70
0#
1!
b11 &
b11 (
b111 '
#80
b1000 '
