#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 22 17:56:00 2024
# Process ID: 18844
# Current directory: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log tlb_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tlb_top.tcl
# Log file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1/tlb_top.vds
# Journal file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source tlb_top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 432.793 ; gain = 164.844
Command: read_checkpoint -auto_incremental -incremental E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/tlb_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/utils_1/imports/synth_1/tlb_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tlb_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 348
WARNING: [Synth 8-11065] parameter 'WIDTH' becomes localparam in 'tlb' with formal parameter declaration list [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:162]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1313.379 ; gain = 411.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tlb_top' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/tlb_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-18844-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-18844-ysxAshore/realtime/clk_pll_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tlb' [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tlb' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/sources_1/new/tlb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'tlb_top' (0#1) [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/tlb_top.v:2]
WARNING: [Synth 8-3917] design tlb_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[3] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1439.906 ; gain = 537.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.906 ; gain = 537.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.906 ; gain = 537.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1439.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/constrs_1/new/tlb_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/constrs_1/new/tlb_top.xdc:5]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/constrs_1/new/tlb_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/constrs_1/new/tlb_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tlb_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tlb_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1543.773 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_pll. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               20 Bit    Registers := 32    
	               19 Bit    Registers := 16    
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 16    
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 100   
+---Muxes : 
	   2 Input   20 Bit        Muxes := 32    
	   8 Input    8 Bit        Muxes := 1     
	  26 Input    6 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 64    
	   2 Input    1 Bit        Muxes := 99    
	   6 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design tlb_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design tlb_top has port led[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|tlb_top     | s_test_ppn      | 32x11         | LUT            | 
|tlb_top     | s_test_found    | 32x1          | LUT            | 
|tlb_top     | s_test_ppn      | 32x11         | LUT            | 
|tlb_top     | s_test_found    | 32x1          | LUT            | 
|tlb_top     | s_test_vppn     | 32x11         | LUT            | 
|tlb_top     | s_test_va_bit12 | 32x1          | LUT            | 
|tlb_top     | s_test_asid     | 32x4          | LUT            | 
|tlb_top     | s_test_vppn     | 32x11         | LUT            | 
|tlb_top     | s_test_va_bit12 | 32x1          | LUT            | 
|tlb_top     | s_test_asid     | 32x4          | LUT            | 
|tlb_top     | s_test_ppn      | 32x11         | LUT            | 
|tlb_top     | s_test_found    | 32x1          | LUT            | 
|tlb_top     | s_test_ppn      | 32x11         | LUT            | 
|tlb_top     | s_test_found    | 32x1          | LUT            | 
|tlb_top     | s_test_vppn     | 32x11         | LUT            | 
|tlb_top     | s_test_va_bit12 | 32x1          | LUT            | 
|tlb_top     | s_test_asid     | 32x4          | LUT            | 
|tlb_top     | s_test_vppn     | 32x11         | LUT            | 
|tlb_top     | s_test_va_bit12 | 32x1          | LUT            | 
|tlb_top     | s_test_asid     | 32x4          | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1543.773 ; gain = 641.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 1624.148 ; gain = 722.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_pll |     1|
|2     |CARRY4  |   118|
|3     |LUT1    |    52|
|4     |LUT2    |    60|
|5     |LUT3    |    39|
|6     |LUT4    |   176|
|7     |LUT5    |   174|
|8     |LUT6    |   548|
|9     |FDRE    |   384|
|10    |FDSE    |    18|
|11    |IBUF    |     1|
|12    |OBUF    |    31|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1624.152 ; gain = 618.359
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.152 ; gain = 722.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1626.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tlb_top' is not ideal for floorplanning, since the cellview 'tlb' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e904af49
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:20 . Memory (MB): peak = 1633.270 ; gain = 1166.543
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.runs/synth_1/tlb_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tlb_top_utilization_synth.rpt -pb tlb_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 17:57:28 2024...
