// Seed: 2300128841
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input logic id_4
);
  assign id_3 = 1;
endmodule
