
*** Running vivado
    with args -log LED_manager_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_manager_tb.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LED_manager_tb.tcl -notrace
Command: synth_design -top LED_manager_tb -part xcku5p-ffvb676-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20208 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 471.188 ; gain = 170.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_manager_tb' [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager_tb.vhd:39]
INFO: [Synth 8-3491] module 'LED_manager' declared at 'C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:34' bound to instance 'uut' of component 'LED_manager' [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager_tb.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LED_manager' [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:46]
INFO: [Synth 8-3491] module 'register8' declared at 'C:/Development/designing_with_vhdl/01_using_the_tools/useTools.srcs/sources_1/new/register8.vhd:34' bound to instance 'reg_ch_1' of component 'register8' [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:62]
INFO: [Synth 8-638] synthesizing module 'register8' [C:/Development/designing_with_vhdl/01_using_the_tools/useTools.srcs/sources_1/new/register8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'register8' (1#1) [C:/Development/designing_with_vhdl/01_using_the_tools/useTools.srcs/sources_1/new/register8.vhd:42]
INFO: [Synth 8-3491] module 'register8' declared at 'C:/Development/designing_with_vhdl/01_using_the_tools/useTools.srcs/sources_1/new/register8.vhd:34' bound to instance 'reg_ch_2' of component 'register8' [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:68]
INFO: [Synth 8-226] default block is never used [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'LED_manager' (2#1) [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager.vhd:46]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager_tb.vhd:83]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: extra waveform elements [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager_tb.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'LED_manager_tb' (3#1) [C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.srcs/sources_1/new/LED_manager_tb.vhd:39]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 534.164 ; gain = 233.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 534.164 ; gain = 233.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 534.164 ; gain = 233.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 534.164 ; gain = 233.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LED_manager_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
Module register8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module LED_manager 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.516 ; gain = 1147.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.516 ; gain = 1147.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1448.516 ; gain = 1147.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.516 ; gain = 1147.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Development/designing_with_vhdl/02_using_concurrent_statements/concurrency.runs/synth_1/LED_manager_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_manager_tb_utilization_synth.rpt -pb LED_manager_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 30 11:59:15 2020...
