#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jul 17 20:27:14 2024
# Process ID: 5896
# Current directory: E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2132 E:\Accelerator\Lab2_Homework_AXIS_AXILITE_RTL\Windows_Slide_Design_rtl\Accelerator.xpr
# Log file: E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/vivado.log
# Journal file: E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl\vivado.jou
# Running On: DESKTOP-JO2RAF5, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Accelerator/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp
update_module_reference Windows_data_Test_Windows_Data_Convert_0_1
generate_target Simulation [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
generate_target Simulation [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd]
export_ip_user_files -of_objects [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd] -directory E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.ip_user_files/sim_scripts -ip_user_files_dir E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.ip_user_files -ipstatic_source_dir E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.cache/compile_simlib/modelsim} {questa=E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.cache/compile_simlib/questa} {riviera=E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.cache/compile_simlib/riviera} {activehdl=E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
generate_target Simulation [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_simulation
open_bd_design {E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top axis_windows_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_simulation
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg
source axis_windows_tb.tcl
run all
close_sim
create_peripheral xilinx.com user Windows_Slide 1.0 -dir E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:Windows_Slide:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:Windows_Slide:1.0]
add_peripheral_interface S02_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Windows_Slide:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Windows_Slide:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Windows_Slide:1.0]
set_property  ip_repo_paths  {E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/myip_1.0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_package_rtl/CNN_Control E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/IP_design/CNN_Control/CNN_Control_1.0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/myip_1.0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/IP_design/Windows_Data_Convert_1.0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Accelerator_Control_1.0 f:/Digital_IC_design/dpu_ip} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Windows_Slide_v1_0 -directory E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/component.xml
update_compile_order -fileset sources_1
current_project Accelerator
current_project edit_Windows_Slide_v1_0
current_project Accelerator
current_project edit_Windows_Slide_v1_0
current_project Accelerator
current_project edit_Windows_Slide_v1_0
close [ open E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/new/CNN_Control/windows.v w ]
add_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/new/CNN_Control/windows.v
update_compile_order -fileset sources_1
current_project Accelerator
current_project edit_Windows_Slide_v1_0
current_project Accelerator
current_project edit_Windows_Slide_v1_0
current_project Accelerator
current_project edit_Windows_Slide_v1_0
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src
set_property -dict [list CONFIG.dividend_and_quotient_width {8} CONFIG.divisor_width {8} CONFIG.latency_configuration {Manual} CONFIG.latency {1} CONFIG.fractional_width {8}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src/div_gen_0/div_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src/div_gen_0/div_gen_0.xci]
generate_target all [get_files  e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src/div_gen_0/div_gen_0.xci]
export_ip_user_files -of_objects [get_files e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0/src/div_gen_0/div_gen_0.xci] -directory e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.ip_user_files/sim_scripts -ip_user_files_dir e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.ip_user_files -ipstatic_source_dir e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.cache/compile_simlib/modelsim} {questa=e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.cache/compile_simlib/questa} {riviera=e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.cache/compile_simlib/riviera} {activehdl=e:/accelerator/lab2_homework_axis_axilite_rtl/ip_repo/edit_Windows_Slide_v1_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/ip_repo/Windows_Slide_1.0
open_bd_design {E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/bd/Windows_data_Test/Windows_data_Test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Windows_Slide:1.0 Windows_Slide_0
endgroup
set_property location {4 1271 564} [get_bd_cells Windows_Slide_0]
delete_bd_objs [get_bd_cells Windows_Slide_0]
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_vip_0 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_weight/fifo_weight.xci] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_weight/fifo_weight.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_weightfc/fifo_weightfc.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_pe/ila_pe.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_pe E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_pe/ila_pe.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_conv/ila_conv.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_conv E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_conv/ila_conv.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_window/ila_window.xci] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/ila_window/ila_window.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/new/axis_windows_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/new/axis_windows_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/new/axis_windows_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci] -no_script -reset -force -quiet
remove_files  E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/fifo_result/fifo_result.xci
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/utils_1/imports/synth_1/Conv_SystolicArray.dcp
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/conv/conv_tb_behav.wcfg
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/cnn/CNN_Accelerator_tb_behav.wcfg
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/CNN_System_tb/CNN_Accelerator_system_Test_behav.wcfg
export_ip_user_files -of_objects  [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/windows_data_axi_test_behav.wcfg
save_bd_design
generate_target Simulation [get_files E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_simulation
open_wave_config E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg
source axis_windows_tb.tcl
current_wave_config {window_tb_behav.wcfg}
add_wave {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/OUT_WINDOW_DATA}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/OUT_DATA_VALID}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/OUT_DATA_LAST}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/Kernel_size}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_ACLK}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_ARESETN}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TVALID}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TDATA}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TSTRB}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TKEEP}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TLAST}} {{/axis_windows_tb/test_aix_windows/Windows_Data_Convert_v1_0_M00_AXIS_inst/M_AXIS_TREADY}} 
relaunch_sim
run all
relaunch_sim
run all
save_wave_config {E:/Accelerator/Lab2_Homework_AXIS_AXILITE_RTL/Windows_Slide_Design_rtl/Accelerator.srcs/sim_1/imports/behav/window_tb/window_tb_behav.wcfg}
close_sim
update_module_reference Windows_data_Test_Windows_Data_Convert_0_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
