================================================================================ 
Commit: 031c762e77bafd4fd257b215cd7f8a5f2e003fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:46:27 2022 +0530 
-------------------------------------------------------------------------------- 
Updated ClientOneSiliconPkg/SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b05312c9ed338bd9c729611e91792d47d7518893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Version to 3091_00

Hsd-es-id: N/A
Original commit date: Mon Feb 21 15:15:22 2022 +0530
Change-Id: I60fdb5dbb0c0c7c12938b422d3ae912a43bc1be9
Original commit hash: 099c9905f15509c8552a5265ddcc252962c6fbd6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b37381900aead838c2597c0e21110820011d6410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M][Lx/Rx] Integrate 0x419 Microcode patch for ADL-P/M

Hsd-es-id: 16015884528
Original commit date: Mon Feb 21 11:32:38 2022 +0530
Change-Id: I7c851c550252599af9fc84cbe30521bdc44e3ae4
Original commit hash: d14bf1406689bf19b6954dac2748de4404ad5e3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7b93aa0aad34ba6a63e53a7ae15bca621de55351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Bug fix for TurboRatioLimitRatio

TurboRatioLimitRatio should init from MaxTurboGroup0 to MaxTurboGroup7

Hsd-es-id: 15010752305
Original commit date: Fri Feb 18 15:22:01 2022 +0800
Change-Id: I8548db654d1cf60eef3f63d45e30e5ebef4045a6
Original commit hash: 24378e6d08078b2a9985f94ff3fba3aa21994aa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 7f8c5631fced88113b433467c90c9bc701cbe1f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:17 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-HX] [Cinnamon Bay] Dell Precision 7670/7770 ES2 MODS HW drips 8~10% delta to SW drips."

This reverts commit 54ca4bfc832819affc110c01fe05ce25d2cfa185.
Previously, this patch is used to fix issue reported from Dell, later Dell confirmed that
this issue is caused by:set termination of GPP_A_1 to none, it is an board issue.
and this patch caused current SPI related test failure, so far we have 3 failed HSD related with this.
listed 15010685821, 16015715642 here

Hsd-es-id: 16015785465
Original commit date: Wed Feb 16 19:45:27 2022 -0700
Change-Id: I83d2e85199e66c26eb27e3c0575259fccd6959e0
Original commit hash: 5ab7c9fc0232572bbb56a4b0fa5c5f9592bab8db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: 10c17f425ba41776ffd41c98407bcb7982dfb70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Fix MPHY FW components version in FVI HOB

Hsd-es-id: 16013674613
Original commit date: Tue Feb 8 09:50:26 2022 +0530
Change-Id: I166940340bfc6eb77f62b8e72741da555cb9c09d
Original commit hash: e49e27c77f82b1531352f9a550f7dd1b9d1f66d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c

================================================================================ 
Commit: a9adcc522beb0a21ddde5575b1c2b8440f9718f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.128

Thu Feb 17 06:18:51 2022 +0000
Original commit date: Thu Feb 17 06:18:51 2022 +0000
Original commit hash: c8dcc99677202a785adc476d35a103237ee5b236

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64df2217a19f2d93928e50af93fe09dee6044dd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015836687][ADL-P ADL-M LPDDR5] Update VccIO target code to 870mV on Lpddr5 for frequency > 4800

[Feature Description]
Update VccIO to 870 mV on Lpddr5 for Frequency > 4800.

[Resolution]
1. Add logic to update Target code in pcode, using new Write mail box command
2. Read back and check if write was successful
3. If any error go back to default flow, using old Read mail box command

Other:
Update Max requested frequency in Outputs parameter

[Impacted Area]
Ddr IO Initiazation

[Register Impacted]
PHY

Hsd-es-id: 16015836687
Original commit date: Tue Feb 15 15:42:57 2022 +0530
Change-Id: Ic162802c5b44f3b990762c179ec469e5b7f96031
Original commit hash: e62051544f3d13f9cbd36c85a5cdb96978dccd3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9e2b86b0bbc36187fcb9c78aec3916889ddc242a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Version to 3085_00

Hsd-es-id: N/A
Original commit date: Fri Feb 18 10:06:15 2022 +0530
Change-Id: I0ccb8e2b9c9b6104f1c2ad033b3244f25b4cab87
Original commit hash: ca6226d5cae0bab41964ac5c051f4636a1bea652

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d4802d1469b2a4dbd473024bcefa7447abd58c16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000001D update for ADLS C0

Updated the Ucode 0x0000001d of Cx

Hsd-es-id: 15010747677
Original commit date: Thu Feb 17 16:46:00 2022 +0800
Change-Id: Ie77884fa4b15cd93aea37842552cf88b5d8a4987
Original commit hash: 5446d0fe4eec4ee02a6c98bfe99a6d6c290f3f8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1d0179674f3e129f7ec8731ffbd76366119591ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:44:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.127

Wed Feb 16 12:04:48 2022 +0000
Original commit date: Wed Feb 16 12:04:48 2022 +0000
Original commit hash: 1a0ba6f7002e21faf6bc120b33859bd37a229e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39c6b4b9ecaec45ca9746f34d6ad98007c32ced4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P ADL-S | LP4 LP5 DDR4 DDR5] VCCDLL Comp values are only Saved for highest GV Point

[Issue Description]
    -> System Shows constant failures with single sagv transition post boot.
    -> Issue is observed on G4 Only

[RootCause]
    -> Initial calculated comp code values at the the beginning of RdOdt Training are too high
    -> Low comp odt values are leading to failure
    -> If Mrc training is disabling the static legs, then values are not being restored properly in fast/warm boot
    -> This is causing the post training comp to calculate new comp based on the wrong VREF-COMP Curve, thus leading to much lower comp values

[Resolution]
    -> Update Reserved Comp code value to 6 from 3
    -> Save and Resotre DDRPHY_COMP_NEW_CR_VCCDLLCOMPDATACCC1 value for each SAGV point

[Impacted Area]
    MRC SaveRestore, RdOdt Training

[Register Impacted]
    PHY

Hsd-es-id: 15010726096
Original commit date: Mon Feb 14 16:02:08 2022 +0530
Change-Id: I7516c683af4ec7833487968e1dba007058eefbac
Original commit hash: 08908434fb34abe528222715aca154b4075f53d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 527ac6dce475348b18e9108f11050aa5585c6319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.126

Wed Feb 16 10:21:35 2022 +0000
Original commit date: Wed Feb 16 10:21:35 2022 +0000
Original commit hash: b8cefc9fb898c584437d72946c23a3bb715effc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f7ded5a47c0cfb38b384b09a2e22695af581d43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015817053][ADL-S ADL-S BGA| DDR4] DIMM ODT, Read ODT and Read Amplifier training update for DDR4.

[Feature Description]
DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Resolution]
1. Update the RdOdt and WrDS in RcompTargetSDdr4, and RcompTargetSDdr4Sn641A2.
2. Add RcompTargetSDdr4Sn638A2
3. Adjust the training order for Read ODT training and Read Amplifier Power for ADL-S BGA DDR4.
4. Change the RttWr from 120 to 80
5. Enable the Cliff filter for ADL-S BGA DDR4.
6. Update the ReadEQTraining range to (0, 14).
7. Update the rxbias_cmn_tailctl and dqsrx_cmn_rxmctleeq for ADL-S BGA DDR4.
8. Update the rxbias_cmn_biasicomp and rxbias_cmn_vrefsel for DDR4.
9. Enable the UPMFilterEnable for ADL-S BGA DDR4.

[Impacted Area]
Read ODT and Read Amplifier training

[Register Impacted]
PHY

Hsd-es-id: 16015817053
Original commit date: Mon Feb 14 21:37:09 2022 +0800
Change-Id: I75fcae05d8c1239cffed5ba1293a4f9f14e16ecd
Original commit hash: 150f9de97b3fb46ef5840096a6c9ee192f3d9541

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 97c558f145fa7b6fb81be74b9d0cca3dea87e061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.125

Wed Feb 16 01:44:18 2022 +0000
Original commit date: Wed Feb 16 01:44:18 2022 +0000
Original commit hash: 7ae28506957ab3343aafc851b0d89407aa0c6eb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ed7909307f13df7f65c03c46760ea4ed3fbc431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:46 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010716471][Adl] fix bug in if condition

[issue]
use & as bool AND in if condition.

[fix]
change to use &&.

Hsd-es-id: 15010716471
Original commit date: Mon Feb 14 14:08:48 2022 +0800
Change-Id: Ie44c3fab893a8929ef9bb930c89747455ba1740f
Original commit hash: 632a5ed75723c2a926cbca4607c9141d023168df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8ebc1b1905b8f928b585e855271a4185e6cc0e82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.124

Tue Feb 15 13:20:51 2022 +0000
Original commit date: Tue Feb 15 13:20:51 2022 +0000
Original commit hash: 9e2fdfb436b0eb925d1a073fd1011d2a301c9e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad71717237bcc55b564b940f585b7a61d238fe82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.123

Mon Feb 14 12:41:36 2022 +0000
Original commit date: Mon Feb 14 12:41:36 2022 +0000
Original commit hash: 75900863c759776821129b0febe6e904e666b821

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 873666951da9997806bab188b342d1db4becd7c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010721813][ADL-P ADL-M | LP5] Enable WeakReadDqDqs- Weak Read Timing Centering before Early 2Ds for LP5 Higher Frequency

[Feature Description]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above

[Resolution]
Enable WeakReadDqDqs for LP5 Frequencies 4800 and above. The boot time impact is 35ms on LP5 2R.

[Impacted Area]
WeakReadDqDqs Training

[Register Impacted]
PHY

Hsd-es-id: 15010721813
Original commit date: Mon Feb 14 12:33:57 2022 +0530
Change-Id: Ia684321d76a12348dede39ec9b95657b25b231ea
Original commit hash: 518635ce65651af4ee82c63a8733ddb3435cceb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 4427697239bde28ec7051d35b18ce605706b15c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.122

Mon Feb 14 07:05:50 2022 +0000
Original commit date: Mon Feb 14 07:05:50 2022 +0000
Original commit hash: 612f4810de9dde2440220d7380e9b7aeaeb03048

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d27074a963c4d1a5d9c941e29992c832f92a21c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010707356][ADL-S BGA| DDR5] DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Feature Description]
DIMM ODT, Read ODT and Read Amplifier training update for BGA.

[Resolution]
DDR5 SBGA only:
1. Change order of read training steps, new order : MrcReadAmplifierPower, MrcReadODTTraining, MrcReadEQTraining.
2. Added functions to MrcCommon to save/restore read/write voltage/timing centering values.
3. DimmOdtDdr5:
   3.1 Added more values to scan for SBGA.
   3.2 Refactor code to support new values to scan (SBGA, 2dimmPerSide module).
   3.3 Per Volume data,
       Issue: In some CPUs @High temperature (>50) RdV1DCentering can't find a passing window. The eye goes higher then calculated RxVref.
      Solution:
       3.4.1. Add 8mv (4 ticks) to be able to catch smaller eyes shifted above vref.
       3.4.2. Restore odt values including centering in case one of the margins after dimm odt gets zero value.

Other:
1. AC VOC fix to find a more accurate center in between ranks.
2. DimmDfe change implementation from GetMarginCh to GetMarginByte
3. DDR5 dimmodt added UPM tables into MRC code to better tradeoff odt values with margin results
4. Change 2DPC 1R 1R CCC initial dimm odt value.

[Impacted Area]
Read ODT and Read Amplifier training

[Register Impacted]
PHY

Hsd-es-id: 15010707356
Original commit date: Mon Jan 31 18:18:00 2022 +0530
Change-Id: I9596e6cbcb99c50a6ad7d40c49a53e0bfe77c151
Original commit hash: 8f67ccae7f64e87e348628e1aa63308f5dd6f5f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ab2e417befd0c51aed17702e2cc377e18693e5d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.121

Mon Feb 14 06:29:35 2022 +0000
Original commit date: Mon Feb 14 06:29:35 2022 +0000
Original commit hash: 586718f35a8198b2980398c24dd42ee76848d6d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c3b012f5763a94895319300bad292aef18dc5042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22014650754][LP5] During Freq switch flow bg mode MR isn't getting programmed correctly after switch

[Feature Description]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.

[Resolution]
During Freq switch flow bg mode MR isn't getting programmed correctly after switching.
During the LP5 Jedec Init, the MR values should be based on the High frequency, not the current frequency. Since
LP5 switches to low frequency to do jedec init, if the current frequency is used to evaluate
MR values, than the MRs will not be programmed properly for POR frequency.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
DRAM

Hsd-es-id: 22014650754
Original commit date: Sun Feb 13 16:43:10 2022 +0800
Change-Id: Icbe41fea7a092cc72bc05d65ccf840022be21525
Original commit hash: 6978614044d84ac11624f438072cb127d22ae56b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 4ea9c5a572fe1b63e7cf5b8e43616911846f9e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.120

Fri Feb 11 09:56:07 2022 +0000
Original commit date: Fri Feb 11 09:56:07 2022 +0000
Original commit hash: 0530ccc4a1a692dff5ca55a87e87be33b85c8710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a76f4694415b313307d5649fb846695dee55deed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.119

Fri Feb 11 05:28:36 2022 +0000
Original commit date: Fri Feb 11 05:28:36 2022 +0000
Original commit hash: 84470e7f18d517135650803d2240aa000c6a13fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3487272542479a9445e8b26a7e144647d7601e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.118

Thu Feb 10 17:35:14 2022 +0000
Original commit date: Thu Feb 10 17:35:14 2022 +0000
Original commit hash: 8a3f5a946ab2067b2c89afabfa47a041910894ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14cac9901d39afe5c72b1028b1ea75e8d068de5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:43:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22014472572][ADL-S ADL-P ADL-M | LP4 LP5] Enable LPDDR for MATS8 MemTest

[Feature Description]
1. Support LP4/5 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Enable CPGC tests on a per-SubChannel basis, including individual Channel 1 and Channel 3 tests for LPDDR
2. Program correct starting Bank Address for LPDDR

[Impacted Area]
LP4/5 with PPR enabled

[Register Impacted]
CPGC

Hsd-es-id: 22014472572
Original commit date: Fri Jan 14 11:02:52 2022 -0800
Change-Id: Ibd501d53e3dcd41ea698866094bd8df00d81eac9
Original commit hash: 11663c1788e3d79833a60290064dcb63aebb02b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: b89d9b619ead5ebd29c89db1ed8846babf09947c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.117

Thu Feb 10 13:58:13 2022 +0000
Original commit date: Thu Feb 10 13:58:13 2022 +0000
Original commit hash: d72bd73a89957190ce8a08c23e1f78afd53fe6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72594c95cb67c302b11eb9a333f6112614ccfc81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:52 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI updates IP v19.0

Updated LTR parameters to align with latest recommendations.

Hsd-es-id: 22014655702
Original commit date: Tue Feb 15 13:33:52 2022 +0100
Change-Id: I795acd71b3cddecf54a1d0d257bc44da2c848b99
Original commit hash: ddebccbee5e58553fab6868911cbfb433c768cd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 82c713f4296ed25a34b15d5e7473530419fa0eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:49 2022 +0530 
-------------------------------------------------------------------------------- 
Many errors and Recoveries with L0s BIOS change to increase Gen3 nFTS from 0x90 to 0xA5

Hsd-es-id: 22014646342
Original commit date: Mon Jan 31 12:44:15 2022 +0530
Change-Id: I2705e286715f9d4e1a588545841bdfe3765d8a03
Original commit hash: 1cd57d70dba3c565fc0335f08bac95286f8c11cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: b048b473ff1ad099c051def33e171e095703b4f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:46 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch/Smm: Adding support for both a DataPort write and a CommandPort write to SMM Trigger ()

 - Adding an additional Command parameter to SmmTrigger () and updating its function calls
 - Adding an additional write in SmmTrigger() to R_PCH_IO_APM_STS

Hsd-es-id: 22014531284
Original commit date: Wed Feb 2 12:21:33 2022 -0800
Change-Id: Ia2be4905c40e1d46ab11695b6fb83a274de76dea
Original commit hash: 41ddb8f1ee68e3fed3feee62900be239c3abb9e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchSmmControlLib/PeiPchSmmControlLib.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.h

================================================================================ 
Commit: 7c85e9d52c763357c6923a29f9261388c40bbc39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Fix VGA dGFX detection failure on PCIe slot in PEI phase

PERST de-assert of PCIe Slot is in GPIO PreMem config, to add delay after it.
The defalut delay is 30ms.

Hsd-es-id: 22014287217
Original commit date: Tue Feb 8 11:31:03 2022 +0800
Change-Id: I3b0895ac801ebe7cfdc6c21dff7565a16e73b36b
Original commit hash: 641f8bf0bcbff1c4e8bac3ce4e8338ed05685478

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 96d4edcde1c15096b3206efe59b9b2f5333a3631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S/P/M][RPL-P] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling vPRO.

Hsd-es-id: 22014475501, 15010612443
Original commit date: Fri Jan 28 17:09:02 2022 +0800
Change-Id: I7f72e365c74234807886fdc4de7efa19c6ecfc55
Original commit hash: ce1a81044728e605dcc6f3711ac8404968f9dc0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: d9679eabfb0b76f671db4f112a242faa027920d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 22 07:42:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL SBGA][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 22014522024
Original commit date: Thu Jan 20 11:40:53 2022 +0800
Change-Id: Ieeb8f1b942aedf711d618c3f9820162104f144b2
Original commit hash: dca28ea2bf014e8b0728bf8e8675f29747b05e6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
