0.7
2020.2
May  7 2023
15:24:31
C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/cpu.sv,1742346941,systemVerilog,,C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/ram.sv,,alu;cpu;reg_file,,uvm,,,,,,
C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/ram.sv,1741660855,systemVerilog,,C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/rom.sv,,ram,,uvm,,,,,,
C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/rom.sv,1741660855,systemVerilog,,C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/tb.sv,,rom,,uvm,,,,,,
C:/CMPE140/Lab4/Lab4CMPE140/Lab4CMPE140.srcs/sources_1/imports/Lab4/tb.sv,1741660855,systemVerilog,,,,tb,,uvm,,,,,,
