// Seed: 1989580341
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input tri0 id_8
);
  assign id_7 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    output tri id_6,
    input uwire id_7,
    output supply0 id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output wire id_13,
    output tri1 id_14
);
  assign id_8 = id_5;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_5,
      id_13,
      id_3,
      id_11,
      id_4,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
