GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v'
Analyzing Verilog file '/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v'
Compiling module 'sipeed_tang_mega_138k_pro'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked0' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":575)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked1' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":576)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked2' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":577)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked3' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":578)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked4' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":579)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked5' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":580)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked6' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":581)
WARN  (EX3780) : Using initial value of 'builder_basesoc_locked7' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":582)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_b_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":674)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_b_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":675)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_b_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":676)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_b_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":678)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_r_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":724)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_r_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":726)
WARN  (EX3780) : Using initial value of 'builder_basesoc_socbushandler_r_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":728)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_adapted_interface_bte' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1350)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_adapted_interface_cti' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1351)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_b_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1391)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_b_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1392)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_b_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1393)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_b_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1395)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_r_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1399)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_r_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1401)
WARN  (EX3780) : Using initial value of 'main_adapted_interface_r_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1403)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_b_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1502)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_b_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1503)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_b_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1504)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_b_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1506)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_r_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1552)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_r_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1554)
WARN  (EX3780) : Using initial value of 'main_basesoc_socbushandler_r_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1556)
WARN  (EX3780) : Using initial value of 'main_gpio_re' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1822)
WARN  (EX3780) : Using initial value of 'main_gpio_storage' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1823)
WARN  (EX3780) : Using initial value of 'main_litedramcrossbar_rdata_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1846)
WARN  (EX3780) : Using initial value of 'main_litedramcrossbar_rdata_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1847)
WARN  (EX3780) : Using initial value of 'main_litedramcrossbar_wdata_payload_data' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1851)
WARN  (EX3780) : Using initial value of 'main_litedramcrossbar_wdata_payload_we' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1852)
WARN  (EX3780) : Using initial value of 'main_port_rdata_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1864)
WARN  (EX3780) : Using initial value of 'main_port_rdata_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1865)
WARN  (EX3780) : Using initial value of 'main_rx_source_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1922)
WARN  (EX3780) : Using initial value of 'main_rx_source_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1923)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1969)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1983)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_sink_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1984)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2065)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2079)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_sink_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2080)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2161)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2175)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_sink_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2176)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2257)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2271)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_sink_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2272)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_cmds' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2330)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_reads' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2331)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_writes' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2332)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_req_want_activates' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2347)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_req_want_cmds' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2348)
WARN  (EX3780) : Using initial value of 'main_sdram_cmd_payload_is_read' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2356)
WARN  (EX3780) : Using initial value of 'main_sdram_cmd_payload_is_write' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2357)
WARN  (EX3780) : Using initial value of 'main_sdram_csr_dfi_p0_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2362)
WARN  (EX3780) : Using initial value of 'main_sdram_csr_dfi_p1_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2378)
WARN  (EX3780) : Using initial value of 'main_sdram_dfi_p0_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2394)
WARN  (EX3780) : Using initial value of 'main_sdram_dfi_p1_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2410)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2428)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_address' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2429)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_bank' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2430)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cas_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2431)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cke' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2432)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cs_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2433)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_odt' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2434)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_ras_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2435)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_rddata_en' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2437)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_reset_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2439)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_we_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2440)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2441)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata_en' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2442)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata_mask' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2443)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_act_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2444)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_address' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2445)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_bank' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2446)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cas_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2447)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cke' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2448)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cs_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2449)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_odt' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2450)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_ras_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2451)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_rddata_en' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2453)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_reset_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2455)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_we_n' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2456)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2457)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata_en' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2458)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata_mask' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2459)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_sel' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2460)
WARN  (EX3780) : Using initial value of 'main_sdram_nop_a' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2527)
WARN  (EX3780) : Using initial value of 'main_sdram_nop_ba' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2528)
WARN  (EX3780) : Using initial value of 'main_sdram_phaseinjector0_command_issue_w' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2536)
WARN  (EX3780) : Using initial value of 'main_sdram_phaseinjector1_command_issue_w' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2559)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer0' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2622)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer1' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2623)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer2' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2624)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer3' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2625)
WARN  (EX3780) : Using initial value of 'main_sdram_tfawcon_ready' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2632)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_ar_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2716)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_ar_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2717)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_ar_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2718)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_ar_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2720)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_ar_payload_region' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2728)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_aw_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2732)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_aw_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2733)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_aw_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2734)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_aw_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2736)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_aw_payload_region' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2744)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_w_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2765)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_w_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2767)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_w_param_id' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2768)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface0_w_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2769)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_ar_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2774)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_ar_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2775)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_ar_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2776)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_ar_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2778)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_ar_payload_region' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2786)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_aw_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2790)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_aw_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2791)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_aw_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2792)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_aw_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2794)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_aw_payload_region' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2802)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_w_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2823)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_w_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2825)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_w_param_id' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2826)
WARN  (EX3780) : Using initial value of 'main_socbushandler_axiinterface1_w_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2827)
WARN  (EX3780) : Using initial value of 'main_socbushandler_b_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2832)
WARN  (EX3780) : Using initial value of 'main_socbushandler_b_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2833)
WARN  (EX3780) : Using initial value of 'main_socbushandler_b_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2834)
WARN  (EX3780) : Using initial value of 'main_socbushandler_b_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2836)
WARN  (EX3780) : Using initial value of 'main_socbushandler_r_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2904)
WARN  (EX3780) : Using initial value of 'main_socbushandler_r_param_dest' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2906)
WARN  (EX3780) : Using initial value of 'main_socbushandler_r_param_user' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2908)
WARN  (EX3780) : Using initial value of 'main_uart_rx_fifo_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3081)
WARN  (EX3780) : Using initial value of 'main_uart_tx_fifo_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3139)
WARN  (EX3780) : Using initial value of 'main_uart_tx_fifo_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3140)
WARN  (EX3780) : Using initial value of 'main_uart_tx_fifo_sink_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3141)
WARN  (EX3780) : Using initial value of 'main_vexriscv' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3180)
WARN  (EX3780) : Using initial value of 'main_vfb_dma_fifo_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3264)
WARN  (EX3780) : Using initial value of 'main_vfb_dma_res_fifo_replace' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3297)
WARN  (EX3780) : Using initial value of 'main_vfb_dma_res_fifo_sink_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3298)
WARN  (EX3780) : Using initial value of 'main_vfb_dma_res_fifo_sink_payload_dummy' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3300)
WARN  (EX3780) : Using initial value of 'main_vfb_source_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3351)
WARN  (EX3780) : Using initial value of 'main_vfb_source_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3352)
WARN  (EX3780) : Using initial value of 'main_watchdog_halted' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3443)
WARN  (EX3780) : Using initial value of 'main_wb_sdram_err' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3474)
WARN  (EX3780) : Using initial value of 'main_wishbone_bridge_wdata_first' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3562)
WARN  (EX3780) : Using initial value of 'main_wishbone_bridge_wdata_last' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3563)
WARN  (EX3780) : Using initial value of 'por_rst' since it is never assigned("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3587)
Extracting RAM for identifier 'rom'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12126)
Extracting RAM for identifier 'sram'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12141)
Extracting RAM for identifier 'mem'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12164)
Extracting RAM for identifier 'storage_1'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12180)
Extracting RAM for identifier 'storage_2'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12201)
Extracting RAM for identifier 'storage_3'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12222)
Extracting RAM for identifier 'storage_4'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12240)
Extracting RAM for identifier 'storage_5'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12258)
Extracting RAM for identifier 'storage_6'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12276)
Extracting RAM for identifier 'tag_mem'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12293)
Extracting RAM for identifier 'storage_7'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12308)
Extracting RAM for identifier 'storage_8'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12326)
Extracting RAM for identifier 'storage_9'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12347)
Extracting RAM for identifier 'data_mem_grain0'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12550)
Extracting RAM for identifier 'data_mem_grain1'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12564)
Extracting RAM for identifier 'data_mem_grain2'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12578)
Extracting RAM for identifier 'data_mem_grain3'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12592)
Extracting RAM for identifier 'data_mem_grain4'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12606)
Extracting RAM for identifier 'data_mem_grain5'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12620)
Extracting RAM for identifier 'data_mem_grain6'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12634)
Extracting RAM for identifier 'data_mem_grain7'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12648)
Extracting RAM for identifier 'data_mem_grain8'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12662)
Extracting RAM for identifier 'data_mem_grain9'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12676)
Extracting RAM for identifier 'data_mem_grain10'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12690)
Extracting RAM for identifier 'data_mem_grain11'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12704)
Extracting RAM for identifier 'data_mem_grain12'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12718)
Extracting RAM for identifier 'data_mem_grain13'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12732)
Extracting RAM for identifier 'data_mem_grain14'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12746)
Extracting RAM for identifier 'data_mem_grain15'("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12760)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3975)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4226)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4477)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4819)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 15("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5490)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 15("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5501)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 11("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5587)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 11("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5598)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5620)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6142)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6173)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 28("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7246)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 21("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7313)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 23("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7636)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 23("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7637)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7968)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":7979)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10481)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10494)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11268)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11270)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12105)
Compiling module 'VexRiscv'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":7)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":1375)
Compiling module 'InstructionCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":6361)
Extracting RAM for identifier 'banks_0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":6467)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":6468)
Compiling module 'DataCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5507)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5721)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5722)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5723)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5724)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5725)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":6333)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":68)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":82)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":83)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":84)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":85)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":86)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":87)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":88)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":89)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":90)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":610)
WARN  (EX1998) : Net 'dBus_rsp_payload_last' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":623)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":638)
WARN  (EX1998) : Net 'CsrPlugin_mtvec_mode[1]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":936)
NOTE  (EX0101) : Current top module is "sipeed_tang_mega_138k_pro"
WARN  (EX0346) : Instance "PLL" 's parameter value "1'b0" truncated to "2'b00" to fit 2 bits("/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12507)
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5550)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v":5556)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/furiosa/litex/FPGA/litex/litex/soc/software/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
