$date
	Wed Jan 11 01:28:49 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
b0 !
$end
#2
1"
#4
0"
#6
1"
#7
1#
#8
0"
#10
b1 !
1"
#12
0"
#14
b11 !
1"
#16
0"
#18
b111 !
1"
#20
0"
#22
b1111 !
1"
#24
0"
#26
b1110 !
1"
#28
0"
#30
b1100 !
1"
#32
0"
#34
b1000 !
1"
#36
0"
#38
b0 !
1"
#40
0"
#42
b1 !
1"
#44
0"
#46
b11 !
1"
#48
0"
#50
b111 !
1"
#52
0"
#54
b1111 !
1"
#56
0"
#58
b1110 !
1"
#60
0"
#62
b1100 !
1"
#64
0"
#66
b1000 !
1"
#68
0"
#70
b0 !
1"
#72
0"
0#
#74
1"
#76
0"
#78
1"
#79
1#
#80
0"
#82
b1 !
1"
#84
0"
#86
b11 !
1"
#88
0"
#90
b111 !
1"
#92
0"
#94
b1111 !
1"
#96
0"
#98
b1110 !
1"
#100
0"
#102
b1100 !
1"
#104
0"
#106
b1000 !
1"
#108
0"
#110
b0 !
1"
#112
0"
#114
b1 !
1"
#116
0"
#118
b11 !
1"
#120
0"
#122
b111 !
1"
#124
0"
#126
b1111 !
1"
#128
0"
#130
b1110 !
1"
#132
0"
#134
b1100 !
1"
#136
0"
#138
b1000 !
1"
#140
0"
#142
b0 !
1"
#144
0"
#146
b1 !
1"
#148
0"
#150
b11 !
1"
#152
0"
#154
b111 !
1"
#156
0"
#158
b1111 !
1"
#160
0"
#162
b1110 !
1"
#164
0"
#166
b1100 !
1"
#168
0"
#170
b1000 !
1"
#172
0"
#174
b0 !
1"
#176
0"
#178
b1 !
1"
#179
