{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 12:12:04 2010 " "Info: Processing started: Thu May 27 12:12:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE 3.13 ns " "Info: Slack time is 3.13 ns for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.645 ns + Largest register register " "Info: + Largest register to register requirement is 7.645 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.915 ns + " "Info: + Setup relationship between source and destination is 8.915 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.915 ns " "Info: + Latch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.084 ns + Largest " "Info: + Largest clock skew is -1.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.136 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.560 ns) 2.136 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE 2 REG LC_X52_Y28_N6 12 " "Info: 2: + IC(1.576 ns) + CELL(0.560 ns) = 2.136 ns; Loc. = LC_X52_Y28_N6; Fanout = 12; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.22 % ) " "Info: Total cell delay = 0.560 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 73.78 % ) " "Info: Total interconnect delay = 1.576 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.220 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.560 ns) 3.220 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] 2 REG LC_X52_Y28_N5 6 " "Info: 2: + IC(1.900 ns) + CELL(0.560 ns) = 3.220 ns; Loc. = LC_X52_Y28_N5; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.460 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.99 % ) " "Info: Total cell delay = 1.320 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 59.01 % ) " "Info: Total interconnect delay = 1.900 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.515 ns - Longest register register " "Info: - Longest register to register delay is 4.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\] 1 REG LC_X52_Y28_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X52_Y28_N5; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_latched\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.459 ns) 1.115 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~0 2 COMB LC_X52_Y28_N2 4 " "Info: 2: + IC(0.656 ns) + CELL(0.459 ns) = 1.115 ns; Loc. = LC_X52_Y28_N2; Fanout = 4; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.115 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.459 ns) 2.728 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~2 3 COMB LC_X52_Y27_N8 1 " "Info: 3: + IC(1.154 ns) + CELL(0.459 ns) = 2.728 ns; Loc. = LC_X52_Y27_N8; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~2'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.613 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 2.954 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~3 4 COMB LC_X52_Y27_N9 2 " "Info: 4: + IC(0.139 ns) + CELL(0.087 ns) = 2.954 ns; Loc. = LC_X52_Y27_N9; Fanout = 2; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector7~3'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.226 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.489 ns) 4.515 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE 5 REG LC_X52_Y28_N6 12 " "Info: 5: + IC(1.072 ns) + CELL(0.489 ns) = 4.515 ns; Loc. = LC_X52_Y28_N6; Fanout = 12; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.561 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.494 ns ( 33.09 % ) " "Info: Total cell delay = 1.494 ns ( 33.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 66.91 % ) " "Info: Total interconnect delay = 3.021 ns ( 66.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.515 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.515 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 0.656ns 1.154ns 0.139ns 1.072ns } { 0.000ns 0.459ns 0.459ns 0.087ns 0.489ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.515 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.515 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_latched[1] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~2 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector7~3 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE {} } { 0.000ns 0.656ns 1.154ns 0.139ns 1.072ns } { 0.000ns 0.459ns 0.459ns 0.087ns 0.489ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1.325 ns " "Info: Slack time is 1.325 ns for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.984 ns + Largest register register " "Info: + Largest register to register requirement is 1.984 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.086 ns + " "Info: + Setup relationship between source and destination is 1.086 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.001 ns " "Info: + Latch edge is 10.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.915 ns " "Info: - Launch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.084 ns + Largest " "Info: + Largest clock skew is 1.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.220 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.560 ns) 3.220 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X54_Y28_N7 1 " "Info: 2: + IC(1.900 ns) + CELL(0.560 ns) = 3.220 ns; Loc. = LC_X54_Y28_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.460 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.99 % ) " "Info: Total cell delay = 1.320 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 59.01 % ) " "Info: Total interconnect delay = 1.900 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.136 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.560 ns) 2.136 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X54_Y28_N6 1 " "Info: 2: + IC(1.576 ns) + CELL(0.560 ns) = 2.136 ns; Loc. = LC_X54_Y28_N6; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.22 % ) " "Info: Total cell delay = 0.560 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 73.78 % ) " "Info: Total interconnect delay = 1.576 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.659 ns - Longest register register " "Info: - Longest register to register delay is 0.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 1 REG LC_X54_Y28_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X54_Y28_N6; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.235 ns) 0.659 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X54_Y28_N7 1 " "Info: 2: + IC(0.424 ns) + CELL(0.235 ns) = 0.659 ns; Loc. = LC_X54_Y28_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.659 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.66 % ) " "Info: Total cell delay = 0.235 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.424 ns ( 64.34 % ) " "Info: Total interconnect delay = 0.424 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.659 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.659 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.424ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.659 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.659 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.424ns } { 0.000ns 0.235ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW register textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL 732 ps " "Info: Minimum slack time is 732 ps for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW\" and destination register \"textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.656 ns + Shortest register register " "Info: + Shortest register to register delay is 0.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW 1 REG LC_X47_Y29_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y29_N2; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.235 ns) 0.656 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL 2 REG LC_X47_Y29_N6 3 " "Info: 2: + IC(0.421 ns) + CELL(0.235 ns) = 0.656 ns; Loc. = LC_X47_Y29_N6; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.82 % ) " "Info: Total cell delay = 0.235 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.421 ns ( 64.18 % ) " "Info: Total interconnect delay = 0.421 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.656 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 0.421ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.086 ns " "Info: + Latch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.086 ns " "Info: - Launch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.129 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.560 ns) 2.129 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL 2 REG LC_X47_Y29_N6 3 " "Info: 2: + IC(1.569 ns) + CELL(0.560 ns) = 2.129 ns; Loc. = LC_X47_Y29_N6; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_PIXEL'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.30 % ) " "Info: Total cell delay = 0.560 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 73.70 % ) " "Info: Total interconnect delay = 1.569 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.129 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.560 ns) 2.129 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW 2 REG LC_X47_Y29_N2 2 " "Info: 2: + IC(1.569 ns) + CELL(0.560 ns) = 2.129 ns; Loc. = LC_X47_Y29_N2; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.BLACK_CHAR_NEW'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.30 % ) " "Info: Total cell delay = 0.560 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.569 ns ( 73.70 % ) " "Info: Total interconnect delay = 1.569 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.656 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 0.421ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_PIXEL {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.129 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.BLACK_CHAR_NEW {} } { 0.000ns 1.569ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\] 607 ps " "Info: Minimum slack time is 607 ps for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.531 ns + Shortest register register " "Info: + Shortest register to register delay is 0.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1 REG LC_X54_Y28_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X54_Y28_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.090 ns) 0.531 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\] 2 REG LC_X54_Y28_N0 4 " "Info: 2: + IC(0.441 ns) + CELL(0.090 ns) = 0.531 ns; Loc. = LC_X54_Y28_N0; Fanout = 4; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.95 % ) " "Info: Total cell delay = 0.090 ns ( 16.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.441 ns ( 83.05 % ) " "Info: Total interconnect delay = 0.441 ns ( 83.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.531 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.441ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.220 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.560 ns) 3.220 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\] 2 REG LC_X54_Y28_N0 4 " "Info: 2: + IC(1.900 ns) + CELL(0.560 ns) = 3.220 ns; Loc. = LC_X54_Y28_N0; Fanout = 4; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.460 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.99 % ) " "Info: Total cell delay = 1.320 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 59.01 % ) " "Info: Total interconnect delay = 1.900 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.220 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.560 ns) 3.220 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X54_Y28_N7 1 " "Info: 2: + IC(1.900 ns) + CELL(0.560 ns) = 3.220 ns; Loc. = LC_X54_Y28_N7; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.460 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 40.99 % ) " "Info: Total cell delay = 1.320 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 59.01 % ) " "Info: Total interconnect delay = 1.900 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.531 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.441ns } { 0.000ns 0.090ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[1] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.220 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.220 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ent:input_inst\|ascii\[4\] sys_res_n sys_clk 6.899 ns register " "Info: tsu for register \"input_ent:input_inst\|ascii\[4\]\" (data pin = \"sys_res_n\", clock pin = \"sys_clk\") is 6.899 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.061 ns + Longest pin register " "Info: + Longest pin to register delay is 10.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sys_res_n 1 PIN PIN_AF17 35 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AF17; Fanout = 35; PIN Node = 'sys_res_n'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_res_n } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.619 ns) + CELL(0.332 ns) 6.092 ns input_ent:input_inst\|ascii\[5\]~0 2 COMB LC_X58_Y28_N4 3 " "Info: 2: + IC(4.619 ns) + CELL(0.332 ns) = 6.092 ns; Loc. = LC_X58_Y28_N4; Fanout = 3; COMB Node = 'input_ent:input_inst\|ascii\[5\]~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.951 ns" { sys_res_n input_ent:input_inst|ascii[5]~0 } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.213 ns) 7.237 ns input_ent:input_inst\|ascii\[4\]~6 3 COMB LC_X60_Y28_N2 1 " "Info: 3: + IC(0.932 ns) + CELL(0.213 ns) = 7.237 ns; Loc. = LC_X60_Y28_N2; Fanout = 1; COMB Node = 'input_ent:input_inst\|ascii\[4\]~6'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.145 ns" { input_ent:input_inst|ascii[5]~0 input_ent:input_inst|ascii[4]~6 } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.087 ns) 8.426 ns input_ent:input_inst\|ascii\[4\]~9 4 COMB LC_X61_Y27_N5 1 " "Info: 4: + IC(1.102 ns) + CELL(0.087 ns) = 8.426 ns; Loc. = LC_X61_Y27_N5; Fanout = 1; COMB Node = 'input_ent:input_inst\|ascii\[4\]~9'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.189 ns" { input_ent:input_inst|ascii[4]~6 input_ent:input_inst|ascii[4]~9 } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.583 ns) 10.061 ns input_ent:input_inst\|ascii\[4\] 5 REG LC_X60_Y28_N9 2 " "Info: 5: + IC(1.052 ns) + CELL(0.583 ns) = 10.061 ns; Loc. = LC_X60_Y28_N9; Fanout = 2; REG Node = 'input_ent:input_inst\|ascii\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.635 ns" { input_ent:input_inst|ascii[4]~9 input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.356 ns ( 23.42 % ) " "Info: Total cell delay = 2.356 ns ( 23.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.705 ns ( 76.58 % ) " "Info: Total interconnect delay = 7.705 ns ( 76.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.061 ns" { sys_res_n input_ent:input_inst|ascii[5]~0 input_ent:input_inst|ascii[4]~6 input_ent:input_inst|ascii[4]~9 input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.061 ns" { sys_res_n {} sys_res_n~out0 {} input_ent:input_inst|ascii[5]~0 {} input_ent:input_inst|ascii[4]~6 {} input_ent:input_inst|ascii[4]~9 {} input_ent:input_inst|ascii[4] {} } { 0.000ns 0.000ns 4.619ns 0.932ns 1.102ns 1.052ns } { 0.000ns 1.141ns 0.332ns 0.213ns 0.087ns 0.583ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.172 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.560 ns) 3.172 ns input_ent:input_inst\|ascii\[4\] 2 REG LC_X60_Y28_N9 2 " "Info: 2: + IC(1.852 ns) + CELL(0.560 ns) = 3.172 ns; Loc. = LC_X60_Y28_N9; Fanout = 2; REG Node = 'input_ent:input_inst\|ascii\[4\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.412 ns" { sys_clk input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.61 % ) " "Info: Total cell delay = 1.320 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.852 ns ( 58.39 % ) " "Info: Total interconnect delay = 1.852 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.172 ns" { sys_clk input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.172 ns" { sys_clk {} sys_clk~out0 {} input_ent:input_inst|ascii[4] {} } { 0.000ns 0.000ns 1.852ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.061 ns" { sys_res_n input_ent:input_inst|ascii[5]~0 input_ent:input_inst|ascii[4]~6 input_ent:input_inst|ascii[4]~9 input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.061 ns" { sys_res_n {} sys_res_n~out0 {} input_ent:input_inst|ascii[5]~0 {} input_ent:input_inst|ascii[4]~6 {} input_ent:input_inst|ascii[4]~9 {} input_ent:input_inst|ascii[4] {} } { 0.000ns 0.000ns 4.619ns 0.932ns 1.102ns 1.052ns } { 0.000ns 1.141ns 0.332ns 0.213ns 0.087ns 0.583ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.172 ns" { sys_clk input_ent:input_inst|ascii[4] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.172 ns" { sys_clk {} sys_clk~out0 {} input_ent:input_inst|ascii[4] {} } { 0.000ns 0.000ns 1.852ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk r\[1\] textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG 12.463 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"r\[1\]\" through register \"textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG\" is 12.463 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "sys_clk pll:pll_vga_clk\|altpll:altpll_component\|_clk0 -1.086 ns + " "Info: + Offset between input clock \"sys_clk\" and output clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is -1.086 ns" {  } { { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.136 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.560 ns) 2.136 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG 2 REG LC_X48_Y28_N3 6 " "Info: 2: + IC(1.576 ns) + CELL(0.560 ns) = 2.136 ns; Loc. = LC_X48_Y28_N3; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.22 % ) " "Info: Total cell delay = 0.560 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.576 ns ( 73.78 % ) " "Info: Total interconnect delay = 1.576 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.237 ns + Longest register pin " "Info: + Longest register to pin delay is 11.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG 1 REG LC_X48_Y28_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y28_N3; Fanout = 6; REG Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|textmode_vga_h_sm_state.CHAR_NEW_BG'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.459 ns) 1.623 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector34~1 2 COMB LC_X48_Y29_N8 3 " "Info: 2: + IC(1.164 ns) + CELL(0.459 ns) = 1.623 ns; Loc. = LC_X48_Y29_N8; Fanout = 3; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector34~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.623 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.332 ns) 3.081 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector35~0 3 COMB LC_X49_Y28_N0 4 " "Info: 3: + IC(1.126 ns) + CELL(0.332 ns) = 3.081 ns; Loc. = LC_X49_Y28_N0; Fanout = 4; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector35~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.458 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.459 ns) 5.363 ns textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector34 4 COMB LC_X62_Y30_N5 1 " "Info: 4: + IC(1.823 ns) + CELL(0.459 ns) = 5.363 ns; Loc. = LC_X62_Y30_N5; Fanout = 1; COMB Node = 'textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\|Selector34'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.282 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.379 ns) + CELL(2.495 ns) 11.237 ns r\[1\] 5 PIN PIN_T4 0 " "Info: 5: + IC(3.379 ns) + CELL(2.495 ns) = 11.237 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'r\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.874 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 r[1] } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.745 ns ( 33.33 % ) " "Info: Total cell delay = 3.745 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.492 ns ( 66.67 % ) " "Info: Total interconnect delay = 7.492 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "11.237 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 r[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "11.237 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 {} r[1] {} } { 0.000ns 1.164ns 1.126ns 1.823ns 3.379ns } { 0.000ns 0.459ns 0.332ns 0.459ns 2.495ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.136 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG {} } { 0.000ns 1.576ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "11.237 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 r[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "11.237 ns" { textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|textmode_vga_h_sm_state.CHAR_NEW_BG {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34~1 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector35~0 {} textmode_vga:textmode_vga_inst|textmode_vga_h_sm:textmode_vga_h_sm_inst|Selector34 {} r[1] {} } { 0.000ns 1.164ns 1.126ns 1.823ns 3.379ns } { 0.000ns 0.459ns 0.332ns 0.459ns 2.495ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] ps2_data sys_clk -2.323 ns register " "Info: th for register \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]\" (data pin = \"ps2_data\", clock pin = \"sys_clk\") is -2.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.119 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 214 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 214; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.560 ns) 3.119 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 2 REG LC_X70_Y40_N2 1 " "Info: 2: + IC(1.799 ns) + CELL(0.560 ns) = 3.119 ns; Loc. = LC_X70_Y40_N2; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.359 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.32 % ) " "Info: Total cell delay = 1.320 ns ( 42.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.799 ns ( 57.68 % ) " "Info: Total interconnect delay = 1.799 ns ( 57.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.119 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.119 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.799ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E21; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns ps2_data~0 2 COMB IOC_X70_Y47_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = IOC_X70_Y47_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.166 ns) + CELL(0.235 ns) 5.542 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 3 REG LC_X70_Y40_N2 1 " "Info: 3: + IC(4.166 ns) + CELL(0.235 ns) = 5.542 ns; Loc. = LC_X70_Y40_N2; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.401 ns" { ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/s0726179/hwmod/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 24.83 % ) " "Info: Total cell delay = 1.376 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 75.17 % ) " "Info: Total interconnect delay = 4.166 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.542 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.542 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.166ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.119 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.119 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.799ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.542 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.542 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.166ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 12:12:06 2010 " "Info: Processing ended: Thu May 27 12:12:06 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
