

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'
================================================================
* Date:           Mon Jan 26 23:24:25 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten111 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 18 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 19 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 20 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 21 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 22 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 23 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 24 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 25 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten111"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 27 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 0, i7 %j" [top.cpp:110]   --->   Operation 28 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten111_load = load i12 %indvar_flatten111" [top.cpp:109]   --->   Operation 30 'load' 'indvar_flatten111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.96ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten111_load, i12 2048" [top.cpp:109]   --->   Operation 31 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln109_5 = add i12 %indvar_flatten111_load, i12 1" [top.cpp:109]   --->   Operation 32 'add' 'add_ln109_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135, void %for.body119.1.preheader.exitStub" [top.cpp:109]   --->   Operation 33 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 34 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 35 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 36 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.92ns)   --->   "%add_ln109 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 37 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 0, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 39 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 40 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109, i9 %i_load" [top.cpp:109]   --->   Operation 41 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 42 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln110, i32 3, i32 5" [top.cpp:110]   --->   Operation 43 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln110, i3 %lshr_ln3" [top.cpp:112]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln112_5 = zext i11 %tmp_s" [top.cpp:112]   --->   Operation 45 'zext' 'zext_ln112_5' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln112_5" [top.cpp:112]   --->   Operation 46 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:112]   --->   Operation 47 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 48 [1/1] (0.83ns)   --->   "%tmp_35 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i6, i6 0, i24 %scale_reload_read, i6 8, i24 %scale_8_reload_read, i6 16, i24 %scale_16_reload_read, i6 24, i24 %scale_24_reload_read, i6 32, i24 %scale_32_reload_read, i6 40, i24 %scale_40_reload_read, i6 48, i24 %scale_48_reload_read, i6 56, i24 %scale_56_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 48 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln109)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 8" [top.cpp:110]   --->   Operation 49 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln109 = store i12 %add_ln109_5, i12 %indvar_flatten111" [top.cpp:109]   --->   Operation 50 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 51 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 52 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 53 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:112]   --->   Operation 53 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:112]   --->   Operation 54 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %tmp_35" [top.cpp:112]   --->   Operation 55 'sext' 'sext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_1, i48 %sext_ln112" [top.cpp:112]   --->   Operation 56 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 57 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 58 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 59 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 60 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i1 %tmp_75" [top.cpp:112]   --->   Operation 61 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln9, i24 %zext_ln112" [top.cpp:112]   --->   Operation 62 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 63 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %tmp_77, i1 1" [top.cpp:112]   --->   Operation 64 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %tmp_76, i1 %xor_ln112" [top.cpp:112]   --->   Operation 65 'and' 'and_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 66 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 67 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.89ns)   --->   "%icmp_ln112 = icmp_eq  i7 %tmp_36, i7 127" [top.cpp:112]   --->   Operation 68 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 69 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln112_1 = icmp_eq  i8 %tmp_37, i8 255" [top.cpp:112]   --->   Operation 70 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.90ns)   --->   "%icmp_ln112_2 = icmp_eq  i8 %tmp_37, i8 0" [top.cpp:112]   --->   Operation 71 'icmp' 'icmp_ln112_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%select_ln112 = select i1 %and_ln112, i1 %icmp_ln112_1, i1 %icmp_ln112_2" [top.cpp:112]   --->   Operation 72 'select' 'select_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%xor_ln112_1 = xor i1 %tmp_78, i1 1" [top.cpp:112]   --->   Operation 73 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%and_ln112_1 = and i1 %icmp_ln112, i1 %xor_ln112_1" [top.cpp:112]   --->   Operation 74 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%select_ln112_1 = select i1 %and_ln112, i1 %and_ln112_1, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 75 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_2 = and i1 %and_ln112, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 76 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_2 = xor i1 %select_ln112, i1 1" [top.cpp:112]   --->   Operation 77 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%or_ln112 = or i1 %tmp_77, i1 %xor_ln112_2" [top.cpp:112]   --->   Operation 78 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_3 = xor i1 %tmp_74, i1 1" [top.cpp:112]   --->   Operation 79 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_3 = and i1 %or_ln112, i1 %xor_ln112_3" [top.cpp:112]   --->   Operation 80 'and' 'and_ln112_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_4 = and i1 %tmp_77, i1 %select_ln112_1" [top.cpp:112]   --->   Operation 81 'and' 'and_ln112_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%or_ln112_9 = or i1 %and_ln112_2, i1 %and_ln112_4" [top.cpp:112]   --->   Operation 82 'or' 'or_ln112_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%xor_ln112_4 = xor i1 %or_ln112_9, i1 1" [top.cpp:112]   --->   Operation 83 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_5 = and i1 %tmp_74, i1 %xor_ln112_4" [top.cpp:112]   --->   Operation 84 'and' 'and_ln112_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln112_2 = select i1 %and_ln112_3, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 85 'select' 'select_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_1 = or i1 %and_ln112_3, i1 %and_ln112_5" [top.cpp:112]   --->   Operation 86 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_3 = select i1 %or_ln112_1, i24 %select_ln112_2, i24 %add_ln112" [top.cpp:112]   --->   Operation 87 'select' 'select_ln112_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:111]   --->   Operation 90 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln112_5" [top.cpp:112]   --->   Operation 91 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_3, i11 %C_0_addr" [top.cpp:112]   --->   Operation 92 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119" [top.cpp:110]   --->   Operation 93 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln109', top.cpp:109) of constant 0 on local variable 'i', top.cpp:109 [39]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:109) on local variable 'i', top.cpp:109 [49]  (0.000 ns)
	'add' operation 9 bit ('add_ln109', top.cpp:109) [51]  (0.921 ns)
	'select' operation 9 bit ('select_ln109', top.cpp:109) [57]  (0.458 ns)
	'getelementptr' operation 11 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr', top.cpp:112) [63]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load', top.cpp:112) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' [65]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load', top.cpp:112) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7' [65]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln112', top.cpp:112) [69]  (3.387 ns)
	'add' operation 24 bit ('add_ln112', top.cpp:112) [75]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln112', top.cpp:112) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln112', top.cpp:112) [78]  (0.331 ns)
	'select' operation 1 bit ('select_ln112_1', top.cpp:112) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln112_4', top.cpp:112) [94]  (0.331 ns)
	'or' operation 1 bit ('or_ln112_9', top.cpp:112) [95]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln112_4', top.cpp:112) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln112_5', top.cpp:112) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln112_1', top.cpp:112) [99]  (0.331 ns)
	'select' operation 24 bit ('select_ln112_3', top.cpp:112) [100]  (0.435 ns)

 <State 3>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('C_0_addr', top.cpp:112) [64]  (0.000 ns)
	'store' operation 0 bit ('store_ln112', top.cpp:112) of variable 'select_ln112_3', top.cpp:112 on array 'C_0' [101]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
