ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"touch_task.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.vtouch_task,"ax",%progbits
  21              		.align	2
  22              		.global	vtouch_task
  23              		.thumb
  24              		.thumb_func
  25              		.type	vtouch_task, %function
  26              	vtouch_task:
  27              	.LFB623:
  28              		.file 1 "touch_task.c"
   1:touch_task.c  **** /* ========================================
   2:touch_task.c  ****  *
   3:touch_task.c  ****  * Copyright YOUR COMPANY, THE YEAR
   4:touch_task.c  ****  * All Rights Reserved
   5:touch_task.c  ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:touch_task.c  ****  *
   7:touch_task.c  ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:touch_task.c  ****  * WHICH IS THE PROPERTY OF your company.
   9:touch_task.c  ****  *
  10:touch_task.c  ****  * ========================================
  11:touch_task.c  **** */
  12:touch_task.c  **** 
  13:touch_task.c  **** /* [] END OF FILE */
  14:touch_task.c  **** 
  15:touch_task.c  **** 
  16:touch_task.c  **** #include "touch_task.h"
  17:touch_task.c  **** 
  18:touch_task.c  **** 
  19:touch_task.c  **** uint8_t currenttouch;
  20:touch_task.c  **** 
  21:touch_task.c  **** /*
  22:touch_task.c  **** void isr_bouton(void)
  23:touch_task.c  **** {  
  24:touch_task.c  ****    
  25:touch_task.c  ****   Clears the triggered pin interrupt 
  26:touch_task.c  ****     Cy_GPIO_ClearInterrupt(P0_4_PORT, P0_4_NUM);
  27:touch_task.c  ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
  28:touch_task.c  ****     button_menu=true;
  29:touch_task.c  **** }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 2


  30:touch_task.c  **** */
  31:touch_task.c  **** 
  32:touch_task.c  **** 
  33:touch_task.c  **** void vtouch_task(void* pvParameters){
  29              		.loc 1 33 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 08B5     		push	{r3, lr}
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:touch_task.c  ****     (void)pvParameters;
  35:touch_task.c  ****     NVIC_DisableIRQ(PPG_RDY_isr_cfg.intrSrc);
  38              		.loc 1 35 0
  39 0002 234B     		ldr	r3, .L10
  40 0004 B3F90030 		ldrsh	r3, [r3]
  41              	.LVL1:
  42              	.LBB14:
  43              	.LBB15:
  44              		.file 2 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 3


  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 4


  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 5


 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 6


 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 7


 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 8


 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 9


 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 10


 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 11


 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 12


 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 13


 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 14


 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 15


 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 16


 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 17


 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 18


 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 19


 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 20


1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 21


1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 22


1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 23


1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 24


1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 25


1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 26


1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 27


1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 28


1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 29


1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 30


1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 31


1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 32


1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  45              		.loc 2 1723 0
  46 0008 002B     		cmp	r3, #0
  47 000a 0DDB     		blt	.L2
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  48              		.loc 2 1725 0
  49 000c 5A09     		lsrs	r2, r3, #5
  50 000e 03F01F03 		and	r3, r3, #31
  51              	.LVL2:
  52 0012 0121     		movs	r1, #1
  53 0014 01FA03F3 		lsl	r3, r1, r3
  54 0018 2032     		adds	r2, r2, #32
  55 001a 1E49     		ldr	r1, .L10+4
  56 001c 41F82230 		str	r3, [r1, r2, lsl #2]
  57              	.LBB16:
  58              	.LBB17:
  59              		.file 3 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 33


   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 34


  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 35


 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 133:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 134:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 135:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 136:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 140:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 142:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 144:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 145:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 146:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 147:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Control Register value
 150:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 151:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 153:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 154:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 155:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 157:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 158:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 159:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 160:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 162:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 166:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 168:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 169:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 170:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 172:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 173:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 174:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 175:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 176:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 36


 177:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 181:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 183:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 185:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 186:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 187:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 189:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 193:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 195:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 197:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 198:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 199:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 200:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 201:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 205:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 207:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 208:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 209:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 211:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 212:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 213:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 214:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 215:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               APSR Register value
 218:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 219:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 221:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 222:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 223:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 225:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 226:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 227:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 228:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 229:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 233:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 37


 234:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 235:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 236:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 237:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 239:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 240:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 241:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 242:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 243:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 246:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 247:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 249:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 250:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 251:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 253:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 254:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 255:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 256:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 258:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 261:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 262:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 264:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 265:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 266:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 268:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 269:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 270:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 271:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 272:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 273:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 277:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 279:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 281:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 282:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 283:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 285:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 289:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:.\CMSIS\Core\Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 38


 291:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 293:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 294:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 295:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 296:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 297:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 300:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 301:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 303:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 304:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 305:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 307:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 308:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 309:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 310:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 312:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 315:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 316:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 318:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 319:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 320:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 322:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 323:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 324:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 325:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 326:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 327:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 331:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 333:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 335:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 336:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 337:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 339:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 343:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 345:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 347:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 39


 348:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 349:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 350:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 352:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               SP Register value
 355:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 356:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 358:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 359:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 360:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 362:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 363:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 364:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 365:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 366:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 370:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 372:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 374:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 375:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 376:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 377:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 378:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 382:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 384:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 385:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 386:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 388:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 389:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 390:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 391:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 393:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 397:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 399:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 400:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 401:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 403:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 404:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 40


 405:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 406:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 407:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 408:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 412:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 414:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 416:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 417:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 418:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 420:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 424:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 426:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 428:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 429:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 430:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 431:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 435:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 439:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 441:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 443:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 444:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 445:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 446:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 450:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 452:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 454:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 455:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 456:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 457:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 461:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 41


 462:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 463:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 464:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 465:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 467:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 468:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 469:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 470:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 472:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 476:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 478:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 479:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 480:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 482:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 483:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 484:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 485:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 486:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 487:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 491:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 493:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 495:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 496:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 497:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 499:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 503:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 505:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 507:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 508:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 509:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 510:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 511:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:.\CMSIS\Core\Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 516:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 518:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 42


 519:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 520:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 521:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 522:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 523:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 527:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 529:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 530:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 531:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 533:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 534:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 535:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 536:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 538:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 542:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 544:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 545:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 546:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 548:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 549:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 550:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 551:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 552:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 553:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 557:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 559:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 561:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 562:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 563:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 565:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 569:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 571:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 573:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 574:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 575:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 43


 576:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 579:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 580:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 583:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 584:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 588:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 589:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 592:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 594:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:.\CMSIS\Core\Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 598:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 599:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 600:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 602:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 603:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 604:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 605:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 607:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 611:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 614:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 616:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 619:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 620:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 621:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 623:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 624:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 625:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 626:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 627:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 628:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 629:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 44


 633:.\CMSIS\Core\Include/cmsis_gcc.h ****   
 634:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 637:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 639:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 644:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 646:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 647:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 648:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 649:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 651:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 655:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 658:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 660:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 664:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 666:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 667:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 668:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 669:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 670:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 671:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 675:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 676:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 679:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 681:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 685:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 686:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 687:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 689:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 45


 690:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 691:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 692:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 693:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 695:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 699:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 702:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 704:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:.\CMSIS\Core\Include/cmsis_gcc.h ****   return 0U;
 707:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 708:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 709:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:.\CMSIS\Core\Include/cmsis_gcc.h ****   return result;
 711:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 712:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 713:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 714:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 715:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 716:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 717:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:.\CMSIS\Core\Include/cmsis_gcc.h ****   mode.
 721:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 722:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 725:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 727:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:.\CMSIS\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 732:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 734:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 735:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 736:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 737:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 739:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:.\CMSIS\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:.\CMSIS\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 743:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 746:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 46


 747:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 748:.\CMSIS\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:.\CMSIS\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 752:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 754:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 755:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 756:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 757:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:.\CMSIS\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 760:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 761:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 762:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:.\CMSIS\Core\Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 766:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 768:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:.\CMSIS\Core\Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 776:.\CMSIS\Core\Include/cmsis_gcc.h ****   uint32_t result;
 777:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 778:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(result);
 780:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 781:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 782:.\CMSIS\Core\Include/cmsis_gcc.h ****   return(0U);
 783:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 784:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 785:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 786:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 787:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 788:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:.\CMSIS\Core\Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 792:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 794:.\CMSIS\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:.\CMSIS\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:.\CMSIS\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:.\CMSIS\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:.\CMSIS\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:.\CMSIS\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:.\CMSIS\Core\Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 802:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 47


 804:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 805:.\CMSIS\Core\Include/cmsis_gcc.h ****   (void)fpscr;
 806:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 807:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 808:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 809:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 810:.\CMSIS\Core\Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 812:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 813:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:.\CMSIS\Core\Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 817:.\CMSIS\Core\Include/cmsis_gcc.h **** */
 818:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 819:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:.\CMSIS\Core\Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:.\CMSIS\Core\Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:.\CMSIS\Core\Include/cmsis_gcc.h **** #else
 827:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 831:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 832:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 833:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   No Operation
 834:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 836:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 838:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 839:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 842:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 844:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 845:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 846:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:.\CMSIS\Core\Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 850:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 852:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 853:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 854:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Send Event
 855:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 857:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 859:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 860:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 48


 861:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:.\CMSIS\Core\Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:.\CMSIS\Core\Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 866:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 868:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:.\CMSIS\Core\Include/cmsis_gcc.h **** }
 870:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 871:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 872:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 873:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:.\CMSIS\Core\Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 877:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 879:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  60              		.loc 3 879 0
  61              		.syntax unified
  62              	@ 879 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
  63 0020 BFF34F8F 		dsb 0xF
  64              	@ 0 "" 2
  65              		.thumb
  66              		.syntax unified
  67              	.LBE17:
  68              	.LBE16:
  69              	.LBB18:
  70              	.LBB19:
 868:.\CMSIS\Core\Include/cmsis_gcc.h **** }
  71              		.loc 3 868 0
  72              		.syntax unified
  73              	@ 868 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
  74 0024 BFF36F8F 		isb 0xF
  75              	@ 0 "" 2
  76              		.thumb
  77              		.syntax unified
  78              	.L2:
  79              	.LVL3:
  80              	.LBE19:
  81              	.LBE18:
  82              	.LBE15:
  83              	.LBE14:
  36:touch_task.c  ****    // bool previoustouch = false;
  37:touch_task.c  ****     /*
  38:touch_task.c  ****     Cy_SysInt_Init(&bouton_isr_cfg, isr_bouton);
  39:touch_task.c  ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
  40:touch_task.c  ****     NVIC_EnableIRQ(bouton_isr_cfg.intrSrc);*/
  41:touch_task.c  ****     //
  42:touch_task.c  ****     
  43:touch_task.c  ****     cy_status capSenseApiResult;
  44:touch_task.c  **** 
  45:touch_task.c  **** 
  46:touch_task.c  ****     capSenseApiResult = CapSense_Start();
  84              		.loc 1 46 0
  85 0028 FFF7FEFF 		bl	CapSense_Start
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 49


  86              	.LVL4:
  47:touch_task.c  ****     CapSense_ScanAllWidgets();
  87              		.loc 1 47 0
  88 002c FFF7FEFF 		bl	CapSense_ScanAllWidgets
  89              	.LVL5:
  90              	.L7:
  48:touch_task.c  ****     for(;;)
  49:touch_task.c  ****     {
  50:touch_task.c  ****       if(CapSense_IsBusy() == CapSense_NOT_BUSY)
  91              		.loc 1 50 0
  92 0030 FFF7FEFF 		bl	CapSense_IsBusy
  93              	.LVL6:
  94 0034 E8B9     		cbnz	r0, .L3
  51:touch_task.c  ****         {
  52:touch_task.c  ****         //
  53:touch_task.c  ****        
  54:touch_task.c  ****         //
  55:touch_task.c  ****             
  56:touch_task.c  ****         /* Variable that stores CapSense API results */
  57:touch_task.c  ****         CapSense_ProcessAllWidgets();
  95              		.loc 1 57 0
  96 0036 FFF7FEFF 		bl	CapSense_ProcessAllWidgets
  97              	.LVL7:
  58:touch_task.c  ****         
  59:touch_task.c  ****         if(CapSense_IsWidgetActive(CapSense_BUTTONL_WDGT_ID)){
  98              		.loc 1 59 0
  99 003a 0120     		movs	r0, #1
 100 003c FFF7FEFF 		bl	CapSense_IsWidgetActive
 101              	.LVL8:
 102 0040 10B1     		cbz	r0, .L4
  60:touch_task.c  ****    
  61:touch_task.c  ****                     
  62:touch_task.c  ****                     currenttouch = BUTTON_R;
 103              		.loc 1 62 0
 104 0042 0222     		movs	r2, #2
 105 0044 144B     		ldr	r3, .L10+8
 106 0046 1A70     		strb	r2, [r3]
 107              	.L4:
  63:touch_task.c  ****                
  64:touch_task.c  ****         }
  65:touch_task.c  ****         
  66:touch_task.c  ****         if(CapSense_IsWidgetActive(CapSense_BUTTONR_WDGT_ID)){
 108              		.loc 1 66 0
 109 0048 0020     		movs	r0, #0
 110 004a FFF7FEFF 		bl	CapSense_IsWidgetActive
 111              	.LVL9:
 112 004e 10B1     		cbz	r0, .L5
  67:touch_task.c  ****         
  68:touch_task.c  ****                // {
  69:touch_task.c  ****                     currenttouch = BUTTON_L;
 113              		.loc 1 69 0
 114 0050 0122     		movs	r2, #1
 115 0052 114B     		ldr	r3, .L10+8
 116 0054 1A70     		strb	r2, [r3]
 117              	.L5:
  70:touch_task.c  ****                // }
  71:touch_task.c  ****         }
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 50


  72:touch_task.c  ****         
  73:touch_task.c  ****         if(CapSense_IsWidgetActive(CapSense_LINEARSLIDER0_WDGT_ID)){
 118              		.loc 1 73 0
 119 0056 0220     		movs	r0, #2
 120 0058 FFF7FEFF 		bl	CapSense_IsWidgetActive
 121              	.LVL10:
 122 005c 10B1     		cbz	r0, .L6
  74:touch_task.c  ****             currenttouch = BUTTON_MENU;
 123              		.loc 1 74 0
 124 005e 0422     		movs	r2, #4
 125 0060 0D4B     		ldr	r3, .L10+8
 126 0062 1A70     		strb	r2, [r3]
 127              	.L6:
  75:touch_task.c  ****         }
  76:touch_task.c  ****        
  77:touch_task.c  ****   // 
  78:touch_task.c  ****         
  79:touch_task.c  ****         CapSense_UpdateAllBaselines();
 128              		.loc 1 79 0
 129 0064 FFF7FEFF 		bl	CapSense_UpdateAllBaselines
 130              	.LVL11:
  80:touch_task.c  ****         CapSense_ScanAllWidgets();
 131              		.loc 1 80 0
 132 0068 FFF7FEFF 		bl	CapSense_ScanAllWidgets
 133              	.LVL12:
  81:touch_task.c  ****         
  82:touch_task.c  ****    
  83:touch_task.c  ****         vTaskDelay(pdMS_TO_TICKS(100));
 134              		.loc 1 83 0
 135 006c 6420     		movs	r0, #100
 136 006e FFF7FEFF 		bl	vTaskDelay
 137              	.LVL13:
 138              	.L3:
  84:touch_task.c  ****     
  85:touch_task.c  ****         
  86:touch_task.c  ****     }
  87:touch_task.c  ****         NVIC_EnableIRQ(PPG_RDY_isr_cfg.intrSrc);
 139              		.loc 1 87 0
 140 0072 074B     		ldr	r3, .L10
 141 0074 B3F90030 		ldrsh	r3, [r3]
 142              	.LVL14:
 143              	.LBB20:
 144              	.LBB21:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 145              		.loc 2 1687 0
 146 0078 002B     		cmp	r3, #0
 147 007a D9DB     		blt	.L7
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 148              		.loc 2 1689 0
 149 007c 5909     		lsrs	r1, r3, #5
 150 007e 03F01F03 		and	r3, r3, #31
 151              	.LVL15:
 152 0082 0122     		movs	r2, #1
 153 0084 02FA03F3 		lsl	r3, r2, r3
 154 0088 024A     		ldr	r2, .L10+4
 155 008a 42F82130 		str	r3, [r2, r1, lsl #2]
 156 008e CFE7     		b	.L7
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 51


 157              	.L11:
 158              		.align	2
 159              	.L10:
 160 0090 00000000 		.word	PPG_RDY_isr_cfg
 161 0094 00E100E0 		.word	-536813312
 162 0098 00000000 		.word	currenttouch
 163              	.LBE21:
 164              	.LBE20:
 165              		.cfi_endproc
 166              	.LFE623:
 167              		.size	vtouch_task, .-vtouch_task
 168              		.comm	hrmin,4,4
 169              		.comm	hrmax,4,4
 170              		.comm	maxormin,1,1
 171              		.comm	LED,4,4
 172              		.comm	SPO2,4,4
 173              		.comm	heart_rate,4,4
 174              		.comm	currenttouch,1,1
 175              		.comm	currentpage,1,1
 176              		.text
 177              	.Letext0:
 178              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 179              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 180              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 181              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 182              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 183              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 184              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 185              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 186              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 187              		.file 13 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 188              		.file 14 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 189              		.file 15 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 190              		.file 16 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 191              		.file 17 "Generated_Source\\PSoC6/I2C_MAX.h"
 192              		.file 18 "Generated_Source\\PSoC6/I2Cm.h"
 193              		.file 19 "global_variables.h"
 194              		.file 20 "Generated_Source\\PSoC6/CapSense_Control.h"
 195              		.file 21 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 196              		.file 22 "Generated_Source\\PSoC6/CapSense_Structure.h"
 197              		.file 23 "Generated_Source\\PSoC6/CapSense_Filter.h"
 198              		.file 24 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 199              		.section	.debug_info,"",%progbits
 200              	.Ldebug_info0:
 201 0000 3D100000 		.4byte	0x103d
 202 0004 0400     		.2byte	0x4
 203 0006 00000000 		.4byte	.Ldebug_abbrev0
 204 000a 04       		.byte	0x4
 205 000b 01       		.uleb128 0x1
 206 000c 77040000 		.4byte	.LASF376
 207 0010 0C       		.byte	0xc
 208 0011 A0170000 		.4byte	.LASF377
 209 0015 AD070000 		.4byte	.LASF378
 210 0019 00000000 		.4byte	.Ldebug_ranges0+0
 211 001d 00000000 		.4byte	0
 212 0021 00000000 		.4byte	.Ldebug_line0
 213 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 52


 214 0026 02       		.byte	0x2
 215 0027 E6030000 		.4byte	0x3e6
 216 002b 04       		.byte	0x4
 217 002c 24       		.byte	0x24
 218 002d E6030000 		.4byte	0x3e6
 219 0031 03       		.uleb128 0x3
 220 0032 C9190000 		.4byte	.LASF0
 221 0036 71       		.sleb128 -15
 222 0037 03       		.uleb128 0x3
 223 0038 AF140000 		.4byte	.LASF1
 224 003c 72       		.sleb128 -14
 225 003d 03       		.uleb128 0x3
 226 003e 2E1A0000 		.4byte	.LASF2
 227 0042 73       		.sleb128 -13
 228 0043 03       		.uleb128 0x3
 229 0044 AE050000 		.4byte	.LASF3
 230 0048 74       		.sleb128 -12
 231 0049 03       		.uleb128 0x3
 232 004a EA0F0000 		.4byte	.LASF4
 233 004e 75       		.sleb128 -11
 234 004f 03       		.uleb128 0x3
 235 0050 44180000 		.4byte	.LASF5
 236 0054 76       		.sleb128 -10
 237 0055 03       		.uleb128 0x3
 238 0056 CC180000 		.4byte	.LASF6
 239 005a 7B       		.sleb128 -5
 240 005b 03       		.uleb128 0x3
 241 005c 32180000 		.4byte	.LASF7
 242 0060 7C       		.sleb128 -4
 243 0061 03       		.uleb128 0x3
 244 0062 5B100000 		.4byte	.LASF8
 245 0066 7E       		.sleb128 -2
 246 0067 03       		.uleb128 0x3
 247 0068 04170000 		.4byte	.LASF9
 248 006c 7F       		.sleb128 -1
 249 006d 04       		.uleb128 0x4
 250 006e 681B0000 		.4byte	.LASF10
 251 0072 00       		.byte	0
 252 0073 04       		.uleb128 0x4
 253 0074 AD060000 		.4byte	.LASF11
 254 0078 01       		.byte	0x1
 255 0079 04       		.uleb128 0x4
 256 007a FE020000 		.4byte	.LASF12
 257 007e 02       		.byte	0x2
 258 007f 04       		.uleb128 0x4
 259 0080 10160000 		.4byte	.LASF13
 260 0084 03       		.byte	0x3
 261 0085 04       		.uleb128 0x4
 262 0086 1C0C0000 		.4byte	.LASF14
 263 008a 04       		.byte	0x4
 264 008b 04       		.uleb128 0x4
 265 008c 7D150000 		.4byte	.LASF15
 266 0090 05       		.byte	0x5
 267 0091 04       		.uleb128 0x4
 268 0092 81070000 		.4byte	.LASF16
 269 0096 06       		.byte	0x6
 270 0097 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 53


 271 0098 2E060000 		.4byte	.LASF17
 272 009c 07       		.byte	0x7
 273 009d 04       		.uleb128 0x4
 274 009e B6150000 		.4byte	.LASF18
 275 00a2 08       		.byte	0x8
 276 00a3 04       		.uleb128 0x4
 277 00a4 A70B0000 		.4byte	.LASF19
 278 00a8 09       		.byte	0x9
 279 00a9 04       		.uleb128 0x4
 280 00aa 380C0000 		.4byte	.LASF20
 281 00ae 0A       		.byte	0xa
 282 00af 04       		.uleb128 0x4
 283 00b0 59090000 		.4byte	.LASF21
 284 00b4 0B       		.byte	0xb
 285 00b5 04       		.uleb128 0x4
 286 00b6 E4130000 		.4byte	.LASF22
 287 00ba 0C       		.byte	0xc
 288 00bb 04       		.uleb128 0x4
 289 00bc 4A060000 		.4byte	.LASF23
 290 00c0 0D       		.byte	0xd
 291 00c1 04       		.uleb128 0x4
 292 00c2 60150000 		.4byte	.LASF24
 293 00c6 0E       		.byte	0xe
 294 00c7 04       		.uleb128 0x4
 295 00c8 26000000 		.4byte	.LASF25
 296 00cc 0F       		.byte	0xf
 297 00cd 04       		.uleb128 0x4
 298 00ce 94190000 		.4byte	.LASF26
 299 00d2 10       		.byte	0x10
 300 00d3 04       		.uleb128 0x4
 301 00d4 7C030000 		.4byte	.LASF27
 302 00d8 11       		.byte	0x11
 303 00d9 04       		.uleb128 0x4
 304 00da 99050000 		.4byte	.LASF28
 305 00de 12       		.byte	0x12
 306 00df 04       		.uleb128 0x4
 307 00e0 770E0000 		.4byte	.LASF29
 308 00e4 13       		.byte	0x13
 309 00e5 04       		.uleb128 0x4
 310 00e6 DC020000 		.4byte	.LASF30
 311 00ea 14       		.byte	0x14
 312 00eb 04       		.uleb128 0x4
 313 00ec 5C080000 		.4byte	.LASF31
 314 00f0 15       		.byte	0x15
 315 00f1 04       		.uleb128 0x4
 316 00f2 760C0000 		.4byte	.LASF32
 317 00f6 16       		.byte	0x16
 318 00f7 04       		.uleb128 0x4
 319 00f8 8D020000 		.4byte	.LASF33
 320 00fc 17       		.byte	0x17
 321 00fd 04       		.uleb128 0x4
 322 00fe 01140000 		.4byte	.LASF34
 323 0102 18       		.byte	0x18
 324 0103 04       		.uleb128 0x4
 325 0104 580F0000 		.4byte	.LASF35
 326 0108 19       		.byte	0x19
 327 0109 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 54


 328 010a C9120000 		.4byte	.LASF36
 329 010e 1A       		.byte	0x1a
 330 010f 04       		.uleb128 0x4
 331 0110 1E0A0000 		.4byte	.LASF37
 332 0114 1B       		.byte	0x1b
 333 0115 04       		.uleb128 0x4
 334 0116 791C0000 		.4byte	.LASF38
 335 011a 1C       		.byte	0x1c
 336 011b 04       		.uleb128 0x4
 337 011c A4010000 		.4byte	.LASF39
 338 0120 1D       		.byte	0x1d
 339 0121 04       		.uleb128 0x4
 340 0122 CD0E0000 		.4byte	.LASF40
 341 0126 1E       		.byte	0x1e
 342 0127 04       		.uleb128 0x4
 343 0128 EB0C0000 		.4byte	.LASF41
 344 012c 1F       		.byte	0x1f
 345 012d 04       		.uleb128 0x4
 346 012e 3C0F0000 		.4byte	.LASF42
 347 0132 20       		.byte	0x20
 348 0133 04       		.uleb128 0x4
 349 0134 91090000 		.4byte	.LASF43
 350 0138 21       		.byte	0x21
 351 0139 04       		.uleb128 0x4
 352 013a DE1A0000 		.4byte	.LASF44
 353 013e 22       		.byte	0x22
 354 013f 04       		.uleb128 0x4
 355 0140 860D0000 		.4byte	.LASF45
 356 0144 23       		.byte	0x23
 357 0145 04       		.uleb128 0x4
 358 0146 EB010000 		.4byte	.LASF46
 359 014a 24       		.byte	0x24
 360 014b 04       		.uleb128 0x4
 361 014c 43150000 		.4byte	.LASF47
 362 0150 25       		.byte	0x25
 363 0151 04       		.uleb128 0x4
 364 0152 32080000 		.4byte	.LASF48
 365 0156 26       		.byte	0x26
 366 0157 04       		.uleb128 0x4
 367 0158 AC190000 		.4byte	.LASF49
 368 015c 27       		.byte	0x27
 369 015d 04       		.uleb128 0x4
 370 015e AD0F0000 		.4byte	.LASF50
 371 0162 28       		.byte	0x28
 372 0163 04       		.uleb128 0x4
 373 0164 D2080000 		.4byte	.LASF51
 374 0168 29       		.byte	0x29
 375 0169 04       		.uleb128 0x4
 376 016a 7D100000 		.4byte	.LASF52
 377 016e 2A       		.byte	0x2a
 378 016f 04       		.uleb128 0x4
 379 0170 F1150000 		.4byte	.LASF53
 380 0174 2B       		.byte	0x2b
 381 0175 04       		.uleb128 0x4
 382 0176 FC000000 		.4byte	.LASF54
 383 017a 2C       		.byte	0x2c
 384 017b 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 55


 385 017c F1060000 		.4byte	.LASF55
 386 0180 2D       		.byte	0x2d
 387 0181 04       		.uleb128 0x4
 388 0182 8E0F0000 		.4byte	.LASF56
 389 0186 2E       		.byte	0x2e
 390 0187 04       		.uleb128 0x4
 391 0188 83170000 		.4byte	.LASF57
 392 018c 2F       		.byte	0x2f
 393 018d 04       		.uleb128 0x4
 394 018e B51C0000 		.4byte	.LASF58
 395 0192 30       		.byte	0x30
 396 0193 04       		.uleb128 0x4
 397 0194 FF1A0000 		.4byte	.LASF59
 398 0198 31       		.byte	0x31
 399 0199 04       		.uleb128 0x4
 400 019a AE160000 		.4byte	.LASF60
 401 019e 32       		.byte	0x32
 402 019f 04       		.uleb128 0x4
 403 01a0 380B0000 		.4byte	.LASF61
 404 01a4 33       		.byte	0x33
 405 01a5 04       		.uleb128 0x4
 406 01a6 4F010000 		.4byte	.LASF62
 407 01aa 34       		.byte	0x34
 408 01ab 04       		.uleb128 0x4
 409 01ac 34110000 		.4byte	.LASF63
 410 01b0 35       		.byte	0x35
 411 01b1 04       		.uleb128 0x4
 412 01b2 C9060000 		.4byte	.LASF64
 413 01b6 36       		.byte	0x36
 414 01b7 04       		.uleb128 0x4
 415 01b8 3A190000 		.4byte	.LASF65
 416 01bc 37       		.byte	0x37
 417 01bd 04       		.uleb128 0x4
 418 01be 000C0000 		.4byte	.LASF66
 419 01c2 38       		.byte	0x38
 420 01c3 04       		.uleb128 0x4
 421 01c4 BE000000 		.4byte	.LASF67
 422 01c8 39       		.byte	0x39
 423 01c9 04       		.uleb128 0x4
 424 01ca 121A0000 		.4byte	.LASF68
 425 01ce 3A       		.byte	0x3a
 426 01cf 04       		.uleb128 0x4
 427 01d0 D8180000 		.4byte	.LASF69
 428 01d4 3B       		.byte	0x3b
 429 01d5 04       		.uleb128 0x4
 430 01d6 6F0B0000 		.4byte	.LASF70
 431 01da 3C       		.byte	0x3c
 432 01db 04       		.uleb128 0x4
 433 01dc 841B0000 		.4byte	.LASF71
 434 01e0 3D       		.byte	0x3d
 435 01e1 04       		.uleb128 0x4
 436 01e2 6F110000 		.4byte	.LASF72
 437 01e6 3E       		.byte	0x3e
 438 01e7 04       		.uleb128 0x4
 439 01e8 21030000 		.4byte	.LASF73
 440 01ec 3F       		.byte	0x3f
 441 01ed 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 56


 442 01ee 2C160000 		.4byte	.LASF74
 443 01f2 40       		.byte	0x40
 444 01f3 04       		.uleb128 0x4
 445 01f4 60120000 		.4byte	.LASF75
 446 01f8 41       		.byte	0x41
 447 01f9 04       		.uleb128 0x4
 448 01fa 67020000 		.4byte	.LASF76
 449 01fe 42       		.byte	0x42
 450 01ff 04       		.uleb128 0x4
 451 0200 1E170000 		.4byte	.LASF77
 452 0204 43       		.byte	0x43
 453 0205 04       		.uleb128 0x4
 454 0206 180D0000 		.4byte	.LASF78
 455 020a 44       		.byte	0x44
 456 020b 04       		.uleb128 0x4
 457 020c DA1B0000 		.4byte	.LASF79
 458 0210 45       		.byte	0x45
 459 0211 04       		.uleb128 0x4
 460 0212 8C110000 		.4byte	.LASF80
 461 0216 46       		.byte	0x46
 462 0217 04       		.uleb128 0x4
 463 0218 F6190000 		.4byte	.LASF81
 464 021c 47       		.byte	0x47
 465 021d 04       		.uleb128 0x4
 466 021e 521C0000 		.4byte	.LASF82
 467 0222 48       		.byte	0x48
 468 0223 04       		.uleb128 0x4
 469 0224 A80C0000 		.4byte	.LASF83
 470 0228 49       		.byte	0x49
 471 0229 04       		.uleb128 0x4
 472 022a 8B0A0000 		.4byte	.LASF84
 473 022e 4A       		.byte	0x4a
 474 022f 04       		.uleb128 0x4
 475 0230 EC100000 		.4byte	.LASF85
 476 0234 4B       		.byte	0x4b
 477 0235 04       		.uleb128 0x4
 478 0236 A8110000 		.4byte	.LASF86
 479 023a 4C       		.byte	0x4c
 480 023b 04       		.uleb128 0x4
 481 023c 4D070000 		.4byte	.LASF87
 482 0240 4D       		.byte	0x4d
 483 0241 04       		.uleb128 0x4
 484 0242 99150000 		.4byte	.LASF88
 485 0246 4E       		.byte	0x4e
 486 0247 04       		.uleb128 0x4
 487 0248 C40C0000 		.4byte	.LASF89
 488 024c 4F       		.byte	0x4f
 489 024d 04       		.uleb128 0x4
 490 024e 29010000 		.4byte	.LASF90
 491 0252 50       		.byte	0x50
 492 0253 04       		.uleb128 0x4
 493 0254 5D140000 		.4byte	.LASF91
 494 0258 51       		.byte	0x51
 495 0259 04       		.uleb128 0x4
 496 025a F4180000 		.4byte	.LASF92
 497 025e 52       		.byte	0x52
 498 025f 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 57


 499 0260 1A1B0000 		.4byte	.LASF93
 500 0264 53       		.byte	0x53
 501 0265 04       		.uleb128 0x4
 502 0266 1C1C0000 		.4byte	.LASF94
 503 026a 54       		.byte	0x54
 504 026b 04       		.uleb128 0x4
 505 026c A30D0000 		.4byte	.LASF95
 506 0270 55       		.byte	0x55
 507 0271 04       		.uleb128 0x4
 508 0272 CC100000 		.4byte	.LASF96
 509 0276 56       		.byte	0x56
 510 0277 04       		.uleb128 0x4
 511 0278 8D060000 		.4byte	.LASF97
 512 027c 57       		.byte	0x57
 513 027d 04       		.uleb128 0x4
 514 027e DE1C0000 		.4byte	.LASF98
 515 0282 58       		.byte	0x58
 516 0283 04       		.uleb128 0x4
 517 0284 A9120000 		.4byte	.LASF99
 518 0288 59       		.byte	0x59
 519 0289 04       		.uleb128 0x4
 520 028a 381C0000 		.4byte	.LASF100
 521 028e 5A       		.byte	0x5a
 522 028f 04       		.uleb128 0x4
 523 0290 740F0000 		.4byte	.LASF101
 524 0294 5B       		.byte	0x5b
 525 0295 04       		.uleb128 0x4
 526 0296 29040000 		.4byte	.LASF102
 527 029a 5C       		.byte	0x5c
 528 029b 04       		.uleb128 0x4
 529 029c 57170000 		.4byte	.LASF103
 530 02a0 5D       		.byte	0x5d
 531 02a1 04       		.uleb128 0x4
 532 02a2 440A0000 		.4byte	.LASF104
 533 02a6 5E       		.byte	0x5e
 534 02a7 04       		.uleb128 0x4
 535 02a8 F61B0000 		.4byte	.LASF105
 536 02ac 5F       		.byte	0x5f
 537 02ad 04       		.uleb128 0x4
 538 02ae C5110000 		.4byte	.LASF106
 539 02b2 60       		.byte	0x60
 540 02b3 04       		.uleb128 0x4
 541 02b4 9F030000 		.4byte	.LASF107
 542 02b8 61       		.byte	0x61
 543 02b9 04       		.uleb128 0x4
 544 02ba 54180000 		.4byte	.LASF108
 545 02be 62       		.byte	0x62
 546 02bf 04       		.uleb128 0x4
 547 02c0 080B0000 		.4byte	.LASF109
 548 02c4 63       		.byte	0x63
 549 02c5 04       		.uleb128 0x4
 550 02c6 FE1C0000 		.4byte	.LASF110
 551 02ca 64       		.byte	0x64
 552 02cb 04       		.uleb128 0x4
 553 02cc E5120000 		.4byte	.LASF111
 554 02d0 65       		.byte	0x65
 555 02d1 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 58


 556 02d2 E7080000 		.4byte	.LASF112
 557 02d6 66       		.byte	0x66
 558 02d7 04       		.uleb128 0x4
 559 02d8 C1170000 		.4byte	.LASF113
 560 02dc 67       		.byte	0x67
 561 02dd 04       		.uleb128 0x4
 562 02de C40D0000 		.4byte	.LASF114
 563 02e2 68       		.byte	0x68
 564 02e3 04       		.uleb128 0x4
 565 02e4 2C020000 		.4byte	.LASF115
 566 02e8 69       		.byte	0x69
 567 02e9 04       		.uleb128 0x4
 568 02ea 27120000 		.4byte	.LASF116
 569 02ee 6A       		.byte	0x6a
 570 02ef 04       		.uleb128 0x4
 571 02f0 83080000 		.4byte	.LASF117
 572 02f4 6B       		.byte	0x6b
 573 02f5 04       		.uleb128 0x4
 574 02f6 B31A0000 		.4byte	.LASF118
 575 02fa 6C       		.byte	0x6c
 576 02fb 04       		.uleb128 0x4
 577 02fc 92100000 		.4byte	.LASF119
 578 0300 6D       		.byte	0x6d
 579 0301 04       		.uleb128 0x4
 580 0302 76090000 		.4byte	.LASF120
 581 0306 6E       		.byte	0x6e
 582 0307 04       		.uleb128 0x4
 583 0308 B1180000 		.4byte	.LASF121
 584 030c 6F       		.byte	0x6f
 585 030d 04       		.uleb128 0x4
 586 030e 8C0B0000 		.4byte	.LASF122
 587 0312 70       		.byte	0x70
 588 0313 04       		.uleb128 0x4
 589 0314 5D000000 		.4byte	.LASF123
 590 0318 71       		.byte	0x71
 591 0319 04       		.uleb128 0x4
 592 031a 50130000 		.4byte	.LASF124
 593 031e 72       		.byte	0x72
 594 031f 04       		.uleb128 0x4
 595 0320 D2050000 		.4byte	.LASF125
 596 0324 73       		.byte	0x73
 597 0325 04       		.uleb128 0x4
 598 0326 17180000 		.4byte	.LASF126
 599 032a 74       		.byte	0x74
 600 032b 04       		.uleb128 0x4
 601 032c 370E0000 		.4byte	.LASF127
 602 0330 75       		.byte	0x75
 603 0331 04       		.uleb128 0x4
 604 0332 C3140000 		.4byte	.LASF128
 605 0336 76       		.byte	0x76
 606 0337 04       		.uleb128 0x4
 607 0338 61030000 		.4byte	.LASF129
 608 033c 77       		.byte	0x77
 609 033d 04       		.uleb128 0x4
 610 033e 7C160000 		.4byte	.LASF130
 611 0342 78       		.byte	0x78
 612 0343 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 59


 613 0344 B3090000 		.4byte	.LASF131
 614 0348 79       		.byte	0x79
 615 0349 04       		.uleb128 0x4
 616 034a 61190000 		.4byte	.LASF132
 617 034e 7A       		.byte	0x7a
 618 034f 04       		.uleb128 0x4
 619 0350 35100000 		.4byte	.LASF133
 620 0354 7B       		.byte	0x7b
 621 0355 04       		.uleb128 0x4
 622 0356 ED050000 		.4byte	.LASF134
 623 035a 7C       		.byte	0x7c
 624 035b 04       		.uleb128 0x4
 625 035c 6E180000 		.4byte	.LASF135
 626 0360 7D       		.byte	0x7d
 627 0361 04       		.uleb128 0x4
 628 0362 220B0000 		.4byte	.LASF136
 629 0366 7E       		.byte	0x7e
 630 0367 04       		.uleb128 0x4
 631 0368 00000000 		.4byte	.LASF137
 632 036c 7F       		.byte	0x7f
 633 036d 04       		.uleb128 0x4
 634 036e FF120000 		.4byte	.LASF138
 635 0372 80       		.byte	0x80
 636 0373 04       		.uleb128 0x4
 637 0374 83050000 		.4byte	.LASF139
 638 0378 81       		.byte	0x81
 639 0379 04       		.uleb128 0x4
 640 037a DB170000 		.4byte	.LASF140
 641 037e 82       		.byte	0x82
 642 037f 04       		.uleb128 0x4
 643 0380 DE0D0000 		.4byte	.LASF141
 644 0384 83       		.byte	0x83
 645 0385 04       		.uleb128 0x4
 646 0386 90000000 		.4byte	.LASF142
 647 038a 84       		.byte	0x84
 648 038b 04       		.uleb128 0x4
 649 038c 070A0000 		.4byte	.LASF143
 650 0390 85       		.byte	0x85
 651 0391 04       		.uleb128 0x4
 652 0392 ED160000 		.4byte	.LASF144
 653 0396 86       		.byte	0x86
 654 0397 04       		.uleb128 0x4
 655 0398 050E0000 		.4byte	.LASF145
 656 039c 87       		.byte	0x87
 657 039d 04       		.uleb128 0x4
 658 039e 2A050000 		.4byte	.LASF146
 659 03a2 88       		.byte	0x88
 660 03a3 04       		.uleb128 0x4
 661 03a4 6B130000 		.4byte	.LASF147
 662 03a8 89       		.byte	0x89
 663 03a9 04       		.uleb128 0x4
 664 03aa 501A0000 		.4byte	.LASF148
 665 03ae 8A       		.byte	0x8a
 666 03af 04       		.uleb128 0x4
 667 03b0 CB0A0000 		.4byte	.LASF149
 668 03b4 8B       		.byte	0x8b
 669 03b5 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 60


 670 03b6 540B0000 		.4byte	.LASF150
 671 03ba 8C       		.byte	0x8c
 672 03bb 04       		.uleb128 0x4
 673 03bc 31090000 		.4byte	.LASF151
 674 03c0 8D       		.byte	0x8d
 675 03c1 04       		.uleb128 0x4
 676 03c2 29150000 		.4byte	.LASF152
 677 03c6 8E       		.byte	0x8e
 678 03c7 04       		.uleb128 0x4
 679 03c8 67100000 		.4byte	.LASF153
 680 03cc 8F       		.byte	0x8f
 681 03cd 04       		.uleb128 0x4
 682 03ce 6A070000 		.4byte	.LASF154
 683 03d2 90       		.byte	0x90
 684 03d3 04       		.uleb128 0x4
 685 03d4 610D0000 		.4byte	.LASF155
 686 03d8 91       		.byte	0x91
 687 03d9 04       		.uleb128 0x4
 688 03da EF0A0000 		.4byte	.LASF156
 689 03de 92       		.byte	0x92
 690 03df 04       		.uleb128 0x4
 691 03e0 070D0000 		.4byte	.LASF157
 692 03e4 F0       		.byte	0xf0
 693 03e5 00       		.byte	0
 694 03e6 05       		.uleb128 0x5
 695 03e7 02       		.byte	0x2
 696 03e8 05       		.byte	0x5
 697 03e9 C2100000 		.4byte	.LASF158
 698 03ed 06       		.uleb128 0x6
 699 03ee E2090000 		.4byte	.LASF160
 700 03f2 04       		.byte	0x4
 701 03f3 F4       		.byte	0xf4
 702 03f4 25000000 		.4byte	0x25
 703 03f8 05       		.uleb128 0x5
 704 03f9 01       		.byte	0x1
 705 03fa 06       		.byte	0x6
 706 03fb 3D1A0000 		.4byte	.LASF159
 707 03ff 06       		.uleb128 0x6
 708 0400 E7150000 		.4byte	.LASF161
 709 0404 05       		.byte	0x5
 710 0405 1D       		.byte	0x1d
 711 0406 0A040000 		.4byte	0x40a
 712 040a 05       		.uleb128 0x5
 713 040b 01       		.byte	0x1
 714 040c 08       		.byte	0x8
 715 040d 84180000 		.4byte	.LASF162
 716 0411 06       		.uleb128 0x6
 717 0412 CA0F0000 		.4byte	.LASF163
 718 0416 05       		.byte	0x5
 719 0417 29       		.byte	0x29
 720 0418 E6030000 		.4byte	0x3e6
 721 041c 06       		.uleb128 0x6
 722 041d F50B0000 		.4byte	.LASF164
 723 0421 05       		.byte	0x5
 724 0422 2B       		.byte	0x2b
 725 0423 27040000 		.4byte	0x427
 726 0427 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 61


 727 0428 02       		.byte	0x2
 728 0429 07       		.byte	0x7
 729 042a 41120000 		.4byte	.LASF165
 730 042e 06       		.uleb128 0x6
 731 042f 83020000 		.4byte	.LASF166
 732 0433 05       		.byte	0x5
 733 0434 3F       		.byte	0x3f
 734 0435 39040000 		.4byte	0x439
 735 0439 05       		.uleb128 0x5
 736 043a 04       		.byte	0x4
 737 043b 05       		.byte	0x5
 738 043c 54140000 		.4byte	.LASF167
 739 0440 06       		.uleb128 0x6
 740 0441 92180000 		.4byte	.LASF168
 741 0445 05       		.byte	0x5
 742 0446 41       		.byte	0x41
 743 0447 4B040000 		.4byte	0x44b
 744 044b 05       		.uleb128 0x5
 745 044c 04       		.byte	0x4
 746 044d 07       		.byte	0x7
 747 044e 45170000 		.4byte	.LASF169
 748 0452 05       		.uleb128 0x5
 749 0453 08       		.byte	0x8
 750 0454 05       		.byte	0x5
 751 0455 0C0F0000 		.4byte	.LASF170
 752 0459 05       		.uleb128 0x5
 753 045a 08       		.byte	0x8
 754 045b 07       		.byte	0x7
 755 045c 0F070000 		.4byte	.LASF171
 756 0460 07       		.uleb128 0x7
 757 0461 04       		.byte	0x4
 758 0462 05       		.byte	0x5
 759 0463 696E7400 		.ascii	"int\000"
 760 0467 05       		.uleb128 0x5
 761 0468 04       		.byte	0x4
 762 0469 07       		.byte	0x7
 763 046a C0010000 		.4byte	.LASF172
 764 046e 06       		.uleb128 0x6
 765 046f 1C0E0000 		.4byte	.LASF173
 766 0473 06       		.byte	0x6
 767 0474 18       		.byte	0x18
 768 0475 FF030000 		.4byte	0x3ff
 769 0479 06       		.uleb128 0x6
 770 047a 32070000 		.4byte	.LASF174
 771 047e 06       		.byte	0x6
 772 047f 20       		.byte	0x20
 773 0480 11040000 		.4byte	0x411
 774 0484 06       		.uleb128 0x6
 775 0485 7D120000 		.4byte	.LASF175
 776 0489 06       		.byte	0x6
 777 048a 24       		.byte	0x24
 778 048b 1C040000 		.4byte	0x41c
 779 048f 06       		.uleb128 0x6
 780 0490 98170000 		.4byte	.LASF176
 781 0494 06       		.byte	0x6
 782 0495 2C       		.byte	0x2c
 783 0496 2E040000 		.4byte	0x42e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 62


 784 049a 06       		.uleb128 0x6
 785 049b 14060000 		.4byte	.LASF177
 786 049f 06       		.byte	0x6
 787 04a0 30       		.byte	0x30
 788 04a1 40040000 		.4byte	0x440
 789 04a5 08       		.uleb128 0x8
 790 04a6 040E     		.2byte	0xe04
 791 04a8 02       		.byte	0x2
 792 04a9 9601     		.2byte	0x196
 793 04ab 61050000 		.4byte	0x561
 794 04af 09       		.uleb128 0x9
 795 04b0 88060000 		.4byte	.LASF178
 796 04b4 02       		.byte	0x2
 797 04b5 9801     		.2byte	0x198
 798 04b7 7D050000 		.4byte	0x57d
 799 04bb 00       		.byte	0
 800 04bc 09       		.uleb128 0x9
 801 04bd A0130000 		.4byte	.LASF179
 802 04c1 02       		.byte	0x2
 803 04c2 9901     		.2byte	0x199
 804 04c4 82050000 		.4byte	0x582
 805 04c8 20       		.byte	0x20
 806 04c9 09       		.uleb128 0x9
 807 04ca 56190000 		.4byte	.LASF180
 808 04ce 02       		.byte	0x2
 809 04cf 9A01     		.2byte	0x19a
 810 04d1 92050000 		.4byte	0x592
 811 04d5 80       		.byte	0x80
 812 04d6 09       		.uleb128 0x9
 813 04d7 06070000 		.4byte	.LASF181
 814 04db 02       		.byte	0x2
 815 04dc 9B01     		.2byte	0x19b
 816 04de 82050000 		.4byte	0x582
 817 04e2 A0       		.byte	0xa0
 818 04e3 0A       		.uleb128 0xa
 819 04e4 FA1A0000 		.4byte	.LASF182
 820 04e8 02       		.byte	0x2
 821 04e9 9C01     		.2byte	0x19c
 822 04eb 97050000 		.4byte	0x597
 823 04ef 0001     		.2byte	0x100
 824 04f1 0A       		.uleb128 0xa
 825 04f2 BC130000 		.4byte	.LASF183
 826 04f6 02       		.byte	0x2
 827 04f7 9D01     		.2byte	0x19d
 828 04f9 82050000 		.4byte	0x582
 829 04fd 2001     		.2byte	0x120
 830 04ff 0A       		.uleb128 0xa
 831 0500 6A110000 		.4byte	.LASF184
 832 0504 02       		.byte	0x2
 833 0505 9E01     		.2byte	0x19e
 834 0507 9C050000 		.4byte	0x59c
 835 050b 8001     		.2byte	0x180
 836 050d 0A       		.uleb128 0xa
 837 050e C6130000 		.4byte	.LASF185
 838 0512 02       		.byte	0x2
 839 0513 9F01     		.2byte	0x19f
 840 0515 82050000 		.4byte	0x582
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 63


 841 0519 A001     		.2byte	0x1a0
 842 051b 0A       		.uleb128 0xa
 843 051c 77190000 		.4byte	.LASF186
 844 0520 02       		.byte	0x2
 845 0521 A001     		.2byte	0x1a0
 846 0523 A1050000 		.4byte	0x5a1
 847 0527 0002     		.2byte	0x200
 848 0529 0A       		.uleb128 0xa
 849 052a D0130000 		.4byte	.LASF187
 850 052e 02       		.byte	0x2
 851 052f A101     		.2byte	0x1a1
 852 0531 A6050000 		.4byte	0x5a6
 853 0535 2002     		.2byte	0x220
 854 0537 0B       		.uleb128 0xb
 855 0538 495000   		.ascii	"IP\000"
 856 053b 02       		.byte	0x2
 857 053c A201     		.2byte	0x1a2
 858 053e CB050000 		.4byte	0x5cb
 859 0542 0003     		.2byte	0x300
 860 0544 0A       		.uleb128 0xa
 861 0545 DA130000 		.4byte	.LASF188
 862 0549 02       		.byte	0x2
 863 054a A301     		.2byte	0x1a3
 864 054c D0050000 		.4byte	0x5d0
 865 0550 F003     		.2byte	0x3f0
 866 0552 0A       		.uleb128 0xa
 867 0553 15130000 		.4byte	.LASF189
 868 0557 02       		.byte	0x2
 869 0558 A401     		.2byte	0x1a4
 870 055a 78050000 		.4byte	0x578
 871 055e 000E     		.2byte	0xe00
 872 0560 00       		.byte	0
 873 0561 0C       		.uleb128 0xc
 874 0562 78050000 		.4byte	0x578
 875 0566 71050000 		.4byte	0x571
 876 056a 0D       		.uleb128 0xd
 877 056b 71050000 		.4byte	0x571
 878 056f 07       		.byte	0x7
 879 0570 00       		.byte	0
 880 0571 05       		.uleb128 0x5
 881 0572 04       		.byte	0x4
 882 0573 07       		.byte	0x7
 883 0574 82130000 		.4byte	.LASF190
 884 0578 0E       		.uleb128 0xe
 885 0579 9A040000 		.4byte	0x49a
 886 057d 0E       		.uleb128 0xe
 887 057e 61050000 		.4byte	0x561
 888 0582 0C       		.uleb128 0xc
 889 0583 9A040000 		.4byte	0x49a
 890 0587 92050000 		.4byte	0x592
 891 058b 0D       		.uleb128 0xd
 892 058c 71050000 		.4byte	0x571
 893 0590 17       		.byte	0x17
 894 0591 00       		.byte	0
 895 0592 0E       		.uleb128 0xe
 896 0593 61050000 		.4byte	0x561
 897 0597 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 64


 898 0598 61050000 		.4byte	0x561
 899 059c 0E       		.uleb128 0xe
 900 059d 61050000 		.4byte	0x561
 901 05a1 0E       		.uleb128 0xe
 902 05a2 61050000 		.4byte	0x561
 903 05a6 0C       		.uleb128 0xc
 904 05a7 9A040000 		.4byte	0x49a
 905 05ab B6050000 		.4byte	0x5b6
 906 05af 0D       		.uleb128 0xd
 907 05b0 71050000 		.4byte	0x571
 908 05b4 37       		.byte	0x37
 909 05b5 00       		.byte	0
 910 05b6 0C       		.uleb128 0xc
 911 05b7 C6050000 		.4byte	0x5c6
 912 05bb C6050000 		.4byte	0x5c6
 913 05bf 0D       		.uleb128 0xd
 914 05c0 71050000 		.4byte	0x571
 915 05c4 EF       		.byte	0xef
 916 05c5 00       		.byte	0
 917 05c6 0E       		.uleb128 0xe
 918 05c7 6E040000 		.4byte	0x46e
 919 05cb 0E       		.uleb128 0xe
 920 05cc B6050000 		.4byte	0x5b6
 921 05d0 0C       		.uleb128 0xc
 922 05d1 9A040000 		.4byte	0x49a
 923 05d5 E1050000 		.4byte	0x5e1
 924 05d9 0F       		.uleb128 0xf
 925 05da 71050000 		.4byte	0x571
 926 05de 8302     		.2byte	0x283
 927 05e0 00       		.byte	0
 928 05e1 10       		.uleb128 0x10
 929 05e2 06160000 		.4byte	.LASF191
 930 05e6 02       		.byte	0x2
 931 05e7 A501     		.2byte	0x1a5
 932 05e9 A5040000 		.4byte	0x4a5
 933 05ed 05       		.uleb128 0x5
 934 05ee 08       		.byte	0x8
 935 05ef 04       		.byte	0x4
 936 05f0 54120000 		.4byte	.LASF192
 937 05f4 11       		.uleb128 0x11
 938 05f5 B8       		.byte	0xb8
 939 05f6 07       		.byte	0x7
 940 05f7 34       		.byte	0x34
 941 05f8 050A0000 		.4byte	0xa05
 942 05fc 12       		.uleb128 0x12
 943 05fd B5020000 		.4byte	.LASF193
 944 0601 07       		.byte	0x7
 945 0602 37       		.byte	0x37
 946 0603 9A040000 		.4byte	0x49a
 947 0607 00       		.byte	0
 948 0608 12       		.uleb128 0x12
 949 0609 6B010000 		.4byte	.LASF194
 950 060d 07       		.byte	0x7
 951 060e 38       		.byte	0x38
 952 060f 9A040000 		.4byte	0x49a
 953 0613 04       		.byte	0x4
 954 0614 12       		.uleb128 0x12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 65


 955 0615 46010000 		.4byte	.LASF195
 956 0619 07       		.byte	0x7
 957 061a 39       		.byte	0x39
 958 061b 9A040000 		.4byte	0x49a
 959 061f 08       		.byte	0x8
 960 0620 12       		.uleb128 0x12
 961 0621 B8080000 		.4byte	.LASF196
 962 0625 07       		.byte	0x7
 963 0626 3A       		.byte	0x3a
 964 0627 9A040000 		.4byte	0x49a
 965 062b 0C       		.byte	0xc
 966 062c 12       		.uleb128 0x12
 967 062d 86120000 		.4byte	.LASF197
 968 0631 07       		.byte	0x7
 969 0632 3B       		.byte	0x3b
 970 0633 9A040000 		.4byte	0x49a
 971 0637 10       		.byte	0x10
 972 0638 12       		.uleb128 0x12
 973 0639 D40F0000 		.4byte	.LASF198
 974 063d 07       		.byte	0x7
 975 063e 3C       		.byte	0x3c
 976 063f 9A040000 		.4byte	0x49a
 977 0643 14       		.byte	0x14
 978 0644 12       		.uleb128 0x12
 979 0645 E60A0000 		.4byte	.LASF199
 980 0649 07       		.byte	0x7
 981 064a 3D       		.byte	0x3d
 982 064b 9A040000 		.4byte	0x49a
 983 064f 18       		.byte	0x18
 984 0650 12       		.uleb128 0x12
 985 0651 4B1B0000 		.4byte	.LASF200
 986 0655 07       		.byte	0x7
 987 0656 3E       		.byte	0x3e
 988 0657 9A040000 		.4byte	0x49a
 989 065b 1C       		.byte	0x1c
 990 065c 12       		.uleb128 0x12
 991 065d 1A0F0000 		.4byte	.LASF201
 992 0661 07       		.byte	0x7
 993 0662 3F       		.byte	0x3f
 994 0663 9A040000 		.4byte	0x49a
 995 0667 20       		.byte	0x20
 996 0668 12       		.uleb128 0x12
 997 0669 310F0000 		.4byte	.LASF202
 998 066d 07       		.byte	0x7
 999 066e 40       		.byte	0x40
 1000 066f 9A040000 		.4byte	0x49a
 1001 0673 24       		.byte	0x24
 1002 0674 12       		.uleb128 0x12
 1003 0675 7A140000 		.4byte	.LASF203
 1004 0679 07       		.byte	0x7
 1005 067a 43       		.byte	0x43
 1006 067b 6E040000 		.4byte	0x46e
 1007 067f 28       		.byte	0x28
 1008 0680 12       		.uleb128 0x12
 1009 0681 46140000 		.4byte	.LASF204
 1010 0685 07       		.byte	0x7
 1011 0686 44       		.byte	0x44
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 66


 1012 0687 6E040000 		.4byte	0x46e
 1013 068b 29       		.byte	0x29
 1014 068c 12       		.uleb128 0x12
 1015 068d 46130000 		.4byte	.LASF205
 1016 0691 07       		.byte	0x7
 1017 0692 45       		.byte	0x45
 1018 0693 6E040000 		.4byte	0x46e
 1019 0697 2A       		.byte	0x2a
 1020 0698 12       		.uleb128 0x12
 1021 0699 DE140000 		.4byte	.LASF206
 1022 069d 07       		.byte	0x7
 1023 069e 46       		.byte	0x46
 1024 069f 6E040000 		.4byte	0x46e
 1025 06a3 2B       		.byte	0x2b
 1026 06a4 12       		.uleb128 0x12
 1027 06a5 A3140000 		.4byte	.LASF207
 1028 06a9 07       		.byte	0x7
 1029 06aa 47       		.byte	0x47
 1030 06ab 6E040000 		.4byte	0x46e
 1031 06af 2C       		.byte	0x2c
 1032 06b0 12       		.uleb128 0x12
 1033 06b1 11170000 		.4byte	.LASF208
 1034 06b5 07       		.byte	0x7
 1035 06b6 48       		.byte	0x48
 1036 06b7 6E040000 		.4byte	0x46e
 1037 06bb 2D       		.byte	0x2d
 1038 06bc 12       		.uleb128 0x12
 1039 06bd 6E1C0000 		.4byte	.LASF209
 1040 06c1 07       		.byte	0x7
 1041 06c2 49       		.byte	0x49
 1042 06c3 6E040000 		.4byte	0x46e
 1043 06c7 2E       		.byte	0x2e
 1044 06c8 12       		.uleb128 0x12
 1045 06c9 2B0E0000 		.4byte	.LASF210
 1046 06cd 07       		.byte	0x7
 1047 06ce 4A       		.byte	0x4a
 1048 06cf 6E040000 		.4byte	0x46e
 1049 06d3 2F       		.byte	0x2f
 1050 06d4 12       		.uleb128 0x12
 1051 06d5 59160000 		.4byte	.LASF211
 1052 06d9 07       		.byte	0x7
 1053 06da 4B       		.byte	0x4b
 1054 06db 6E040000 		.4byte	0x46e
 1055 06df 30       		.byte	0x30
 1056 06e0 12       		.uleb128 0x12
 1057 06e1 B7100000 		.4byte	.LASF212
 1058 06e5 07       		.byte	0x7
 1059 06e6 4E       		.byte	0x4e
 1060 06e7 6E040000 		.4byte	0x46e
 1061 06eb 31       		.byte	0x31
 1062 06ec 12       		.uleb128 0x12
 1063 06ed 731A0000 		.4byte	.LASF213
 1064 06f1 07       		.byte	0x7
 1065 06f2 4F       		.byte	0x4f
 1066 06f3 6E040000 		.4byte	0x46e
 1067 06f7 32       		.byte	0x32
 1068 06f8 12       		.uleb128 0x12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 67


 1069 06f9 A11B0000 		.4byte	.LASF214
 1070 06fd 07       		.byte	0x7
 1071 06fe 50       		.byte	0x50
 1072 06ff 6E040000 		.4byte	0x46e
 1073 0703 33       		.byte	0x33
 1074 0704 12       		.uleb128 0x12
 1075 0705 8A0C0000 		.4byte	.LASF215
 1076 0709 07       		.byte	0x7
 1077 070a 51       		.byte	0x51
 1078 070b 6E040000 		.4byte	0x46e
 1079 070f 34       		.byte	0x34
 1080 0710 12       		.uleb128 0x12
 1081 0711 4F080000 		.4byte	.LASF216
 1082 0715 07       		.byte	0x7
 1083 0716 52       		.byte	0x52
 1084 0717 79040000 		.4byte	0x479
 1085 071b 36       		.byte	0x36
 1086 071c 12       		.uleb128 0x12
 1087 071d 1E040000 		.4byte	.LASF217
 1088 0721 07       		.byte	0x7
 1089 0722 53       		.byte	0x53
 1090 0723 79040000 		.4byte	0x479
 1091 0727 38       		.byte	0x38
 1092 0728 12       		.uleb128 0x12
 1093 0729 07100000 		.4byte	.LASF218
 1094 072d 07       		.byte	0x7
 1095 072e 54       		.byte	0x54
 1096 072f 79040000 		.4byte	0x479
 1097 0733 3A       		.byte	0x3a
 1098 0734 12       		.uleb128 0x12
 1099 0735 A6020000 		.4byte	.LASF219
 1100 0739 07       		.byte	0x7
 1101 073a 55       		.byte	0x55
 1102 073b 6E040000 		.4byte	0x46e
 1103 073f 3C       		.byte	0x3c
 1104 0740 12       		.uleb128 0x12
 1105 0741 EC090000 		.4byte	.LASF220
 1106 0745 07       		.byte	0x7
 1107 0746 56       		.byte	0x56
 1108 0747 6E040000 		.4byte	0x46e
 1109 074b 3D       		.byte	0x3d
 1110 074c 12       		.uleb128 0x12
 1111 074d 1A130000 		.4byte	.LASF221
 1112 0751 07       		.byte	0x7
 1113 0752 57       		.byte	0x57
 1114 0753 6E040000 		.4byte	0x46e
 1115 0757 3E       		.byte	0x3e
 1116 0758 12       		.uleb128 0x12
 1117 0759 16090000 		.4byte	.LASF222
 1118 075d 07       		.byte	0x7
 1119 075e 58       		.byte	0x58
 1120 075f 6E040000 		.4byte	0x46e
 1121 0763 3F       		.byte	0x3f
 1122 0764 12       		.uleb128 0x12
 1123 0765 08020000 		.4byte	.LASF223
 1124 0769 07       		.byte	0x7
 1125 076a 59       		.byte	0x59
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 68


 1126 076b 6E040000 		.4byte	0x46e
 1127 076f 40       		.byte	0x40
 1128 0770 12       		.uleb128 0x12
 1129 0771 49160000 		.4byte	.LASF224
 1130 0775 07       		.byte	0x7
 1131 0776 5A       		.byte	0x5a
 1132 0777 6E040000 		.4byte	0x46e
 1133 077b 41       		.byte	0x41
 1134 077c 12       		.uleb128 0x12
 1135 077d E5060000 		.4byte	.LASF225
 1136 0781 07       		.byte	0x7
 1137 0782 5B       		.byte	0x5b
 1138 0783 6E040000 		.4byte	0x46e
 1139 0787 42       		.byte	0x42
 1140 0788 12       		.uleb128 0x12
 1141 0789 D90B0000 		.4byte	.LASF226
 1142 078d 07       		.byte	0x7
 1143 078e 5C       		.byte	0x5c
 1144 078f 6E040000 		.4byte	0x46e
 1145 0793 43       		.byte	0x43
 1146 0794 12       		.uleb128 0x12
 1147 0795 340D0000 		.4byte	.LASF227
 1148 0799 07       		.byte	0x7
 1149 079a 5D       		.byte	0x5d
 1150 079b 6E040000 		.4byte	0x46e
 1151 079f 44       		.byte	0x44
 1152 07a0 12       		.uleb128 0x12
 1153 07a1 EC140000 		.4byte	.LASF228
 1154 07a5 07       		.byte	0x7
 1155 07a6 5E       		.byte	0x5e
 1156 07a7 9A040000 		.4byte	0x49a
 1157 07ab 48       		.byte	0x48
 1158 07ac 12       		.uleb128 0x12
 1159 07ad D5030000 		.4byte	.LASF229
 1160 07b1 07       		.byte	0x7
 1161 07b2 5F       		.byte	0x5f
 1162 07b3 9A040000 		.4byte	0x49a
 1163 07b7 4C       		.byte	0x4c
 1164 07b8 12       		.uleb128 0x12
 1165 07b9 D4190000 		.4byte	.LASF230
 1166 07bd 07       		.byte	0x7
 1167 07be 60       		.byte	0x60
 1168 07bf 6E040000 		.4byte	0x46e
 1169 07c3 50       		.byte	0x50
 1170 07c4 12       		.uleb128 0x12
 1171 07c5 5E0A0000 		.4byte	.LASF231
 1172 07c9 07       		.byte	0x7
 1173 07ca 61       		.byte	0x61
 1174 07cb 6E040000 		.4byte	0x46e
 1175 07cf 51       		.byte	0x51
 1176 07d0 12       		.uleb128 0x12
 1177 07d1 9D070000 		.4byte	.LASF232
 1178 07d5 07       		.byte	0x7
 1179 07d6 62       		.byte	0x62
 1180 07d7 6E040000 		.4byte	0x46e
 1181 07db 52       		.byte	0x52
 1182 07dc 12       		.uleb128 0x12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 69


 1183 07dd F0110000 		.4byte	.LASF233
 1184 07e1 07       		.byte	0x7
 1185 07e2 63       		.byte	0x63
 1186 07e3 6E040000 		.4byte	0x46e
 1187 07e7 53       		.byte	0x53
 1188 07e8 12       		.uleb128 0x12
 1189 07e9 2A190000 		.4byte	.LASF234
 1190 07ed 07       		.byte	0x7
 1191 07ee 64       		.byte	0x64
 1192 07ef 6E040000 		.4byte	0x46e
 1193 07f3 54       		.byte	0x54
 1194 07f4 12       		.uleb128 0x12
 1195 07f5 AD0A0000 		.4byte	.LASF235
 1196 07f9 07       		.byte	0x7
 1197 07fa 65       		.byte	0x65
 1198 07fb 6E040000 		.4byte	0x46e
 1199 07ff 55       		.byte	0x55
 1200 0800 12       		.uleb128 0x12
 1201 0801 AD170000 		.4byte	.LASF236
 1202 0805 07       		.byte	0x7
 1203 0806 66       		.byte	0x66
 1204 0807 6E040000 		.4byte	0x46e
 1205 080b 56       		.byte	0x56
 1206 080c 12       		.uleb128 0x12
 1207 080d 541B0000 		.4byte	.LASF237
 1208 0811 07       		.byte	0x7
 1209 0812 67       		.byte	0x67
 1210 0813 6E040000 		.4byte	0x46e
 1211 0817 57       		.byte	0x57
 1212 0818 12       		.uleb128 0x12
 1213 0819 CE090000 		.4byte	.LASF238
 1214 081d 07       		.byte	0x7
 1215 081e 68       		.byte	0x68
 1216 081f 6E040000 		.4byte	0x46e
 1217 0823 58       		.byte	0x58
 1218 0824 12       		.uleb128 0x12
 1219 0825 C61B0000 		.4byte	.LASF239
 1220 0829 07       		.byte	0x7
 1221 082a 69       		.byte	0x69
 1222 082b 6E040000 		.4byte	0x46e
 1223 082f 59       		.byte	0x59
 1224 0830 12       		.uleb128 0x12
 1225 0831 681A0000 		.4byte	.LASF240
 1226 0835 07       		.byte	0x7
 1227 0836 6E       		.byte	0x6e
 1228 0837 84040000 		.4byte	0x484
 1229 083b 5A       		.byte	0x5a
 1230 083c 12       		.uleb128 0x12
 1231 083d 8B010000 		.4byte	.LASF241
 1232 0841 07       		.byte	0x7
 1233 0842 6F       		.byte	0x6f
 1234 0843 84040000 		.4byte	0x484
 1235 0847 5C       		.byte	0x5c
 1236 0848 12       		.uleb128 0x12
 1237 0849 220F0000 		.4byte	.LASF242
 1238 084d 07       		.byte	0x7
 1239 084e 70       		.byte	0x70
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 70


 1240 084f 6E040000 		.4byte	0x46e
 1241 0853 5E       		.byte	0x5e
 1242 0854 12       		.uleb128 0x12
 1243 0855 9D1A0000 		.4byte	.LASF243
 1244 0859 07       		.byte	0x7
 1245 085a 71       		.byte	0x71
 1246 085b 6E040000 		.4byte	0x46e
 1247 085f 5F       		.byte	0x5f
 1248 0860 12       		.uleb128 0x12
 1249 0861 E40B0000 		.4byte	.LASF244
 1250 0865 07       		.byte	0x7
 1251 0866 72       		.byte	0x72
 1252 0867 6E040000 		.4byte	0x46e
 1253 086b 60       		.byte	0x60
 1254 086c 12       		.uleb128 0x12
 1255 086d F40D0000 		.4byte	.LASF245
 1256 0871 07       		.byte	0x7
 1257 0872 73       		.byte	0x73
 1258 0873 9A040000 		.4byte	0x49a
 1259 0877 64       		.byte	0x64
 1260 0878 12       		.uleb128 0x12
 1261 0879 A51C0000 		.4byte	.LASF246
 1262 087d 07       		.byte	0x7
 1263 087e 76       		.byte	0x76
 1264 087f 84040000 		.4byte	0x484
 1265 0883 68       		.byte	0x68
 1266 0884 12       		.uleb128 0x12
 1267 0885 97120000 		.4byte	.LASF247
 1268 0889 07       		.byte	0x7
 1269 088a 77       		.byte	0x77
 1270 088b 84040000 		.4byte	0x484
 1271 088f 6A       		.byte	0x6a
 1272 0890 12       		.uleb128 0x12
 1273 0891 F80F0000 		.4byte	.LASF248
 1274 0895 07       		.byte	0x7
 1275 0896 78       		.byte	0x78
 1276 0897 84040000 		.4byte	0x484
 1277 089b 6C       		.byte	0x6c
 1278 089c 12       		.uleb128 0x12
 1279 089d 92030000 		.4byte	.LASF249
 1280 08a1 07       		.byte	0x7
 1281 08a2 79       		.byte	0x79
 1282 08a3 84040000 		.4byte	0x484
 1283 08a7 6E       		.byte	0x6e
 1284 08a8 12       		.uleb128 0x12
 1285 08a9 630E0000 		.4byte	.LASF250
 1286 08ad 07       		.byte	0x7
 1287 08ae 7B       		.byte	0x7b
 1288 08af 6E040000 		.4byte	0x46e
 1289 08b3 70       		.byte	0x70
 1290 08b4 12       		.uleb128 0x12
 1291 08b5 58050000 		.4byte	.LASF251
 1292 08b9 07       		.byte	0x7
 1293 08ba 7C       		.byte	0x7c
 1294 08bb 6E040000 		.4byte	0x46e
 1295 08bf 71       		.byte	0x71
 1296 08c0 12       		.uleb128 0x12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 71


 1297 08c1 BF030000 		.4byte	.LASF252
 1298 08c5 07       		.byte	0x7
 1299 08c6 7D       		.byte	0x7d
 1300 08c7 6E040000 		.4byte	0x46e
 1301 08cb 72       		.byte	0x72
 1302 08cc 12       		.uleb128 0x12
 1303 08cd 15020000 		.4byte	.LASF253
 1304 08d1 07       		.byte	0x7
 1305 08d2 7E       		.byte	0x7e
 1306 08d3 6E040000 		.4byte	0x46e
 1307 08d7 73       		.byte	0x73
 1308 08d8 12       		.uleb128 0x12
 1309 08d9 AA130000 		.4byte	.LASF254
 1310 08dd 07       		.byte	0x7
 1311 08de 80       		.byte	0x80
 1312 08df 84040000 		.4byte	0x484
 1313 08e3 74       		.byte	0x74
 1314 08e4 12       		.uleb128 0x12
 1315 08e5 02120000 		.4byte	.LASF255
 1316 08e9 07       		.byte	0x7
 1317 08ea 81       		.byte	0x81
 1318 08eb 84040000 		.4byte	0x484
 1319 08ef 76       		.byte	0x76
 1320 08f0 12       		.uleb128 0x12
 1321 08f1 B80E0000 		.4byte	.LASF256
 1322 08f5 07       		.byte	0x7
 1323 08f6 82       		.byte	0x82
 1324 08f7 84040000 		.4byte	0x484
 1325 08fb 78       		.byte	0x78
 1326 08fc 12       		.uleb128 0x12
 1327 08fd 04080000 		.4byte	.LASF257
 1328 0901 07       		.byte	0x7
 1329 0902 83       		.byte	0x83
 1330 0903 84040000 		.4byte	0x484
 1331 0907 7A       		.byte	0x7a
 1332 0908 12       		.uleb128 0x12
 1333 0909 A30E0000 		.4byte	.LASF258
 1334 090d 07       		.byte	0x7
 1335 090e 86       		.byte	0x86
 1336 090f 6E040000 		.4byte	0x46e
 1337 0913 7C       		.byte	0x7c
 1338 0914 12       		.uleb128 0x12
 1339 0915 E5190000 		.4byte	.LASF259
 1340 0919 07       		.byte	0x7
 1341 091a 87       		.byte	0x87
 1342 091b 6E040000 		.4byte	0x46e
 1343 091f 7D       		.byte	0x7d
 1344 0920 12       		.uleb128 0x12
 1345 0921 3A070000 		.4byte	.LASF260
 1346 0925 07       		.byte	0x7
 1347 0926 88       		.byte	0x88
 1348 0927 6E040000 		.4byte	0x46e
 1349 092b 7E       		.byte	0x7e
 1350 092c 12       		.uleb128 0x12
 1351 092d 74060000 		.4byte	.LASF261
 1352 0931 07       		.byte	0x7
 1353 0932 89       		.byte	0x89
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 72


 1354 0933 6E040000 		.4byte	0x46e
 1355 0937 7F       		.byte	0x7f
 1356 0938 12       		.uleb128 0x12
 1357 0939 19080000 		.4byte	.LASF262
 1358 093d 07       		.byte	0x7
 1359 093e 8A       		.byte	0x8a
 1360 093f 6E040000 		.4byte	0x46e
 1361 0943 80       		.byte	0x80
 1362 0944 12       		.uleb128 0x12
 1363 0945 A7000000 		.4byte	.LASF263
 1364 0949 07       		.byte	0x7
 1365 094a 8D       		.byte	0x8d
 1366 094b 9A040000 		.4byte	0x49a
 1367 094f 84       		.byte	0x84
 1368 0950 12       		.uleb128 0x12
 1369 0951 65160000 		.4byte	.LASF264
 1370 0955 07       		.byte	0x7
 1371 0956 8E       		.byte	0x8e
 1372 0957 9A040000 		.4byte	0x49a
 1373 095b 88       		.byte	0x88
 1374 095c 12       		.uleb128 0x12
 1375 095d 01090000 		.4byte	.LASF265
 1376 0961 07       		.byte	0x7
 1377 0962 8F       		.byte	0x8f
 1378 0963 9A040000 		.4byte	0x49a
 1379 0967 8C       		.byte	0x8c
 1380 0968 12       		.uleb128 0x12
 1381 0969 F1170000 		.4byte	.LASF266
 1382 096d 07       		.byte	0x7
 1383 096e 90       		.byte	0x90
 1384 096f 9A040000 		.4byte	0x49a
 1385 0973 90       		.byte	0x90
 1386 0974 12       		.uleb128 0x12
 1387 0975 D2150000 		.4byte	.LASF267
 1388 0979 07       		.byte	0x7
 1389 097a 91       		.byte	0x91
 1390 097b 9A040000 		.4byte	0x49a
 1391 097f 94       		.byte	0x94
 1392 0980 12       		.uleb128 0x12
 1393 0981 6D050000 		.4byte	.LASF268
 1394 0985 07       		.byte	0x7
 1395 0986 92       		.byte	0x92
 1396 0987 9A040000 		.4byte	0x49a
 1397 098b 98       		.byte	0x98
 1398 098c 12       		.uleb128 0x12
 1399 098d CA160000 		.4byte	.LASF269
 1400 0991 07       		.byte	0x7
 1401 0992 93       		.byte	0x93
 1402 0993 9A040000 		.4byte	0x49a
 1403 0997 9C       		.byte	0x9c
 1404 0998 12       		.uleb128 0x12
 1405 0999 C30B0000 		.4byte	.LASF270
 1406 099d 07       		.byte	0x7
 1407 099e 94       		.byte	0x94
 1408 099f 9A040000 		.4byte	0x49a
 1409 09a3 A0       		.byte	0xa0
 1410 09a4 12       		.uleb128 0x12
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 73


 1411 09a5 76010000 		.4byte	.LASF271
 1412 09a9 07       		.byte	0x7
 1413 09aa 95       		.byte	0x95
 1414 09ab 84040000 		.4byte	0x484
 1415 09af A4       		.byte	0xa4
 1416 09b0 12       		.uleb128 0x12
 1417 09b1 8B130000 		.4byte	.LASF272
 1418 09b5 07       		.byte	0x7
 1419 09b6 96       		.byte	0x96
 1420 09b7 84040000 		.4byte	0x484
 1421 09bb A6       		.byte	0xa6
 1422 09bc 12       		.uleb128 0x12
 1423 09bd 71170000 		.4byte	.LASF273
 1424 09c1 07       		.byte	0x7
 1425 09c2 97       		.byte	0x97
 1426 09c3 84040000 		.4byte	0x484
 1427 09c7 A8       		.byte	0xa8
 1428 09c8 12       		.uleb128 0x12
 1429 09c9 FE0E0000 		.4byte	.LASF274
 1430 09cd 07       		.byte	0x7
 1431 09ce 98       		.byte	0x98
 1432 09cf 84040000 		.4byte	0x484
 1433 09d3 AA       		.byte	0xaa
 1434 09d4 12       		.uleb128 0x12
 1435 09d5 E3030000 		.4byte	.LASF275
 1436 09d9 07       		.byte	0x7
 1437 09da 99       		.byte	0x99
 1438 09db 84040000 		.4byte	0x484
 1439 09df AC       		.byte	0xac
 1440 09e0 12       		.uleb128 0x12
 1441 09e1 50110000 		.4byte	.LASF276
 1442 09e5 07       		.byte	0x7
 1443 09e6 9A       		.byte	0x9a
 1444 09e7 84040000 		.4byte	0x484
 1445 09eb AE       		.byte	0xae
 1446 09ec 12       		.uleb128 0x12
 1447 09ed 01040000 		.4byte	.LASF277
 1448 09f1 07       		.byte	0x7
 1449 09f2 9D       		.byte	0x9d
 1450 09f3 84040000 		.4byte	0x484
 1451 09f7 B0       		.byte	0xb0
 1452 09f8 12       		.uleb128 0x12
 1453 09f9 9D180000 		.4byte	.LASF278
 1454 09fd 07       		.byte	0x7
 1455 09fe 9E       		.byte	0x9e
 1456 09ff 9A040000 		.4byte	0x49a
 1457 0a03 B4       		.byte	0xb4
 1458 0a04 00       		.byte	0
 1459 0a05 06       		.uleb128 0x6
 1460 0a06 CE1A0000 		.4byte	.LASF279
 1461 0a0a 07       		.byte	0x7
 1462 0a0b 9F       		.byte	0x9f
 1463 0a0c F4050000 		.4byte	0x5f4
 1464 0a10 05       		.uleb128 0x5
 1465 0a11 01       		.byte	0x1
 1466 0a12 08       		.byte	0x8
 1467 0a13 E10C0000 		.4byte	.LASF280
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 74


 1468 0a17 05       		.uleb128 0x5
 1469 0a18 04       		.byte	0x4
 1470 0a19 04       		.byte	0x4
 1471 0a1a 7D170000 		.4byte	.LASF281
 1472 0a1e 05       		.uleb128 0x5
 1473 0a1f 08       		.byte	0x8
 1474 0a20 04       		.byte	0x4
 1475 0a21 840A0000 		.4byte	.LASF282
 1476 0a25 10       		.uleb128 0x10
 1477 0a26 3A0A0000 		.4byte	.LASF283
 1478 0a2a 08       		.byte	0x8
 1479 0a2b E703     		.2byte	0x3e7
 1480 0a2d 9A040000 		.4byte	0x49a
 1481 0a31 10       		.uleb128 0x10
 1482 0a32 381B0000 		.4byte	.LASF284
 1483 0a36 08       		.byte	0x8
 1484 0a37 EA03     		.2byte	0x3ea
 1485 0a39 6E040000 		.4byte	0x46e
 1486 0a3d 13       		.uleb128 0x13
 1487 0a3e 08       		.byte	0x8
 1488 0a3f 09       		.byte	0x9
 1489 0a40 2D01     		.2byte	0x12d
 1490 0a42 610A0000 		.4byte	0xa61
 1491 0a46 09       		.uleb128 0x9
 1492 0a47 CA1C0000 		.4byte	.LASF285
 1493 0a4b 09       		.byte	0x9
 1494 0a4c 2E01     		.2byte	0x12e
 1495 0a4e ED030000 		.4byte	0x3ed
 1496 0a52 00       		.byte	0
 1497 0a53 09       		.uleb128 0x9
 1498 0a54 E0160000 		.4byte	.LASF286
 1499 0a58 09       		.byte	0x9
 1500 0a59 3201     		.2byte	0x132
 1501 0a5b 9A040000 		.4byte	0x49a
 1502 0a5f 04       		.byte	0x4
 1503 0a60 00       		.byte	0
 1504 0a61 10       		.uleb128 0x10
 1505 0a62 16000000 		.4byte	.LASF287
 1506 0a66 09       		.byte	0x9
 1507 0a67 3301     		.2byte	0x133
 1508 0a69 3D0A0000 		.4byte	0xa3d
 1509 0a6d 14       		.uleb128 0x14
 1510 0a6e 04       		.byte	0x4
 1511 0a6f 05       		.uleb128 0x5
 1512 0a70 01       		.byte	0x1
 1513 0a71 02       		.byte	0x2
 1514 0a72 A70A0000 		.4byte	.LASF288
 1515 0a76 15       		.uleb128 0x15
 1516 0a77 01       		.byte	0x1
 1517 0a78 0A040000 		.4byte	0x40a
 1518 0a7c 0A       		.byte	0xa
 1519 0a7d 2402     		.2byte	0x224
 1520 0a7f 900A0000 		.4byte	0xa90
 1521 0a83 04       		.uleb128 0x4
 1522 0a84 3E030000 		.4byte	.LASF289
 1523 0a88 00       		.byte	0
 1524 0a89 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 75


 1525 0a8a 0F040000 		.4byte	.LASF290
 1526 0a8e 01       		.byte	0x1
 1527 0a8f 00       		.byte	0
 1528 0a90 10       		.uleb128 0x10
 1529 0a91 12190000 		.4byte	.LASF291
 1530 0a95 0A       		.byte	0xa
 1531 0a96 2702     		.2byte	0x227
 1532 0a98 760A0000 		.4byte	0xa76
 1533 0a9c 10       		.uleb128 0x10
 1534 0a9d CD010000 		.4byte	.LASF292
 1535 0aa1 0A       		.byte	0xa
 1536 0aa2 3902     		.2byte	0x239
 1537 0aa4 A80A0000 		.4byte	0xaa8
 1538 0aa8 16       		.uleb128 0x16
 1539 0aa9 04       		.byte	0x4
 1540 0aaa AE0A0000 		.4byte	0xaae
 1541 0aae 17       		.uleb128 0x17
 1542 0aaf B90A0000 		.4byte	0xab9
 1543 0ab3 18       		.uleb128 0x18
 1544 0ab4 9A040000 		.4byte	0x49a
 1545 0ab8 00       		.byte	0
 1546 0ab9 10       		.uleb128 0x10
 1547 0aba 43040000 		.4byte	.LASF293
 1548 0abe 0A       		.byte	0xa
 1549 0abf 4402     		.2byte	0x244
 1550 0ac1 C50A0000 		.4byte	0xac5
 1551 0ac5 16       		.uleb128 0x16
 1552 0ac6 04       		.byte	0x4
 1553 0ac7 CB0A0000 		.4byte	0xacb
 1554 0acb 19       		.uleb128 0x19
 1555 0acc 900A0000 		.4byte	0xa90
 1556 0ad0 DA0A0000 		.4byte	0xada
 1557 0ad4 18       		.uleb128 0x18
 1558 0ad5 9A040000 		.4byte	0x49a
 1559 0ad9 00       		.byte	0
 1560 0ada 1A       		.uleb128 0x1a
 1561 0adb 41050000 		.4byte	.LASF317
 1562 0adf 4C       		.byte	0x4c
 1563 0ae0 0A       		.byte	0xa
 1564 0ae1 C302     		.2byte	0x2c3
 1565 0ae3 F90B0000 		.4byte	0xbf9
 1566 0ae7 09       		.uleb128 0x9
 1567 0ae8 C10A0000 		.4byte	.LASF294
 1568 0aec 0A       		.byte	0xa
 1569 0aed C602     		.2byte	0x2c6
 1570 0aef 6F0A0000 		.4byte	0xa6f
 1571 0af3 00       		.byte	0
 1572 0af4 09       		.uleb128 0x9
 1573 0af5 A30F0000 		.4byte	.LASF295
 1574 0af9 0A       		.byte	0xa
 1575 0afa C702     		.2byte	0x2c7
 1576 0afc 6F0A0000 		.4byte	0xa6f
 1577 0b00 01       		.byte	0x1
 1578 0b01 09       		.uleb128 0x9
 1579 0b02 5B190000 		.4byte	.LASF296
 1580 0b06 0A       		.byte	0xa
 1581 0b07 C902     		.2byte	0x2c9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 76


 1582 0b09 78050000 		.4byte	0x578
 1583 0b0d 04       		.byte	0x4
 1584 0b0e 09       		.uleb128 0x9
 1585 0b0f DA000000 		.4byte	.LASF297
 1586 0b13 0A       		.byte	0xa
 1587 0b14 CB02     		.2byte	0x2cb
 1588 0b16 78050000 		.4byte	0x578
 1589 0b1a 08       		.byte	0x8
 1590 0b1b 09       		.uleb128 0x9
 1591 0b1c 5E110000 		.4byte	.LASF298
 1592 0b20 0A       		.byte	0xa
 1593 0b21 CC02     		.2byte	0x2cc
 1594 0b23 6F0A0000 		.4byte	0xa6f
 1595 0b27 0C       		.byte	0xc
 1596 0b28 09       		.uleb128 0x9
 1597 0b29 DE0F0000 		.4byte	.LASF299
 1598 0b2d 0A       		.byte	0xa
 1599 0b2e CD02     		.2byte	0x2cd
 1600 0b30 6F0A0000 		.4byte	0xa6f
 1601 0b34 0D       		.byte	0xd
 1602 0b35 09       		.uleb128 0x9
 1603 0b36 46020000 		.4byte	.LASF300
 1604 0b3a 0A       		.byte	0xa
 1605 0b3b CF02     		.2byte	0x2cf
 1606 0b3d F90B0000 		.4byte	0xbf9
 1607 0b41 10       		.byte	0x10
 1608 0b42 09       		.uleb128 0x9
 1609 0b43 450D0000 		.4byte	.LASF301
 1610 0b47 0A       		.byte	0xa
 1611 0b48 D002     		.2byte	0x2d0
 1612 0b4a 9A040000 		.4byte	0x49a
 1613 0b4e 14       		.byte	0x14
 1614 0b4f 09       		.uleb128 0x9
 1615 0b50 F7090000 		.4byte	.LASF302
 1616 0b54 0A       		.byte	0xa
 1617 0b55 D102     		.2byte	0x2d1
 1618 0b57 78050000 		.4byte	0x578
 1619 0b5b 18       		.byte	0x18
 1620 0b5c 09       		.uleb128 0x9
 1621 0b5d 550C0000 		.4byte	.LASF303
 1622 0b61 0A       		.byte	0xa
 1623 0b62 D202     		.2byte	0x2d2
 1624 0b64 78050000 		.4byte	0x578
 1625 0b68 1C       		.byte	0x1c
 1626 0b69 09       		.uleb128 0x9
 1627 0b6a D21C0000 		.4byte	.LASF304
 1628 0b6e 0A       		.byte	0xa
 1629 0b6f D402     		.2byte	0x2d4
 1630 0b71 78050000 		.4byte	0x578
 1631 0b75 20       		.byte	0x20
 1632 0b76 09       		.uleb128 0x9
 1633 0b77 951C0000 		.4byte	.LASF305
 1634 0b7b 0A       		.byte	0xa
 1635 0b7c D502     		.2byte	0x2d5
 1636 0b7e FF0B0000 		.4byte	0xbff
 1637 0b82 24       		.byte	0x24
 1638 0b83 09       		.uleb128 0x9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 77


 1639 0b84 C4050000 		.4byte	.LASF306
 1640 0b88 0A       		.byte	0xa
 1641 0b89 D702     		.2byte	0x2d7
 1642 0b8b F90B0000 		.4byte	0xbf9
 1643 0b8f 28       		.byte	0x28
 1644 0b90 09       		.uleb128 0x9
 1645 0b91 C0080000 		.4byte	.LASF307
 1646 0b95 0A       		.byte	0xa
 1647 0b96 D802     		.2byte	0x2d8
 1648 0b98 9A040000 		.4byte	0x49a
 1649 0b9c 2C       		.byte	0x2c
 1650 0b9d 09       		.uleb128 0x9
 1651 0b9e 03060000 		.4byte	.LASF308
 1652 0ba2 0A       		.byte	0xa
 1653 0ba3 D902     		.2byte	0x2d9
 1654 0ba5 78050000 		.4byte	0x578
 1655 0ba9 30       		.byte	0x30
 1656 0baa 09       		.uleb128 0x9
 1657 0bab 520E0000 		.4byte	.LASF309
 1658 0baf 0A       		.byte	0xa
 1659 0bb0 DA02     		.2byte	0x2da
 1660 0bb2 78050000 		.4byte	0x578
 1661 0bb6 34       		.byte	0x34
 1662 0bb7 09       		.uleb128 0x9
 1663 0bb8 BF020000 		.4byte	.LASF310
 1664 0bbc 0A       		.byte	0xa
 1665 0bbd DC02     		.2byte	0x2dc
 1666 0bbf F90B0000 		.4byte	0xbf9
 1667 0bc3 38       		.byte	0x38
 1668 0bc4 09       		.uleb128 0x9
 1669 0bc5 15120000 		.4byte	.LASF311
 1670 0bc9 0A       		.byte	0xa
 1671 0bca DD02     		.2byte	0x2dd
 1672 0bcc 9A040000 		.4byte	0x49a
 1673 0bd0 3C       		.byte	0x3c
 1674 0bd1 09       		.uleb128 0x9
 1675 0bd2 23110000 		.4byte	.LASF312
 1676 0bd6 0A       		.byte	0xa
 1677 0bd7 DE02     		.2byte	0x2de
 1678 0bd9 78050000 		.4byte	0x578
 1679 0bdd 40       		.byte	0x40
 1680 0bde 09       		.uleb128 0x9
 1681 0bdf 700A0000 		.4byte	.LASF313
 1682 0be3 0A       		.byte	0xa
 1683 0be4 E402     		.2byte	0x2e4
 1684 0be6 9C0A0000 		.4byte	0xa9c
 1685 0bea 44       		.byte	0x44
 1686 0beb 09       		.uleb128 0x9
 1687 0bec 1A030000 		.4byte	.LASF314
 1688 0bf0 0A       		.byte	0xa
 1689 0bf1 EB02     		.2byte	0x2eb
 1690 0bf3 B90A0000 		.4byte	0xab9
 1691 0bf7 48       		.byte	0x48
 1692 0bf8 00       		.byte	0
 1693 0bf9 16       		.uleb128 0x16
 1694 0bfa 04       		.byte	0x4
 1695 0bfb 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 78


 1696 0bff 0E       		.uleb128 0xe
 1697 0c00 6F0A0000 		.4byte	0xa6f
 1698 0c04 10       		.uleb128 0x10
 1699 0c05 AD1B0000 		.4byte	.LASF315
 1700 0c09 0A       		.byte	0xa
 1701 0c0a EE02     		.2byte	0x2ee
 1702 0c0c DA0A0000 		.4byte	0xada
 1703 0c10 10       		.uleb128 0x10
 1704 0c11 3F000000 		.4byte	.LASF316
 1705 0c15 0B       		.byte	0xb
 1706 0c16 F201     		.2byte	0x1f2
 1707 0c18 A80A0000 		.4byte	0xaa8
 1708 0c1c 1A       		.uleb128 0x1a
 1709 0c1d 97160000 		.4byte	.LASF318
 1710 0c21 24       		.byte	0x24
 1711 0c22 0B       		.byte	0xb
 1712 0c23 7402     		.2byte	0x274
 1713 0c25 9F0C0000 		.4byte	0xc9f
 1714 0c29 09       		.uleb128 0x9
 1715 0c2a 240E0000 		.4byte	.LASF319
 1716 0c2e 0B       		.byte	0xb
 1717 0c2f 7702     		.2byte	0x277
 1718 0c31 78050000 		.4byte	0x578
 1719 0c35 00       		.byte	0
 1720 0c36 09       		.uleb128 0x9
 1721 0c37 AD090000 		.4byte	.LASF320
 1722 0c3b 0B       		.byte	0xb
 1723 0c3c 7902     		.2byte	0x279
 1724 0c3e 6D0A0000 		.4byte	0xa6d
 1725 0c42 04       		.byte	0x4
 1726 0c43 09       		.uleb128 0x9
 1727 0c44 57030000 		.4byte	.LASF321
 1728 0c48 0B       		.byte	0xb
 1729 0c49 7A02     		.2byte	0x27a
 1730 0c4b 9A040000 		.4byte	0x49a
 1731 0c4f 08       		.byte	0x8
 1732 0c50 09       		.uleb128 0x9
 1733 0c51 BB0D0000 		.4byte	.LASF322
 1734 0c55 0B       		.byte	0xb
 1735 0c56 7B02     		.2byte	0x27b
 1736 0c58 78050000 		.4byte	0x578
 1737 0c5c 0C       		.byte	0xc
 1738 0c5d 09       		.uleb128 0x9
 1739 0c5e DF110000 		.4byte	.LASF323
 1740 0c62 0B       		.byte	0xb
 1741 0c63 7D02     		.2byte	0x27d
 1742 0c65 6D0A0000 		.4byte	0xa6d
 1743 0c69 10       		.byte	0x10
 1744 0c6a 09       		.uleb128 0x9
 1745 0c6b AD100000 		.4byte	.LASF324
 1746 0c6f 0B       		.byte	0xb
 1747 0c70 7E02     		.2byte	0x27e
 1748 0c72 9A040000 		.4byte	0x49a
 1749 0c76 14       		.byte	0x14
 1750 0c77 09       		.uleb128 0x9
 1751 0c78 53020000 		.4byte	.LASF325
 1752 0c7c 0B       		.byte	0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 79


 1753 0c7d 7F02     		.2byte	0x27f
 1754 0c7f 78050000 		.4byte	0x578
 1755 0c83 18       		.byte	0x18
 1756 0c84 09       		.uleb128 0x9
 1757 0c85 700A0000 		.4byte	.LASF313
 1758 0c89 0B       		.byte	0xb
 1759 0c8a 8502     		.2byte	0x285
 1760 0c8c 100C0000 		.4byte	0xc10
 1761 0c90 1C       		.byte	0x1c
 1762 0c91 09       		.uleb128 0x9
 1763 0c92 121B0000 		.4byte	.LASF326
 1764 0c96 0B       		.byte	0xb
 1765 0c97 8802     		.2byte	0x288
 1766 0c99 9A040000 		.4byte	0x49a
 1767 0c9d 20       		.byte	0x20
 1768 0c9e 00       		.byte	0
 1769 0c9f 10       		.uleb128 0x10
 1770 0ca0 1C100000 		.4byte	.LASF327
 1771 0ca4 0B       		.byte	0xb
 1772 0ca5 8B02     		.2byte	0x28b
 1773 0ca7 1C0C0000 		.4byte	0xc1c
 1774 0cab 1B       		.uleb128 0x1b
 1775 0cac 811A0000 		.4byte	.LASF328
 1776 0cb0 4C       		.byte	0x4c
 1777 0cb1 0C       		.byte	0xc
 1778 0cb2 2F       		.byte	0x2f
 1779 0cb3 9C0D0000 		.4byte	0xd9c
 1780 0cb7 12       		.uleb128 0x12
 1781 0cb8 491A0000 		.4byte	.LASF329
 1782 0cbc 0C       		.byte	0xc
 1783 0cbd 31       		.byte	0x31
 1784 0cbe 9A040000 		.4byte	0x49a
 1785 0cc2 00       		.byte	0
 1786 0cc3 12       		.uleb128 0x12
 1787 0cc4 770D0000 		.4byte	.LASF330
 1788 0cc8 0C       		.byte	0xc
 1789 0cc9 33       		.byte	0x33
 1790 0cca 9A040000 		.4byte	0x49a
 1791 0cce 04       		.byte	0x4
 1792 0ccf 12       		.uleb128 0x12
 1793 0cd0 8F120000 		.4byte	.LASF331
 1794 0cd4 0C       		.byte	0xc
 1795 0cd5 34       		.byte	0x34
 1796 0cd6 9A040000 		.4byte	0x49a
 1797 0cda 08       		.byte	0x8
 1798 0cdb 12       		.uleb128 0x12
 1799 0cdc 1A150000 		.4byte	.LASF332
 1800 0ce0 0C       		.byte	0xc
 1801 0ce1 35       		.byte	0x35
 1802 0ce2 9A040000 		.4byte	0x49a
 1803 0ce6 0C       		.byte	0xc
 1804 0ce7 12       		.uleb128 0x12
 1805 0ce8 1D060000 		.4byte	.LASF333
 1806 0cec 0C       		.byte	0xc
 1807 0ced 37       		.byte	0x37
 1808 0cee 9A040000 		.4byte	0x49a
 1809 0cf2 10       		.byte	0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 80


 1810 0cf3 12       		.uleb128 0x12
 1811 0cf4 5F040000 		.4byte	.LASF334
 1812 0cf8 0C       		.byte	0xc
 1813 0cf9 38       		.byte	0x38
 1814 0cfa 9A040000 		.4byte	0x49a
 1815 0cfe 14       		.byte	0x14
 1816 0cff 12       		.uleb128 0x12
 1817 0d00 68040000 		.4byte	.LASF335
 1818 0d04 0C       		.byte	0xc
 1819 0d05 39       		.byte	0x39
 1820 0d06 9A040000 		.4byte	0x49a
 1821 0d0a 18       		.byte	0x18
 1822 0d0b 12       		.uleb128 0x12
 1823 0d0c 27140000 		.4byte	.LASF336
 1824 0d10 0C       		.byte	0xc
 1825 0d11 3A       		.byte	0x3a
 1826 0d12 6F0A0000 		.4byte	0xa6f
 1827 0d16 1C       		.byte	0x1c
 1828 0d17 12       		.uleb128 0x12
 1829 0d18 16140000 		.4byte	.LASF337
 1830 0d1c 0C       		.byte	0xc
 1831 0d1d 3C       		.byte	0x3c
 1832 0d1e 9A040000 		.4byte	0x49a
 1833 0d22 20       		.byte	0x20
 1834 0d23 12       		.uleb128 0x12
 1835 0d24 48090000 		.4byte	.LASF338
 1836 0d28 0C       		.byte	0xc
 1837 0d29 3D       		.byte	0x3d
 1838 0d2a 9A040000 		.4byte	0x49a
 1839 0d2e 24       		.byte	0x24
 1840 0d2f 12       		.uleb128 0x12
 1841 0d30 9B0C0000 		.4byte	.LASF339
 1842 0d34 0C       		.byte	0xc
 1843 0d35 3F       		.byte	0x3f
 1844 0d36 9A040000 		.4byte	0x49a
 1845 0d3a 28       		.byte	0x28
 1846 0d3b 12       		.uleb128 0x12
 1847 0d3c 4B100000 		.4byte	.LASF340
 1848 0d40 0C       		.byte	0xc
 1849 0d41 40       		.byte	0x40
 1850 0d42 9A040000 		.4byte	0x49a
 1851 0d46 2C       		.byte	0x2c
 1852 0d47 12       		.uleb128 0x12
 1853 0d48 26070000 		.4byte	.LASF341
 1854 0d4c 0C       		.byte	0xc
 1855 0d4d 42       		.byte	0x42
 1856 0d4e 9A040000 		.4byte	0x49a
 1857 0d52 30       		.byte	0x30
 1858 0d53 12       		.uleb128 0x12
 1859 0d54 22090000 		.4byte	.LASF342
 1860 0d58 0C       		.byte	0xc
 1861 0d59 43       		.byte	0x43
 1862 0d5a 9A040000 		.4byte	0x49a
 1863 0d5e 34       		.byte	0x34
 1864 0d5f 12       		.uleb128 0x12
 1865 0d60 5C020000 		.4byte	.LASF343
 1866 0d64 0C       		.byte	0xc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 81


 1867 0d65 45       		.byte	0x45
 1868 0d66 9A040000 		.4byte	0x49a
 1869 0d6a 38       		.byte	0x38
 1870 0d6b 12       		.uleb128 0x12
 1871 0d6c 78000000 		.4byte	.LASF344
 1872 0d70 0C       		.byte	0xc
 1873 0d71 46       		.byte	0x46
 1874 0d72 9A040000 		.4byte	0x49a
 1875 0d76 3C       		.byte	0x3c
 1876 0d77 12       		.uleb128 0x12
 1877 0d78 4D030000 		.4byte	.LASF345
 1878 0d7c 0C       		.byte	0xc
 1879 0d7d 48       		.byte	0x48
 1880 0d7e 9A040000 		.4byte	0x49a
 1881 0d82 40       		.byte	0x40
 1882 0d83 12       		.uleb128 0x12
 1883 0d84 94140000 		.4byte	.LASF346
 1884 0d88 0C       		.byte	0xc
 1885 0d89 49       		.byte	0x49
 1886 0d8a 9A040000 		.4byte	0x49a
 1887 0d8e 44       		.byte	0x44
 1888 0d8f 12       		.uleb128 0x12
 1889 0d90 560D0000 		.4byte	.LASF347
 1890 0d94 0C       		.byte	0xc
 1891 0d95 4B       		.byte	0x4b
 1892 0d96 9A040000 		.4byte	0x49a
 1893 0d9a 48       		.byte	0x48
 1894 0d9b 00       		.byte	0
 1895 0d9c 06       		.uleb128 0x6
 1896 0d9d 28130000 		.4byte	.LASF348
 1897 0da1 0C       		.byte	0xc
 1898 0da2 4C       		.byte	0x4c
 1899 0da3 AB0C0000 		.4byte	0xcab
 1900 0da7 06       		.uleb128 0x6
 1901 0da8 E5110000 		.4byte	.LASF349
 1902 0dac 0D       		.byte	0xd
 1903 0dad 3F       		.byte	0x3f
 1904 0dae 9A040000 		.4byte	0x49a
 1905 0db2 1C       		.uleb128 0x1c
 1906 0db3 F8020000 		.4byte	.LASF350
 1907 0db7 03       		.byte	0x3
 1908 0db8 6203     		.2byte	0x362
 1909 0dba 03       		.byte	0x3
 1910 0dbb 1C       		.uleb128 0x1c
 1911 0dbc B9030000 		.4byte	.LASF351
 1912 0dc0 03       		.byte	0x3
 1913 0dc1 6D03     		.2byte	0x36d
 1914 0dc3 03       		.byte	0x3
 1915 0dc4 1D       		.uleb128 0x1d
 1916 0dc5 640C0000 		.4byte	.LASF352
 1917 0dc9 02       		.byte	0x2
 1918 0dca B906     		.2byte	0x6b9
 1919 0dcc 03       		.byte	0x3
 1920 0dcd DE0D0000 		.4byte	0xdde
 1921 0dd1 1E       		.uleb128 0x1e
 1922 0dd2 2D080000 		.4byte	.LASF354
 1923 0dd6 02       		.byte	0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 82


 1924 0dd7 B906     		.2byte	0x6b9
 1925 0dd9 ED030000 		.4byte	0x3ed
 1926 0ddd 00       		.byte	0
 1927 0dde 1D       		.uleb128 0x1d
 1928 0ddf 06180000 		.4byte	.LASF353
 1929 0de3 02       		.byte	0x2
 1930 0de4 9506     		.2byte	0x695
 1931 0de6 03       		.byte	0x3
 1932 0de7 F80D0000 		.4byte	0xdf8
 1933 0deb 1E       		.uleb128 0x1e
 1934 0dec 2D080000 		.4byte	.LASF354
 1935 0df0 02       		.byte	0x2
 1936 0df1 9506     		.2byte	0x695
 1937 0df3 ED030000 		.4byte	0x3ed
 1938 0df7 00       		.byte	0
 1939 0df8 1F       		.uleb128 0x1f
 1940 0df9 77080000 		.4byte	.LASF379
 1941 0dfd 01       		.byte	0x1
 1942 0dfe 21       		.byte	0x21
 1943 0dff 00000000 		.4byte	.LFB623
 1944 0e03 9C000000 		.4byte	.LFE623-.LFB623
 1945 0e07 01       		.uleb128 0x1
 1946 0e08 9C       		.byte	0x9c
 1947 0e09 010F0000 		.4byte	0xf01
 1948 0e0d 20       		.uleb128 0x20
 1949 0e0e 39140000 		.4byte	.LASF380
 1950 0e12 01       		.byte	0x1
 1951 0e13 21       		.byte	0x21
 1952 0e14 6D0A0000 		.4byte	0xa6d
 1953 0e18 00000000 		.4byte	.LLST0
 1954 0e1c 21       		.uleb128 0x21
 1955 0e1d A6080000 		.4byte	.LASF381
 1956 0e21 01       		.byte	0x1
 1957 0e22 2B       		.byte	0x2b
 1958 0e23 250A0000 		.4byte	0xa25
 1959 0e27 22       		.uleb128 0x22
 1960 0e28 C40D0000 		.4byte	0xdc4
 1961 0e2c 08000000 		.4byte	.LBB14
 1962 0e30 20000000 		.4byte	.LBE14-.LBB14
 1963 0e34 01       		.byte	0x1
 1964 0e35 23       		.byte	0x23
 1965 0e36 640E0000 		.4byte	0xe64
 1966 0e3a 23       		.uleb128 0x23
 1967 0e3b D10D0000 		.4byte	0xdd1
 1968 0e3f 21000000 		.4byte	.LLST1
 1969 0e43 24       		.uleb128 0x24
 1970 0e44 BB0D0000 		.4byte	0xdbb
 1971 0e48 20000000 		.4byte	.LBB16
 1972 0e4c 04000000 		.4byte	.LBE16-.LBB16
 1973 0e50 02       		.byte	0x2
 1974 0e51 BE06     		.2byte	0x6be
 1975 0e53 24       		.uleb128 0x24
 1976 0e54 B20D0000 		.4byte	0xdb2
 1977 0e58 24000000 		.4byte	.LBB18
 1978 0e5c 04000000 		.4byte	.LBE18-.LBB18
 1979 0e60 02       		.byte	0x2
 1980 0e61 BF06     		.2byte	0x6bf
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 83


 1981 0e63 00       		.byte	0
 1982 0e64 22       		.uleb128 0x22
 1983 0e65 DE0D0000 		.4byte	0xdde
 1984 0e69 78000000 		.4byte	.LBB20
 1985 0e6d 24000000 		.4byte	.LBE20-.LBB20
 1986 0e71 01       		.byte	0x1
 1987 0e72 57       		.byte	0x57
 1988 0e73 810E0000 		.4byte	0xe81
 1989 0e77 23       		.uleb128 0x23
 1990 0e78 EB0D0000 		.4byte	0xdeb
 1991 0e7c 34000000 		.4byte	.LLST2
 1992 0e80 00       		.byte	0
 1993 0e81 25       		.uleb128 0x25
 1994 0e82 2C000000 		.4byte	.LVL4
 1995 0e86 F10F0000 		.4byte	0xff1
 1996 0e8a 25       		.uleb128 0x25
 1997 0e8b 30000000 		.4byte	.LVL5
 1998 0e8f FC0F0000 		.4byte	0xffc
 1999 0e93 25       		.uleb128 0x25
 2000 0e94 34000000 		.4byte	.LVL6
 2001 0e98 07100000 		.4byte	0x1007
 2002 0e9c 25       		.uleb128 0x25
 2003 0e9d 3A000000 		.4byte	.LVL7
 2004 0ea1 12100000 		.4byte	0x1012
 2005 0ea5 26       		.uleb128 0x26
 2006 0ea6 40000000 		.4byte	.LVL8
 2007 0eaa 1D100000 		.4byte	0x101d
 2008 0eae B80E0000 		.4byte	0xeb8
 2009 0eb2 27       		.uleb128 0x27
 2010 0eb3 01       		.uleb128 0x1
 2011 0eb4 50       		.byte	0x50
 2012 0eb5 01       		.uleb128 0x1
 2013 0eb6 31       		.byte	0x31
 2014 0eb7 00       		.byte	0
 2015 0eb8 26       		.uleb128 0x26
 2016 0eb9 4E000000 		.4byte	.LVL9
 2017 0ebd 1D100000 		.4byte	0x101d
 2018 0ec1 CB0E0000 		.4byte	0xecb
 2019 0ec5 27       		.uleb128 0x27
 2020 0ec6 01       		.uleb128 0x1
 2021 0ec7 50       		.byte	0x50
 2022 0ec8 01       		.uleb128 0x1
 2023 0ec9 30       		.byte	0x30
 2024 0eca 00       		.byte	0
 2025 0ecb 26       		.uleb128 0x26
 2026 0ecc 5C000000 		.4byte	.LVL10
 2027 0ed0 1D100000 		.4byte	0x101d
 2028 0ed4 DE0E0000 		.4byte	0xede
 2029 0ed8 27       		.uleb128 0x27
 2030 0ed9 01       		.uleb128 0x1
 2031 0eda 50       		.byte	0x50
 2032 0edb 01       		.uleb128 0x1
 2033 0edc 32       		.byte	0x32
 2034 0edd 00       		.byte	0
 2035 0ede 25       		.uleb128 0x25
 2036 0edf 68000000 		.4byte	.LVL11
 2037 0ee3 29100000 		.4byte	0x1029
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 84


 2038 0ee7 25       		.uleb128 0x25
 2039 0ee8 6C000000 		.4byte	.LVL12
 2040 0eec FC0F0000 		.4byte	0xffc
 2041 0ef0 28       		.uleb128 0x28
 2042 0ef1 72000000 		.4byte	.LVL13
 2043 0ef5 34100000 		.4byte	0x1034
 2044 0ef9 27       		.uleb128 0x27
 2045 0efa 01       		.uleb128 0x1
 2046 0efb 50       		.byte	0x50
 2047 0efc 02       		.uleb128 0x2
 2048 0efd 08       		.byte	0x8
 2049 0efe 64       		.byte	0x64
 2050 0eff 00       		.byte	0
 2051 0f00 00       		.byte	0
 2052 0f01 29       		.uleb128 0x29
 2053 0f02 87140000 		.4byte	.LASF355
 2054 0f06 02       		.byte	0x2
 2055 0f07 0108     		.2byte	0x801
 2056 0f09 0D0F0000 		.4byte	0xf0d
 2057 0f0d 0E       		.uleb128 0xe
 2058 0f0e 8F040000 		.4byte	0x48f
 2059 0f12 2A       		.uleb128 0x2a
 2060 0f13 86000000 		.4byte	.LASF356
 2061 0f17 07       		.byte	0x7
 2062 0f18 A7       		.byte	0xa7
 2063 0f19 1D0F0000 		.4byte	0xf1d
 2064 0f1d 16       		.uleb128 0x16
 2065 0f1e 04       		.byte	0x4
 2066 0f1f 230F0000 		.4byte	0xf23
 2067 0f23 2B       		.uleb128 0x2b
 2068 0f24 050A0000 		.4byte	0xa05
 2069 0f28 2A       		.uleb128 0x2a
 2070 0f29 930E0000 		.4byte	.LASF357
 2071 0f2d 0E       		.byte	0xe
 2072 0f2e 1C       		.byte	0x1c
 2073 0f2f 330F0000 		.4byte	0xf33
 2074 0f33 2B       		.uleb128 0x2b
 2075 0f34 610A0000 		.4byte	0xa61
 2076 0f38 2A       		.uleb128 0x2a
 2077 0f39 E7000000 		.4byte	.LASF358
 2078 0f3d 0F       		.byte	0xf
 2079 0f3e 5E       		.byte	0x5e
 2080 0f3f 9F0C0000 		.4byte	0xc9f
 2081 0f43 2A       		.uleb128 0x2a
 2082 0f44 E90E0000 		.4byte	.LASF359
 2083 0f48 10       		.byte	0x10
 2084 0f49 1F       		.byte	0x1f
 2085 0f4a 4E0F0000 		.4byte	0xf4e
 2086 0f4e 2B       		.uleb128 0x2b
 2087 0f4f 9C0D0000 		.4byte	0xd9c
 2088 0f53 2A       		.uleb128 0x2a
 2089 0f54 94010000 		.4byte	.LASF360
 2090 0f58 11       		.byte	0x11
 2091 0f59 7F       		.byte	0x7f
 2092 0f5a 040C0000 		.4byte	0xc04
 2093 0f5e 2A       		.uleb128 0x2a
 2094 0f5f 3E1B0000 		.4byte	.LASF361
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 85


 2095 0f63 12       		.byte	0x12
 2096 0f64 7F       		.byte	0x7f
 2097 0f65 040C0000 		.4byte	0xc04
 2098 0f69 2C       		.uleb128 0x2c
 2099 0f6a 101C0000 		.4byte	.LASF362
 2100 0f6e 13       		.byte	0x13
 2101 0f6f 1E       		.byte	0x1e
 2102 0f70 6E040000 		.4byte	0x46e
 2103 0f74 05       		.uleb128 0x5
 2104 0f75 03       		.byte	0x3
 2105 0f76 00000000 		.4byte	currentpage
 2106 0f7a 2C       		.uleb128 0x2c
 2107 0f7b 67060000 		.4byte	.LASF363
 2108 0f7f 01       		.byte	0x1
 2109 0f80 13       		.byte	0x13
 2110 0f81 6E040000 		.4byte	0x46e
 2111 0f85 05       		.uleb128 0x5
 2112 0f86 03       		.byte	0x3
 2113 0f87 00000000 		.4byte	currenttouch
 2114 0f8b 2C       		.uleb128 0x2c
 2115 0f8c 3A170000 		.4byte	.LASF364
 2116 0f90 13       		.byte	0x13
 2117 0f91 2D       		.byte	0x2d
 2118 0f92 9A040000 		.4byte	0x49a
 2119 0f96 05       		.uleb128 0x5
 2120 0f97 03       		.byte	0x3
 2121 0f98 00000000 		.4byte	heart_rate
 2122 0f9c 2C       		.uleb128 0x2c
 2123 0f9d E60C0000 		.4byte	.LASF365
 2124 0fa1 13       		.byte	0x13
 2125 0fa2 2E       		.byte	0x2e
 2126 0fa3 9A040000 		.4byte	0x49a
 2127 0fa7 05       		.uleb128 0x5
 2128 0fa8 03       		.byte	0x3
 2129 0fa9 00000000 		.4byte	SPO2
 2130 0fad 2D       		.uleb128 0x2d
 2131 0fae 4C454400 		.ascii	"LED\000"
 2132 0fb2 13       		.byte	0x13
 2133 0fb3 31       		.byte	0x31
 2134 0fb4 9A040000 		.4byte	0x49a
 2135 0fb8 05       		.uleb128 0x5
 2136 0fb9 03       		.byte	0x3
 2137 0fba 00000000 		.4byte	LED
 2138 0fbe 2C       		.uleb128 0x2c
 2139 0fbf 9D080000 		.4byte	.LASF366
 2140 0fc3 13       		.byte	0x13
 2141 0fc4 34       		.byte	0x34
 2142 0fc5 6F0A0000 		.4byte	0xa6f
 2143 0fc9 05       		.uleb128 0x5
 2144 0fca 03       		.byte	0x3
 2145 0fcb 00000000 		.4byte	maxormin
 2146 0fcf 2C       		.uleb128 0x2c
 2147 0fd0 71040000 		.4byte	.LASF367
 2148 0fd4 13       		.byte	0x13
 2149 0fd5 35       		.byte	0x35
 2150 0fd6 9A040000 		.4byte	0x49a
 2151 0fda 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 86


 2152 0fdb 03       		.byte	0x3
 2153 0fdc 00000000 		.4byte	hrmax
 2154 0fe0 2C       		.uleb128 0x2c
 2155 0fe1 3D150000 		.4byte	.LASF368
 2156 0fe5 13       		.byte	0x13
 2157 0fe6 36       		.byte	0x36
 2158 0fe7 9A040000 		.4byte	0x49a
 2159 0feb 05       		.uleb128 0x5
 2160 0fec 03       		.byte	0x3
 2161 0fed 00000000 		.4byte	hrmin
 2162 0ff1 2E       		.uleb128 0x2e
 2163 0ff2 CD020000 		.4byte	.LASF369
 2164 0ff6 CD020000 		.4byte	.LASF369
 2165 0ffa 14       		.byte	0x14
 2166 0ffb 3A       		.byte	0x3a
 2167 0ffc 2E       		.uleb128 0x2e
 2168 0ffd 7C190000 		.4byte	.LASF370
 2169 1001 7C190000 		.4byte	.LASF370
 2170 1005 15       		.byte	0x15
 2171 1006 55       		.byte	0x55
 2172 1007 2E       		.uleb128 0x2e
 2173 1008 F1030000 		.4byte	.LASF371
 2174 100c F1030000 		.4byte	.LASF371
 2175 1010 15       		.byte	0x15
 2176 1011 56       		.byte	0x56
 2177 1012 2E       		.uleb128 0x2e
 2178 1013 08110000 		.4byte	.LASF372
 2179 1017 08110000 		.4byte	.LASF372
 2180 101b 14       		.byte	0x14
 2181 101c 3E       		.byte	0x3e
 2182 101d 2F       		.uleb128 0x2f
 2183 101e 11010000 		.4byte	.LASF373
 2184 1022 11010000 		.4byte	.LASF373
 2185 1026 16       		.byte	0x16
 2186 1027 B804     		.2byte	0x4b8
 2187 1029 2E       		.uleb128 0x2e
 2188 102a FE140000 		.4byte	.LASF374
 2189 102e FE140000 		.4byte	.LASF374
 2190 1032 17       		.byte	0x17
 2191 1033 3D       		.byte	0x3d
 2192 1034 2F       		.uleb128 0x2f
 2193 1035 790A0000 		.4byte	.LASF375
 2194 1039 790A0000 		.4byte	.LASF375
 2195 103d 18       		.byte	0x18
 2196 103e ED02     		.2byte	0x2ed
 2197 1040 00       		.byte	0
 2198              		.section	.debug_abbrev,"",%progbits
 2199              	.Ldebug_abbrev0:
 2200 0000 01       		.uleb128 0x1
 2201 0001 11       		.uleb128 0x11
 2202 0002 01       		.byte	0x1
 2203 0003 25       		.uleb128 0x25
 2204 0004 0E       		.uleb128 0xe
 2205 0005 13       		.uleb128 0x13
 2206 0006 0B       		.uleb128 0xb
 2207 0007 03       		.uleb128 0x3
 2208 0008 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 87


 2209 0009 1B       		.uleb128 0x1b
 2210 000a 0E       		.uleb128 0xe
 2211 000b 55       		.uleb128 0x55
 2212 000c 17       		.uleb128 0x17
 2213 000d 11       		.uleb128 0x11
 2214 000e 01       		.uleb128 0x1
 2215 000f 10       		.uleb128 0x10
 2216 0010 17       		.uleb128 0x17
 2217 0011 00       		.byte	0
 2218 0012 00       		.byte	0
 2219 0013 02       		.uleb128 0x2
 2220 0014 04       		.uleb128 0x4
 2221 0015 01       		.byte	0x1
 2222 0016 0B       		.uleb128 0xb
 2223 0017 0B       		.uleb128 0xb
 2224 0018 49       		.uleb128 0x49
 2225 0019 13       		.uleb128 0x13
 2226 001a 3A       		.uleb128 0x3a
 2227 001b 0B       		.uleb128 0xb
 2228 001c 3B       		.uleb128 0x3b
 2229 001d 0B       		.uleb128 0xb
 2230 001e 01       		.uleb128 0x1
 2231 001f 13       		.uleb128 0x13
 2232 0020 00       		.byte	0
 2233 0021 00       		.byte	0
 2234 0022 03       		.uleb128 0x3
 2235 0023 28       		.uleb128 0x28
 2236 0024 00       		.byte	0
 2237 0025 03       		.uleb128 0x3
 2238 0026 0E       		.uleb128 0xe
 2239 0027 1C       		.uleb128 0x1c
 2240 0028 0D       		.uleb128 0xd
 2241 0029 00       		.byte	0
 2242 002a 00       		.byte	0
 2243 002b 04       		.uleb128 0x4
 2244 002c 28       		.uleb128 0x28
 2245 002d 00       		.byte	0
 2246 002e 03       		.uleb128 0x3
 2247 002f 0E       		.uleb128 0xe
 2248 0030 1C       		.uleb128 0x1c
 2249 0031 0B       		.uleb128 0xb
 2250 0032 00       		.byte	0
 2251 0033 00       		.byte	0
 2252 0034 05       		.uleb128 0x5
 2253 0035 24       		.uleb128 0x24
 2254 0036 00       		.byte	0
 2255 0037 0B       		.uleb128 0xb
 2256 0038 0B       		.uleb128 0xb
 2257 0039 3E       		.uleb128 0x3e
 2258 003a 0B       		.uleb128 0xb
 2259 003b 03       		.uleb128 0x3
 2260 003c 0E       		.uleb128 0xe
 2261 003d 00       		.byte	0
 2262 003e 00       		.byte	0
 2263 003f 06       		.uleb128 0x6
 2264 0040 16       		.uleb128 0x16
 2265 0041 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 88


 2266 0042 03       		.uleb128 0x3
 2267 0043 0E       		.uleb128 0xe
 2268 0044 3A       		.uleb128 0x3a
 2269 0045 0B       		.uleb128 0xb
 2270 0046 3B       		.uleb128 0x3b
 2271 0047 0B       		.uleb128 0xb
 2272 0048 49       		.uleb128 0x49
 2273 0049 13       		.uleb128 0x13
 2274 004a 00       		.byte	0
 2275 004b 00       		.byte	0
 2276 004c 07       		.uleb128 0x7
 2277 004d 24       		.uleb128 0x24
 2278 004e 00       		.byte	0
 2279 004f 0B       		.uleb128 0xb
 2280 0050 0B       		.uleb128 0xb
 2281 0051 3E       		.uleb128 0x3e
 2282 0052 0B       		.uleb128 0xb
 2283 0053 03       		.uleb128 0x3
 2284 0054 08       		.uleb128 0x8
 2285 0055 00       		.byte	0
 2286 0056 00       		.byte	0
 2287 0057 08       		.uleb128 0x8
 2288 0058 13       		.uleb128 0x13
 2289 0059 01       		.byte	0x1
 2290 005a 0B       		.uleb128 0xb
 2291 005b 05       		.uleb128 0x5
 2292 005c 3A       		.uleb128 0x3a
 2293 005d 0B       		.uleb128 0xb
 2294 005e 3B       		.uleb128 0x3b
 2295 005f 05       		.uleb128 0x5
 2296 0060 01       		.uleb128 0x1
 2297 0061 13       		.uleb128 0x13
 2298 0062 00       		.byte	0
 2299 0063 00       		.byte	0
 2300 0064 09       		.uleb128 0x9
 2301 0065 0D       		.uleb128 0xd
 2302 0066 00       		.byte	0
 2303 0067 03       		.uleb128 0x3
 2304 0068 0E       		.uleb128 0xe
 2305 0069 3A       		.uleb128 0x3a
 2306 006a 0B       		.uleb128 0xb
 2307 006b 3B       		.uleb128 0x3b
 2308 006c 05       		.uleb128 0x5
 2309 006d 49       		.uleb128 0x49
 2310 006e 13       		.uleb128 0x13
 2311 006f 38       		.uleb128 0x38
 2312 0070 0B       		.uleb128 0xb
 2313 0071 00       		.byte	0
 2314 0072 00       		.byte	0
 2315 0073 0A       		.uleb128 0xa
 2316 0074 0D       		.uleb128 0xd
 2317 0075 00       		.byte	0
 2318 0076 03       		.uleb128 0x3
 2319 0077 0E       		.uleb128 0xe
 2320 0078 3A       		.uleb128 0x3a
 2321 0079 0B       		.uleb128 0xb
 2322 007a 3B       		.uleb128 0x3b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 89


 2323 007b 05       		.uleb128 0x5
 2324 007c 49       		.uleb128 0x49
 2325 007d 13       		.uleb128 0x13
 2326 007e 38       		.uleb128 0x38
 2327 007f 05       		.uleb128 0x5
 2328 0080 00       		.byte	0
 2329 0081 00       		.byte	0
 2330 0082 0B       		.uleb128 0xb
 2331 0083 0D       		.uleb128 0xd
 2332 0084 00       		.byte	0
 2333 0085 03       		.uleb128 0x3
 2334 0086 08       		.uleb128 0x8
 2335 0087 3A       		.uleb128 0x3a
 2336 0088 0B       		.uleb128 0xb
 2337 0089 3B       		.uleb128 0x3b
 2338 008a 05       		.uleb128 0x5
 2339 008b 49       		.uleb128 0x49
 2340 008c 13       		.uleb128 0x13
 2341 008d 38       		.uleb128 0x38
 2342 008e 05       		.uleb128 0x5
 2343 008f 00       		.byte	0
 2344 0090 00       		.byte	0
 2345 0091 0C       		.uleb128 0xc
 2346 0092 01       		.uleb128 0x1
 2347 0093 01       		.byte	0x1
 2348 0094 49       		.uleb128 0x49
 2349 0095 13       		.uleb128 0x13
 2350 0096 01       		.uleb128 0x1
 2351 0097 13       		.uleb128 0x13
 2352 0098 00       		.byte	0
 2353 0099 00       		.byte	0
 2354 009a 0D       		.uleb128 0xd
 2355 009b 21       		.uleb128 0x21
 2356 009c 00       		.byte	0
 2357 009d 49       		.uleb128 0x49
 2358 009e 13       		.uleb128 0x13
 2359 009f 2F       		.uleb128 0x2f
 2360 00a0 0B       		.uleb128 0xb
 2361 00a1 00       		.byte	0
 2362 00a2 00       		.byte	0
 2363 00a3 0E       		.uleb128 0xe
 2364 00a4 35       		.uleb128 0x35
 2365 00a5 00       		.byte	0
 2366 00a6 49       		.uleb128 0x49
 2367 00a7 13       		.uleb128 0x13
 2368 00a8 00       		.byte	0
 2369 00a9 00       		.byte	0
 2370 00aa 0F       		.uleb128 0xf
 2371 00ab 21       		.uleb128 0x21
 2372 00ac 00       		.byte	0
 2373 00ad 49       		.uleb128 0x49
 2374 00ae 13       		.uleb128 0x13
 2375 00af 2F       		.uleb128 0x2f
 2376 00b0 05       		.uleb128 0x5
 2377 00b1 00       		.byte	0
 2378 00b2 00       		.byte	0
 2379 00b3 10       		.uleb128 0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 90


 2380 00b4 16       		.uleb128 0x16
 2381 00b5 00       		.byte	0
 2382 00b6 03       		.uleb128 0x3
 2383 00b7 0E       		.uleb128 0xe
 2384 00b8 3A       		.uleb128 0x3a
 2385 00b9 0B       		.uleb128 0xb
 2386 00ba 3B       		.uleb128 0x3b
 2387 00bb 05       		.uleb128 0x5
 2388 00bc 49       		.uleb128 0x49
 2389 00bd 13       		.uleb128 0x13
 2390 00be 00       		.byte	0
 2391 00bf 00       		.byte	0
 2392 00c0 11       		.uleb128 0x11
 2393 00c1 13       		.uleb128 0x13
 2394 00c2 01       		.byte	0x1
 2395 00c3 0B       		.uleb128 0xb
 2396 00c4 0B       		.uleb128 0xb
 2397 00c5 3A       		.uleb128 0x3a
 2398 00c6 0B       		.uleb128 0xb
 2399 00c7 3B       		.uleb128 0x3b
 2400 00c8 0B       		.uleb128 0xb
 2401 00c9 01       		.uleb128 0x1
 2402 00ca 13       		.uleb128 0x13
 2403 00cb 00       		.byte	0
 2404 00cc 00       		.byte	0
 2405 00cd 12       		.uleb128 0x12
 2406 00ce 0D       		.uleb128 0xd
 2407 00cf 00       		.byte	0
 2408 00d0 03       		.uleb128 0x3
 2409 00d1 0E       		.uleb128 0xe
 2410 00d2 3A       		.uleb128 0x3a
 2411 00d3 0B       		.uleb128 0xb
 2412 00d4 3B       		.uleb128 0x3b
 2413 00d5 0B       		.uleb128 0xb
 2414 00d6 49       		.uleb128 0x49
 2415 00d7 13       		.uleb128 0x13
 2416 00d8 38       		.uleb128 0x38
 2417 00d9 0B       		.uleb128 0xb
 2418 00da 00       		.byte	0
 2419 00db 00       		.byte	0
 2420 00dc 13       		.uleb128 0x13
 2421 00dd 13       		.uleb128 0x13
 2422 00de 01       		.byte	0x1
 2423 00df 0B       		.uleb128 0xb
 2424 00e0 0B       		.uleb128 0xb
 2425 00e1 3A       		.uleb128 0x3a
 2426 00e2 0B       		.uleb128 0xb
 2427 00e3 3B       		.uleb128 0x3b
 2428 00e4 05       		.uleb128 0x5
 2429 00e5 01       		.uleb128 0x1
 2430 00e6 13       		.uleb128 0x13
 2431 00e7 00       		.byte	0
 2432 00e8 00       		.byte	0
 2433 00e9 14       		.uleb128 0x14
 2434 00ea 0F       		.uleb128 0xf
 2435 00eb 00       		.byte	0
 2436 00ec 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 91


 2437 00ed 0B       		.uleb128 0xb
 2438 00ee 00       		.byte	0
 2439 00ef 00       		.byte	0
 2440 00f0 15       		.uleb128 0x15
 2441 00f1 04       		.uleb128 0x4
 2442 00f2 01       		.byte	0x1
 2443 00f3 0B       		.uleb128 0xb
 2444 00f4 0B       		.uleb128 0xb
 2445 00f5 49       		.uleb128 0x49
 2446 00f6 13       		.uleb128 0x13
 2447 00f7 3A       		.uleb128 0x3a
 2448 00f8 0B       		.uleb128 0xb
 2449 00f9 3B       		.uleb128 0x3b
 2450 00fa 05       		.uleb128 0x5
 2451 00fb 01       		.uleb128 0x1
 2452 00fc 13       		.uleb128 0x13
 2453 00fd 00       		.byte	0
 2454 00fe 00       		.byte	0
 2455 00ff 16       		.uleb128 0x16
 2456 0100 0F       		.uleb128 0xf
 2457 0101 00       		.byte	0
 2458 0102 0B       		.uleb128 0xb
 2459 0103 0B       		.uleb128 0xb
 2460 0104 49       		.uleb128 0x49
 2461 0105 13       		.uleb128 0x13
 2462 0106 00       		.byte	0
 2463 0107 00       		.byte	0
 2464 0108 17       		.uleb128 0x17
 2465 0109 15       		.uleb128 0x15
 2466 010a 01       		.byte	0x1
 2467 010b 27       		.uleb128 0x27
 2468 010c 19       		.uleb128 0x19
 2469 010d 01       		.uleb128 0x1
 2470 010e 13       		.uleb128 0x13
 2471 010f 00       		.byte	0
 2472 0110 00       		.byte	0
 2473 0111 18       		.uleb128 0x18
 2474 0112 05       		.uleb128 0x5
 2475 0113 00       		.byte	0
 2476 0114 49       		.uleb128 0x49
 2477 0115 13       		.uleb128 0x13
 2478 0116 00       		.byte	0
 2479 0117 00       		.byte	0
 2480 0118 19       		.uleb128 0x19
 2481 0119 15       		.uleb128 0x15
 2482 011a 01       		.byte	0x1
 2483 011b 27       		.uleb128 0x27
 2484 011c 19       		.uleb128 0x19
 2485 011d 49       		.uleb128 0x49
 2486 011e 13       		.uleb128 0x13
 2487 011f 01       		.uleb128 0x1
 2488 0120 13       		.uleb128 0x13
 2489 0121 00       		.byte	0
 2490 0122 00       		.byte	0
 2491 0123 1A       		.uleb128 0x1a
 2492 0124 13       		.uleb128 0x13
 2493 0125 01       		.byte	0x1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 92


 2494 0126 03       		.uleb128 0x3
 2495 0127 0E       		.uleb128 0xe
 2496 0128 0B       		.uleb128 0xb
 2497 0129 0B       		.uleb128 0xb
 2498 012a 3A       		.uleb128 0x3a
 2499 012b 0B       		.uleb128 0xb
 2500 012c 3B       		.uleb128 0x3b
 2501 012d 05       		.uleb128 0x5
 2502 012e 01       		.uleb128 0x1
 2503 012f 13       		.uleb128 0x13
 2504 0130 00       		.byte	0
 2505 0131 00       		.byte	0
 2506 0132 1B       		.uleb128 0x1b
 2507 0133 13       		.uleb128 0x13
 2508 0134 01       		.byte	0x1
 2509 0135 03       		.uleb128 0x3
 2510 0136 0E       		.uleb128 0xe
 2511 0137 0B       		.uleb128 0xb
 2512 0138 0B       		.uleb128 0xb
 2513 0139 3A       		.uleb128 0x3a
 2514 013a 0B       		.uleb128 0xb
 2515 013b 3B       		.uleb128 0x3b
 2516 013c 0B       		.uleb128 0xb
 2517 013d 01       		.uleb128 0x1
 2518 013e 13       		.uleb128 0x13
 2519 013f 00       		.byte	0
 2520 0140 00       		.byte	0
 2521 0141 1C       		.uleb128 0x1c
 2522 0142 2E       		.uleb128 0x2e
 2523 0143 00       		.byte	0
 2524 0144 03       		.uleb128 0x3
 2525 0145 0E       		.uleb128 0xe
 2526 0146 3A       		.uleb128 0x3a
 2527 0147 0B       		.uleb128 0xb
 2528 0148 3B       		.uleb128 0x3b
 2529 0149 05       		.uleb128 0x5
 2530 014a 27       		.uleb128 0x27
 2531 014b 19       		.uleb128 0x19
 2532 014c 20       		.uleb128 0x20
 2533 014d 0B       		.uleb128 0xb
 2534 014e 00       		.byte	0
 2535 014f 00       		.byte	0
 2536 0150 1D       		.uleb128 0x1d
 2537 0151 2E       		.uleb128 0x2e
 2538 0152 01       		.byte	0x1
 2539 0153 03       		.uleb128 0x3
 2540 0154 0E       		.uleb128 0xe
 2541 0155 3A       		.uleb128 0x3a
 2542 0156 0B       		.uleb128 0xb
 2543 0157 3B       		.uleb128 0x3b
 2544 0158 05       		.uleb128 0x5
 2545 0159 27       		.uleb128 0x27
 2546 015a 19       		.uleb128 0x19
 2547 015b 20       		.uleb128 0x20
 2548 015c 0B       		.uleb128 0xb
 2549 015d 01       		.uleb128 0x1
 2550 015e 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 93


 2551 015f 00       		.byte	0
 2552 0160 00       		.byte	0
 2553 0161 1E       		.uleb128 0x1e
 2554 0162 05       		.uleb128 0x5
 2555 0163 00       		.byte	0
 2556 0164 03       		.uleb128 0x3
 2557 0165 0E       		.uleb128 0xe
 2558 0166 3A       		.uleb128 0x3a
 2559 0167 0B       		.uleb128 0xb
 2560 0168 3B       		.uleb128 0x3b
 2561 0169 05       		.uleb128 0x5
 2562 016a 49       		.uleb128 0x49
 2563 016b 13       		.uleb128 0x13
 2564 016c 00       		.byte	0
 2565 016d 00       		.byte	0
 2566 016e 1F       		.uleb128 0x1f
 2567 016f 2E       		.uleb128 0x2e
 2568 0170 01       		.byte	0x1
 2569 0171 3F       		.uleb128 0x3f
 2570 0172 19       		.uleb128 0x19
 2571 0173 03       		.uleb128 0x3
 2572 0174 0E       		.uleb128 0xe
 2573 0175 3A       		.uleb128 0x3a
 2574 0176 0B       		.uleb128 0xb
 2575 0177 3B       		.uleb128 0x3b
 2576 0178 0B       		.uleb128 0xb
 2577 0179 27       		.uleb128 0x27
 2578 017a 19       		.uleb128 0x19
 2579 017b 8701     		.uleb128 0x87
 2580 017d 19       		.uleb128 0x19
 2581 017e 11       		.uleb128 0x11
 2582 017f 01       		.uleb128 0x1
 2583 0180 12       		.uleb128 0x12
 2584 0181 06       		.uleb128 0x6
 2585 0182 40       		.uleb128 0x40
 2586 0183 18       		.uleb128 0x18
 2587 0184 9742     		.uleb128 0x2117
 2588 0186 19       		.uleb128 0x19
 2589 0187 01       		.uleb128 0x1
 2590 0188 13       		.uleb128 0x13
 2591 0189 00       		.byte	0
 2592 018a 00       		.byte	0
 2593 018b 20       		.uleb128 0x20
 2594 018c 05       		.uleb128 0x5
 2595 018d 00       		.byte	0
 2596 018e 03       		.uleb128 0x3
 2597 018f 0E       		.uleb128 0xe
 2598 0190 3A       		.uleb128 0x3a
 2599 0191 0B       		.uleb128 0xb
 2600 0192 3B       		.uleb128 0x3b
 2601 0193 0B       		.uleb128 0xb
 2602 0194 49       		.uleb128 0x49
 2603 0195 13       		.uleb128 0x13
 2604 0196 02       		.uleb128 0x2
 2605 0197 17       		.uleb128 0x17
 2606 0198 00       		.byte	0
 2607 0199 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 94


 2608 019a 21       		.uleb128 0x21
 2609 019b 34       		.uleb128 0x34
 2610 019c 00       		.byte	0
 2611 019d 03       		.uleb128 0x3
 2612 019e 0E       		.uleb128 0xe
 2613 019f 3A       		.uleb128 0x3a
 2614 01a0 0B       		.uleb128 0xb
 2615 01a1 3B       		.uleb128 0x3b
 2616 01a2 0B       		.uleb128 0xb
 2617 01a3 49       		.uleb128 0x49
 2618 01a4 13       		.uleb128 0x13
 2619 01a5 00       		.byte	0
 2620 01a6 00       		.byte	0
 2621 01a7 22       		.uleb128 0x22
 2622 01a8 1D       		.uleb128 0x1d
 2623 01a9 01       		.byte	0x1
 2624 01aa 31       		.uleb128 0x31
 2625 01ab 13       		.uleb128 0x13
 2626 01ac 11       		.uleb128 0x11
 2627 01ad 01       		.uleb128 0x1
 2628 01ae 12       		.uleb128 0x12
 2629 01af 06       		.uleb128 0x6
 2630 01b0 58       		.uleb128 0x58
 2631 01b1 0B       		.uleb128 0xb
 2632 01b2 59       		.uleb128 0x59
 2633 01b3 0B       		.uleb128 0xb
 2634 01b4 01       		.uleb128 0x1
 2635 01b5 13       		.uleb128 0x13
 2636 01b6 00       		.byte	0
 2637 01b7 00       		.byte	0
 2638 01b8 23       		.uleb128 0x23
 2639 01b9 05       		.uleb128 0x5
 2640 01ba 00       		.byte	0
 2641 01bb 31       		.uleb128 0x31
 2642 01bc 13       		.uleb128 0x13
 2643 01bd 02       		.uleb128 0x2
 2644 01be 17       		.uleb128 0x17
 2645 01bf 00       		.byte	0
 2646 01c0 00       		.byte	0
 2647 01c1 24       		.uleb128 0x24
 2648 01c2 1D       		.uleb128 0x1d
 2649 01c3 00       		.byte	0
 2650 01c4 31       		.uleb128 0x31
 2651 01c5 13       		.uleb128 0x13
 2652 01c6 11       		.uleb128 0x11
 2653 01c7 01       		.uleb128 0x1
 2654 01c8 12       		.uleb128 0x12
 2655 01c9 06       		.uleb128 0x6
 2656 01ca 58       		.uleb128 0x58
 2657 01cb 0B       		.uleb128 0xb
 2658 01cc 59       		.uleb128 0x59
 2659 01cd 05       		.uleb128 0x5
 2660 01ce 00       		.byte	0
 2661 01cf 00       		.byte	0
 2662 01d0 25       		.uleb128 0x25
 2663 01d1 898201   		.uleb128 0x4109
 2664 01d4 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 95


 2665 01d5 11       		.uleb128 0x11
 2666 01d6 01       		.uleb128 0x1
 2667 01d7 31       		.uleb128 0x31
 2668 01d8 13       		.uleb128 0x13
 2669 01d9 00       		.byte	0
 2670 01da 00       		.byte	0
 2671 01db 26       		.uleb128 0x26
 2672 01dc 898201   		.uleb128 0x4109
 2673 01df 01       		.byte	0x1
 2674 01e0 11       		.uleb128 0x11
 2675 01e1 01       		.uleb128 0x1
 2676 01e2 31       		.uleb128 0x31
 2677 01e3 13       		.uleb128 0x13
 2678 01e4 01       		.uleb128 0x1
 2679 01e5 13       		.uleb128 0x13
 2680 01e6 00       		.byte	0
 2681 01e7 00       		.byte	0
 2682 01e8 27       		.uleb128 0x27
 2683 01e9 8A8201   		.uleb128 0x410a
 2684 01ec 00       		.byte	0
 2685 01ed 02       		.uleb128 0x2
 2686 01ee 18       		.uleb128 0x18
 2687 01ef 9142     		.uleb128 0x2111
 2688 01f1 18       		.uleb128 0x18
 2689 01f2 00       		.byte	0
 2690 01f3 00       		.byte	0
 2691 01f4 28       		.uleb128 0x28
 2692 01f5 898201   		.uleb128 0x4109
 2693 01f8 01       		.byte	0x1
 2694 01f9 11       		.uleb128 0x11
 2695 01fa 01       		.uleb128 0x1
 2696 01fb 31       		.uleb128 0x31
 2697 01fc 13       		.uleb128 0x13
 2698 01fd 00       		.byte	0
 2699 01fe 00       		.byte	0
 2700 01ff 29       		.uleb128 0x29
 2701 0200 34       		.uleb128 0x34
 2702 0201 00       		.byte	0
 2703 0202 03       		.uleb128 0x3
 2704 0203 0E       		.uleb128 0xe
 2705 0204 3A       		.uleb128 0x3a
 2706 0205 0B       		.uleb128 0xb
 2707 0206 3B       		.uleb128 0x3b
 2708 0207 05       		.uleb128 0x5
 2709 0208 49       		.uleb128 0x49
 2710 0209 13       		.uleb128 0x13
 2711 020a 3F       		.uleb128 0x3f
 2712 020b 19       		.uleb128 0x19
 2713 020c 3C       		.uleb128 0x3c
 2714 020d 19       		.uleb128 0x19
 2715 020e 00       		.byte	0
 2716 020f 00       		.byte	0
 2717 0210 2A       		.uleb128 0x2a
 2718 0211 34       		.uleb128 0x34
 2719 0212 00       		.byte	0
 2720 0213 03       		.uleb128 0x3
 2721 0214 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 96


 2722 0215 3A       		.uleb128 0x3a
 2723 0216 0B       		.uleb128 0xb
 2724 0217 3B       		.uleb128 0x3b
 2725 0218 0B       		.uleb128 0xb
 2726 0219 49       		.uleb128 0x49
 2727 021a 13       		.uleb128 0x13
 2728 021b 3F       		.uleb128 0x3f
 2729 021c 19       		.uleb128 0x19
 2730 021d 3C       		.uleb128 0x3c
 2731 021e 19       		.uleb128 0x19
 2732 021f 00       		.byte	0
 2733 0220 00       		.byte	0
 2734 0221 2B       		.uleb128 0x2b
 2735 0222 26       		.uleb128 0x26
 2736 0223 00       		.byte	0
 2737 0224 49       		.uleb128 0x49
 2738 0225 13       		.uleb128 0x13
 2739 0226 00       		.byte	0
 2740 0227 00       		.byte	0
 2741 0228 2C       		.uleb128 0x2c
 2742 0229 34       		.uleb128 0x34
 2743 022a 00       		.byte	0
 2744 022b 03       		.uleb128 0x3
 2745 022c 0E       		.uleb128 0xe
 2746 022d 3A       		.uleb128 0x3a
 2747 022e 0B       		.uleb128 0xb
 2748 022f 3B       		.uleb128 0x3b
 2749 0230 0B       		.uleb128 0xb
 2750 0231 49       		.uleb128 0x49
 2751 0232 13       		.uleb128 0x13
 2752 0233 3F       		.uleb128 0x3f
 2753 0234 19       		.uleb128 0x19
 2754 0235 02       		.uleb128 0x2
 2755 0236 18       		.uleb128 0x18
 2756 0237 00       		.byte	0
 2757 0238 00       		.byte	0
 2758 0239 2D       		.uleb128 0x2d
 2759 023a 34       		.uleb128 0x34
 2760 023b 00       		.byte	0
 2761 023c 03       		.uleb128 0x3
 2762 023d 08       		.uleb128 0x8
 2763 023e 3A       		.uleb128 0x3a
 2764 023f 0B       		.uleb128 0xb
 2765 0240 3B       		.uleb128 0x3b
 2766 0241 0B       		.uleb128 0xb
 2767 0242 49       		.uleb128 0x49
 2768 0243 13       		.uleb128 0x13
 2769 0244 3F       		.uleb128 0x3f
 2770 0245 19       		.uleb128 0x19
 2771 0246 02       		.uleb128 0x2
 2772 0247 18       		.uleb128 0x18
 2773 0248 00       		.byte	0
 2774 0249 00       		.byte	0
 2775 024a 2E       		.uleb128 0x2e
 2776 024b 2E       		.uleb128 0x2e
 2777 024c 00       		.byte	0
 2778 024d 3F       		.uleb128 0x3f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 97


 2779 024e 19       		.uleb128 0x19
 2780 024f 3C       		.uleb128 0x3c
 2781 0250 19       		.uleb128 0x19
 2782 0251 6E       		.uleb128 0x6e
 2783 0252 0E       		.uleb128 0xe
 2784 0253 03       		.uleb128 0x3
 2785 0254 0E       		.uleb128 0xe
 2786 0255 3A       		.uleb128 0x3a
 2787 0256 0B       		.uleb128 0xb
 2788 0257 3B       		.uleb128 0x3b
 2789 0258 0B       		.uleb128 0xb
 2790 0259 00       		.byte	0
 2791 025a 00       		.byte	0
 2792 025b 2F       		.uleb128 0x2f
 2793 025c 2E       		.uleb128 0x2e
 2794 025d 00       		.byte	0
 2795 025e 3F       		.uleb128 0x3f
 2796 025f 19       		.uleb128 0x19
 2797 0260 3C       		.uleb128 0x3c
 2798 0261 19       		.uleb128 0x19
 2799 0262 6E       		.uleb128 0x6e
 2800 0263 0E       		.uleb128 0xe
 2801 0264 03       		.uleb128 0x3
 2802 0265 0E       		.uleb128 0xe
 2803 0266 3A       		.uleb128 0x3a
 2804 0267 0B       		.uleb128 0xb
 2805 0268 3B       		.uleb128 0x3b
 2806 0269 05       		.uleb128 0x5
 2807 026a 00       		.byte	0
 2808 026b 00       		.byte	0
 2809 026c 00       		.byte	0
 2810              		.section	.debug_loc,"",%progbits
 2811              	.Ldebug_loc0:
 2812              	.LLST0:
 2813 0000 00000000 		.4byte	.LVL0
 2814 0004 2B000000 		.4byte	.LVL4-1
 2815 0008 0100     		.2byte	0x1
 2816 000a 50       		.byte	0x50
 2817 000b 2B000000 		.4byte	.LVL4-1
 2818 000f 9C000000 		.4byte	.LFE623
 2819 0013 0400     		.2byte	0x4
 2820 0015 F3       		.byte	0xf3
 2821 0016 01       		.uleb128 0x1
 2822 0017 50       		.byte	0x50
 2823 0018 9F       		.byte	0x9f
 2824 0019 00000000 		.4byte	0
 2825 001d 00000000 		.4byte	0
 2826              	.LLST1:
 2827 0021 08000000 		.4byte	.LVL1
 2828 0025 12000000 		.4byte	.LVL2
 2829 0029 0100     		.2byte	0x1
 2830 002b 53       		.byte	0x53
 2831 002c 00000000 		.4byte	0
 2832 0030 00000000 		.4byte	0
 2833              	.LLST2:
 2834 0034 78000000 		.4byte	.LVL14
 2835 0038 82000000 		.4byte	.LVL15
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 98


 2836 003c 0100     		.2byte	0x1
 2837 003e 53       		.byte	0x53
 2838 003f 00000000 		.4byte	0
 2839 0043 00000000 		.4byte	0
 2840              		.section	.debug_aranges,"",%progbits
 2841 0000 1C000000 		.4byte	0x1c
 2842 0004 0200     		.2byte	0x2
 2843 0006 00000000 		.4byte	.Ldebug_info0
 2844 000a 04       		.byte	0x4
 2845 000b 00       		.byte	0
 2846 000c 0000     		.2byte	0
 2847 000e 0000     		.2byte	0
 2848 0010 00000000 		.4byte	.LFB623
 2849 0014 9C000000 		.4byte	.LFE623-.LFB623
 2850 0018 00000000 		.4byte	0
 2851 001c 00000000 		.4byte	0
 2852              		.section	.debug_ranges,"",%progbits
 2853              	.Ldebug_ranges0:
 2854 0000 00000000 		.4byte	.LFB623
 2855 0004 9C000000 		.4byte	.LFE623
 2856 0008 00000000 		.4byte	0
 2857 000c 00000000 		.4byte	0
 2858              		.section	.debug_line,"",%progbits
 2859              	.Ldebug_line0:
 2860 0000 BE040000 		.section	.debug_str,"MS",%progbits,1
 2860      02007E04 
 2860      00000201 
 2860      FB0E0D00 
 2860      01010101 
 2861              	.LASF137:
 2862 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2862      696E7465 
 2862      72727570 
 2862      74735F35 
 2862      5F495251 
 2863              	.LASF287:
 2864 0016 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2864      74635F73 
 2864      7973696E 
 2864      745F7400 
 2865              	.LASF25:
 2866 0026 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2866      5F696E74 
 2866      65727275 
 2866      70745F67 
 2866      70696F5F 
 2867              	.LASF316:
 2868 003f 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 2868      625F7363 
 2868      625F7370 
 2868      695F6861 
 2868      6E646C65 
 2869              	.LASF123:
 2870 005d 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2870      6D5F315F 
 2870      696E7465 
 2870      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 99


 2870      74735F31 
 2871              	.LASF344:
 2872 0078 73746F70 		.ascii	"stopInputMode\000"
 2872      496E7075 
 2872      744D6F64 
 2872      6500
 2873              	.LASF356:
 2874 0086 63795F64 		.ascii	"cy_device\000"
 2874      65766963 
 2874      6500
 2875              	.LASF142:
 2876 0090 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2876      696E7465 
 2876      72727570 
 2876      74735F31 
 2876      305F4952 
 2877              	.LASF263:
 2878 00a7 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2878      73436D30 
 2878      436C6F63 
 2878      6B43746C 
 2878      4F666673 
 2879              	.LASF67:
 2880 00be 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2880      735F696E 
 2880      74657272 
 2880      75707473 
 2880      5F647730 
 2881              	.LASF297:
 2882 00da 6D617374 		.ascii	"masterStatus\000"
 2882      65725374 
 2882      61747573 
 2882      00
 2883              	.LASF358:
 2884 00e7 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 2884      494E4B5F 
 2884      5350494D 
 2884      5F636F6E 
 2884      74657874 
 2885              	.LASF54:
 2886 00fc 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2886      335F696E 
 2886      74657272 
 2886      7570745F 
 2886      4952516E 
 2887              	.LASF373:
 2888 0111 43617053 		.ascii	"CapSense_IsWidgetActive\000"
 2888      656E7365 
 2888      5F497357 
 2888      69646765 
 2888      74416374 
 2889              	.LASF90:
 2890 0129 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2890      735F696E 
 2890      74657272 
 2890      75707473 
 2890      5F647731 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 100


 2891              	.LASF195:
 2892 0146 70657269 		.ascii	"periBase\000"
 2892      42617365 
 2892      00
 2893              	.LASF62:
 2894 014f 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2894      735F696E 
 2894      74657272 
 2894      75707473 
 2894      5F647730 
 2895              	.LASF194:
 2896 016b 666C6173 		.ascii	"flashcBase\000"
 2896      68634261 
 2896      736500
 2897              	.LASF271:
 2898 0176 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2898      73436D30 
 2898      4E6D6943 
 2898      746C4F66 
 2898      66736574 
 2899              	.LASF241:
 2900 018b 64774368 		.ascii	"dwChSize\000"
 2900      53697A65 
 2900      00
 2901              	.LASF360:
 2902 0194 4932435F 		.ascii	"I2C_MAX_context\000"
 2902      4D41585F 
 2902      636F6E74 
 2902      65787400 
 2903              	.LASF39:
 2904 01a4 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2904      735F696E 
 2904      74657272 
 2904      75707473 
 2904      5F697063 
 2905              	.LASF172:
 2906 01c0 756E7369 		.ascii	"unsigned int\000"
 2906      676E6564 
 2906      20696E74 
 2906      00
 2907              	.LASF292:
 2908 01cd 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 2908      625F7363 
 2908      625F6932 
 2908      635F6861 
 2908      6E646C65 
 2909              	.LASF46:
 2910 01eb 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2910      735F696E 
 2910      74657272 
 2910      75707473 
 2910      5F697063 
 2911              	.LASF223:
 2912 0208 736D6966 		.ascii	"smifDeviceNr\000"
 2912      44657669 
 2912      63654E72 
 2912      00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 101


 2913              	.LASF253:
 2914 0215 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2914      44697643 
 2914      6D645061 
 2914      54797065 
 2914      53656C50 
 2915              	.LASF115:
 2916 022c 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2916      6D5F315F 
 2916      696E7465 
 2916      72727570 
 2916      74735F37 
 2917              	.LASF300:
 2918 0246 6D617374 		.ascii	"masterBuffer\000"
 2918      65724275 
 2918      66666572 
 2918      00
 2919              	.LASF325:
 2920 0253 74784275 		.ascii	"txBufIdx\000"
 2920      66496478 
 2920      00
 2921              	.LASF343:
 2922 025c 73746172 		.ascii	"startInput\000"
 2922      74496E70 
 2922      757400
 2923              	.LASF76:
 2924 0267 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2924      735F696E 
 2924      74657272 
 2924      75707473 
 2924      5F647731 
 2925              	.LASF166:
 2926 0283 5F5F696E 		.ascii	"__int32_t\000"
 2926      7433325F 
 2926      7400
 2927              	.LASF33:
 2928 028d 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2928      5F696E74 
 2928      65727275 
 2928      70745F63 
 2928      7462735F 
 2929              	.LASF219:
 2930 02a6 73727373 		.ascii	"srssNumClkpath\000"
 2930      4E756D43 
 2930      6C6B7061 
 2930      746800
 2931              	.LASF193:
 2932 02b5 63707573 		.ascii	"cpussBase\000"
 2932      73426173 
 2932      6500
 2933              	.LASF310:
 2934 02bf 736C6176 		.ascii	"slaveRxBuffer\000"
 2934      65527842 
 2934      75666665 
 2934      7200
 2935              	.LASF369:
 2936 02cd 43617053 		.ascii	"CapSense_Start\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 102


 2936      656E7365 
 2936      5F537461 
 2936      727400
 2937              	.LASF30:
 2938 02dc 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2938      5F696E74 
 2938      65727275 
 2938      70745F6D 
 2938      63776474 
 2939              	.LASF350:
 2940 02f8 5F5F4953 		.ascii	"__ISB\000"
 2940      4200
 2941              	.LASF12:
 2942 02fe 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2942      5F696E74 
 2942      65727275 
 2942      7074735F 
 2942      6770696F 
 2943              	.LASF314:
 2944 031a 63624164 		.ascii	"cbAddr\000"
 2944      647200
 2945              	.LASF73:
 2946 0321 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2946      735F696E 
 2946      74657272 
 2946      75707473 
 2946      5F647730 
 2947              	.LASF289:
 2948 033e 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 2948      43425F49 
 2948      32435F41 
 2948      434B00
 2949              	.LASF345:
 2950 034d 73746F70 		.ascii	"stopInput\000"
 2950      496E7075 
 2950      7400
 2951              	.LASF321:
 2952 0357 72784275 		.ascii	"rxBufSize\000"
 2952      6653697A 
 2952      6500
 2953              	.LASF129:
 2954 0361 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2954      6D5F315F 
 2954      696E7465 
 2954      72727570 
 2954      74735F32 
 2955              	.LASF27:
 2956 037c 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2956      6D705F69 
 2956      6E746572 
 2956      72757074 
 2956      5F495251 
 2957              	.LASF249:
 2958 0392 70657269 		.ascii	"periTrGrSize\000"
 2958      54724772 
 2958      53697A65 
 2958      00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 103


 2959              	.LASF107:
 2960 039f 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2960      6D5F305F 
 2960      696E7465 
 2960      72727570 
 2960      74735F37 
 2961              	.LASF351:
 2962 03b9 5F5F4453 		.ascii	"__DSB\000"
 2962      4200
 2963              	.LASF252:
 2964 03bf 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2964      44697643 
 2964      6D645061 
 2964      44697653 
 2964      656C506F 
 2965              	.LASF229:
 2966 03d5 63727970 		.ascii	"cryptoMemSize\000"
 2966      746F4D65 
 2966      6D53697A 
 2966      6500
 2967              	.LASF275:
 2968 03e3 63707573 		.ascii	"cpussRam1Ctl0\000"
 2968      7352616D 
 2968      3143746C 
 2968      3000
 2969              	.LASF371:
 2970 03f1 43617053 		.ascii	"CapSense_IsBusy\000"
 2970      656E7365 
 2970      5F497342 
 2970      75737900 
 2971              	.LASF277:
 2972 0401 69706353 		.ascii	"ipcStructSize\000"
 2972      74727563 
 2972      7453697A 
 2972      6500
 2973              	.LASF290:
 2974 040f 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 2974      43425F49 
 2974      32435F4E 
 2974      414B00
 2975              	.LASF217:
 2976 041e 63707573 		.ascii	"cpussFmIrq\000"
 2976      73466D49 
 2976      727100
 2977              	.LASF102:
 2978 0429 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2978      6D5F305F 
 2978      696E7465 
 2978      72727570 
 2978      74735F32 
 2979              	.LASF293:
 2980 0443 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 2980      625F7363 
 2980      625F6932 
 2980      635F6861 
 2980      6E646C65 
 2981              	.LASF334:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 104


 2982 045f 636F6D70 		.ascii	"compare0\000"
 2982      61726530 
 2982      00
 2983              	.LASF335:
 2984 0468 636F6D70 		.ascii	"compare1\000"
 2984      61726531 
 2984      00
 2985              	.LASF367:
 2986 0471 68726D61 		.ascii	"hrmax\000"
 2986      7800
 2987              	.LASF376:
 2988 0477 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2988      43313120 
 2988      352E342E 
 2988      31203230 
 2988      31363036 
 2989 04aa 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2989      20726576 
 2989      6973696F 
 2989      6E203233 
 2989      37373135 
 2990 04dd 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2990      70202D6D 
 2990      6670753D 
 2990      66707634 
 2990      2D73702D 
 2991 0510 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2991      6F6E7320 
 2991      2D666661 
 2991      742D6C74 
 2991      6F2D6F62 
 2992              	.LASF146:
 2993 052a 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2993      696E7465 
 2993      72727570 
 2993      74735F31 
 2993      345F4952 
 2994              	.LASF317:
 2995 0541 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 2995      74635F73 
 2995      63625F69 
 2995      32635F63 
 2995      6F6E7465 
 2996              	.LASF251:
 2997 0558 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2997      44697643 
 2997      6D645479 
 2997      70655365 
 2997      6C506F73 
 2998              	.LASF268:
 2999 056d 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2999      73547269 
 2999      6D52616D 
 2999      43746C4F 
 2999      66667365 
 3000              	.LASF139:
 3001 0583 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 105


 3001      696E7465 
 3001      72727570 
 3001      74735F37 
 3001      5F495251 
 3002              	.LASF28:
 3003 0599 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3003      385F696E 
 3003      74657272 
 3003      7570745F 
 3003      4952516E 
 3004              	.LASF3:
 3005 05ae 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3005      72794D61 
 3005      6E616765 
 3005      6D656E74 
 3005      5F495251 
 3006              	.LASF306:
 3007 05c4 736C6176 		.ascii	"slaveTxBuffer\000"
 3007      65547842 
 3007      75666665 
 3007      7200
 3008              	.LASF125:
 3009 05d2 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3009      6D5F315F 
 3009      696E7465 
 3009      72727570 
 3009      74735F31 
 3010              	.LASF134:
 3011 05ed 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3011      696E7465 
 3011      72727570 
 3011      74735F32 
 3011      5F495251 
 3012              	.LASF308:
 3013 0603 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3013      65547842 
 3013      75666665 
 3013      72496478 
 3013      00
 3014              	.LASF177:
 3015 0614 75696E74 		.ascii	"uint32_t\000"
 3015      33325F74 
 3015      00
 3016              	.LASF333:
 3017 061d 636F6D70 		.ascii	"compareOrCapture\000"
 3017      6172654F 
 3017      72436170 
 3017      74757265 
 3017      00
 3018              	.LASF17:
 3019 062e 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3019      5F696E74 
 3019      65727275 
 3019      7074735F 
 3019      6770696F 
 3020              	.LASF23:
 3021 064a 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 106


 3021      5F696E74 
 3021      65727275 
 3021      7074735F 
 3021      6770696F 
 3022              	.LASF363:
 3023 0667 63757272 		.ascii	"currenttouch\000"
 3023      656E7474 
 3023      6F756368 
 3023      00
 3024              	.LASF261:
 3025 0674 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3025      50727443 
 3025      66674F75 
 3025      744F6666 
 3025      73657400 
 3026              	.LASF178:
 3027 0688 49534552 		.ascii	"ISER\000"
 3027      00
 3028              	.LASF97:
 3029 068d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3029      735F696E 
 3029      74657272 
 3029      75707473 
 3029      5F636D30 
 3030              	.LASF11:
 3031 06ad 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3031      5F696E74 
 3031      65727275 
 3031      7074735F 
 3031      6770696F 
 3032              	.LASF64:
 3033 06c9 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3033      735F696E 
 3033      74657272 
 3033      75707473 
 3033      5F647730 
 3034              	.LASF225:
 3035 06e5 65704D6F 		.ascii	"epMonitorNr\000"
 3035      6E69746F 
 3035      724E7200 
 3036              	.LASF55:
 3037 06f1 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3037      345F696E 
 3037      74657272 
 3037      7570745F 
 3037      4952516E 
 3038              	.LASF181:
 3039 0706 52534552 		.ascii	"RSERVED1\000"
 3039      56454431 
 3039      00
 3040              	.LASF171:
 3041 070f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3041      206C6F6E 
 3041      6720756E 
 3041      7369676E 
 3041      65642069 
 3042              	.LASF341:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 107


 3043 0726 72656C6F 		.ascii	"reloadInput\000"
 3043      6164496E 
 3043      70757400 
 3044              	.LASF174:
 3045 0732 696E7431 		.ascii	"int16_t\000"
 3045      365F7400 
 3046              	.LASF260:
 3047 073a 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3047      50727443 
 3047      6667496E 
 3047      4F666673 
 3047      657400
 3048              	.LASF87:
 3049 074d 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3049      735F696E 
 3049      74657272 
 3049      75707473 
 3049      5F647731 
 3050              	.LASF154:
 3051 076a 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3051      696E7465 
 3051      72727570 
 3051      745F6D65 
 3051      645F4952 
 3052              	.LASF16:
 3053 0781 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3053      5F696E74 
 3053      65727275 
 3053      7074735F 
 3053      6770696F 
 3054              	.LASF232:
 3055 079d 666C6173 		.ascii	"flashWriteDelay\000"
 3055      68577269 
 3055      74654465 
 3055      6C617900 
 3056              	.LASF378:
 3057 07ad 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\PolyDoc\\GBM"
 3057      73657273 
 3057      5C6E6963 
 3057      70615C4F 
 3057      6E654472 
 3058 07da 32313030 		.ascii	"2100FINAL\\Laboratoire3\\Laboratoire3.cydsn\000"
 3058      46494E41 
 3058      4C5C4C61 
 3058      626F7261 
 3058      746F6972 
 3059              	.LASF257:
 3060 0804 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3060      44697632 
 3060      345F3543 
 3060      746C4F66 
 3060      66736574 
 3061              	.LASF262:
 3062 0819 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3062      50727443 
 3062      66675369 
 3062      6F4F6666 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 108


 3062      73657400 
 3063              	.LASF354:
 3064 082d 4952516E 		.ascii	"IRQn\000"
 3064      00
 3065              	.LASF48:
 3066 0832 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3066      735F696E 
 3066      74657272 
 3066      75707473 
 3066      5F697063 
 3067              	.LASF216:
 3068 084f 63707573 		.ascii	"cpussIpc0Irq\000"
 3068      73497063 
 3068      30497271 
 3068      00
 3069              	.LASF31:
 3070 085c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3070      5F696E74 
 3070      65727275 
 3070      70745F62 
 3070      61636B75 
 3071              	.LASF379:
 3072 0877 76746F75 		.ascii	"vtouch_task\000"
 3072      63685F74 
 3072      61736B00 
 3073              	.LASF117:
 3074 0883 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3074      6D5F315F 
 3074      696E7465 
 3074      72727570 
 3074      74735F39 
 3075              	.LASF366:
 3076 089d 6D61786F 		.ascii	"maxormin\000"
 3076      726D696E 
 3076      00
 3077              	.LASF381:
 3078 08a6 63617053 		.ascii	"capSenseApiResult\000"
 3078      656E7365 
 3078      41706952 
 3078      6573756C 
 3078      7400
 3079              	.LASF196:
 3080 08b8 75646242 		.ascii	"udbBase\000"
 3080      61736500 
 3081              	.LASF307:
 3082 08c0 736C6176 		.ascii	"slaveTxBufferSize\000"
 3082      65547842 
 3082      75666665 
 3082      7253697A 
 3082      6500
 3083              	.LASF51:
 3084 08d2 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3084      305F696E 
 3084      74657272 
 3084      7570745F 
 3084      4952516E 
 3085              	.LASF112:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 109


 3086 08e7 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3086      6D5F315F 
 3086      696E7465 
 3086      72727570 
 3086      74735F34 
 3087              	.LASF265:
 3088 0901 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3088      73436D34 
 3088      53746174 
 3088      75734F66 
 3088      66736574 
 3089              	.LASF222:
 3090 0916 70657269 		.ascii	"periClockNr\000"
 3090      436C6F63 
 3090      6B4E7200 
 3091              	.LASF342:
 3092 0922 73746172 		.ascii	"startInputMode\000"
 3092      74496E70 
 3092      75744D6F 
 3092      646500
 3093              	.LASF151:
 3094 0931 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3094      696C655F 
 3094      696E7465 
 3094      72727570 
 3094      745F4952 
 3095              	.LASF338:
 3096 0948 63617074 		.ascii	"captureInputMode\000"
 3096      75726549 
 3096      6E707574 
 3096      4D6F6465 
 3096      00
 3097              	.LASF21:
 3098 0959 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3098      5F696E74 
 3098      65727275 
 3098      7074735F 
 3098      6770696F 
 3099              	.LASF120:
 3100 0976 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3100      6D5F315F 
 3100      696E7465 
 3100      72727570 
 3100      74735F31 
 3101              	.LASF43:
 3102 0991 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3102      735F696E 
 3102      74657272 
 3102      75707473 
 3102      5F697063 
 3103              	.LASF320:
 3104 09ad 72784275 		.ascii	"rxBuf\000"
 3104      6600
 3105              	.LASF131:
 3106 09b3 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3106      6D5F315F 
 3106      696E7465 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 110


 3106      72727570 
 3106      74735F32 
 3107              	.LASF238:
 3108 09ce 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3108      6843746C 
 3108      4D61696E 
 3108      57733346 
 3108      72657100 
 3109              	.LASF160:
 3110 09e2 4952516E 		.ascii	"IRQn_Type\000"
 3110      5F547970 
 3110      6500
 3111              	.LASF220:
 3112 09ec 73727373 		.ascii	"srssNumPll\000"
 3112      4E756D50 
 3112      6C6C00
 3113              	.LASF302:
 3114 09f7 6D617374 		.ascii	"masterBufferIdx\000"
 3114      65724275 
 3114      66666572 
 3114      49647800 
 3115              	.LASF143:
 3116 0a07 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3116      696E7465 
 3116      72727570 
 3116      74735F31 
 3116      315F4952 
 3117              	.LASF37:
 3118 0a1e 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3118      735F696E 
 3118      74657272 
 3118      75707473 
 3118      5F697063 
 3119              	.LASF283:
 3120 0a3a 63795F73 		.ascii	"cy_status\000"
 3120      74617475 
 3120      7300
 3121              	.LASF104:
 3122 0a44 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3122      6D5F305F 
 3122      696E7465 
 3122      72727570 
 3122      74735F34 
 3123              	.LASF231:
 3124 0a5e 666C6173 		.ascii	"flashPipeRequired\000"
 3124      68506970 
 3124      65526571 
 3124      75697265 
 3124      6400
 3125              	.LASF313:
 3126 0a70 63624576 		.ascii	"cbEvents\000"
 3126      656E7473 
 3126      00
 3127              	.LASF375:
 3128 0a79 76546173 		.ascii	"vTaskDelay\000"
 3128      6B44656C 
 3128      617900
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 111


 3129              	.LASF282:
 3130 0a84 646F7562 		.ascii	"double\000"
 3130      6C6500
 3131              	.LASF84:
 3132 0a8b 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3132      735F696E 
 3132      74657272 
 3132      75707473 
 3132      5F647731 
 3133              	.LASF288:
 3134 0aa7 5F426F6F 		.ascii	"_Bool\000"
 3134      6C00
 3135              	.LASF235:
 3136 0aad 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3136      6843746C 
 3136      4D61696E 
 3136      57733046 
 3136      72657100 
 3137              	.LASF294:
 3138 0ac1 75736552 		.ascii	"useRxFifo\000"
 3138      78466966 
 3138      6F00
 3139              	.LASF149:
 3140 0acb 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3140      6F73735F 
 3140      696E7465 
 3140      72727570 
 3140      745F6932 
 3141              	.LASF199:
 3142 0ae6 6770696F 		.ascii	"gpioBase\000"
 3142      42617365 
 3142      00
 3143              	.LASF156:
 3144 0aef 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3144      5F696E74 
 3144      65727275 
 3144      70745F64 
 3144      6163735F 
 3145              	.LASF109:
 3146 0b08 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3146      6D5F315F 
 3146      696E7465 
 3146      72727570 
 3146      74735F31 
 3147              	.LASF136:
 3148 0b22 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3148      696E7465 
 3148      72727570 
 3148      74735F34 
 3148      5F495251 
 3149              	.LASF61:
 3150 0b38 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3150      735F696E 
 3150      74657272 
 3150      75707473 
 3150      5F647730 
 3151              	.LASF150:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 112


 3152 0b54 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3152      6F73735F 
 3152      696E7465 
 3152      72727570 
 3152      745F7064 
 3153              	.LASF70:
 3154 0b6f 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3154      735F696E 
 3154      74657272 
 3154      75707473 
 3154      5F647730 
 3155              	.LASF122:
 3156 0b8c 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3156      6D5F315F 
 3156      696E7465 
 3156      72727570 
 3156      74735F31 
 3157              	.LASF19:
 3158 0ba7 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3158      5F696E74 
 3158      65727275 
 3158      7074735F 
 3158      6770696F 
 3159              	.LASF270:
 3160 0bc3 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3160      73537973 
 3160      5469636B 
 3160      43746C4F 
 3160      66667365 
 3161              	.LASF226:
 3162 0bd9 75646250 		.ascii	"udbPresent\000"
 3162      72657365 
 3162      6E7400
 3163              	.LASF244:
 3164 0be4 64775374 		.ascii	"dwStatusChIdxPos\000"
 3164      61747573 
 3164      43684964 
 3164      78506F73 
 3164      00
 3165              	.LASF164:
 3166 0bf5 5F5F7569 		.ascii	"__uint16_t\000"
 3166      6E743136 
 3166      5F7400
 3167              	.LASF66:
 3168 0c00 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3168      735F696E 
 3168      74657272 
 3168      75707473 
 3168      5F647730 
 3169              	.LASF14:
 3170 0c1c 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3170      5F696E74 
 3170      65727275 
 3170      7074735F 
 3170      6770696F 
 3171              	.LASF20:
 3172 0c38 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 113


 3172      5F696E74 
 3172      65727275 
 3172      7074735F 
 3172      6770696F 
 3173              	.LASF303:
 3174 0c55 6D617374 		.ascii	"masterNumBytes\000"
 3174      65724E75 
 3174      6D427974 
 3174      657300
 3175              	.LASF352:
 3176 0c64 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 3176      49435F44 
 3176      69736162 
 3176      6C654952 
 3176      5100
 3177              	.LASF32:
 3178 0c76 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3178      5F696E74 
 3178      65727275 
 3178      70745F49 
 3178      52516E00 
 3179              	.LASF215:
 3180 0c8a 63707573 		.ascii	"cpussFlashPaSize\000"
 3180      73466C61 
 3180      73685061 
 3180      53697A65 
 3180      00
 3181              	.LASF339:
 3182 0c9b 63617074 		.ascii	"captureInput\000"
 3182      75726549 
 3182      6E707574 
 3182      00
 3183              	.LASF83:
 3184 0ca8 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3184      735F696E 
 3184      74657272 
 3184      75707473 
 3184      5F647731 
 3185              	.LASF89:
 3186 0cc4 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3186      735F696E 
 3186      74657272 
 3186      75707473 
 3186      5F647731 
 3187              	.LASF280:
 3188 0ce1 63686172 		.ascii	"char\000"
 3188      00
 3189              	.LASF365:
 3190 0ce6 53504F32 		.ascii	"SPO2\000"
 3190      00
 3191              	.LASF41:
 3192 0ceb 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3192      735F696E 
 3192      74657272 
 3192      75707473 
 3192      5F697063 
 3193              	.LASF157:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 114


 3194 0d07 756E636F 		.ascii	"unconnected_IRQn\000"
 3194      6E6E6563 
 3194      7465645F 
 3194      4952516E 
 3194      00
 3195              	.LASF78:
 3196 0d18 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3196      735F696E 
 3196      74657272 
 3196      75707473 
 3196      5F647731 
 3197              	.LASF227:
 3198 0d34 73797350 		.ascii	"sysPmSimoPresent\000"
 3198      6D53696D 
 3198      6F507265 
 3198      73656E74 
 3198      00
 3199              	.LASF301:
 3200 0d45 6D617374 		.ascii	"masterBufferSize\000"
 3200      65724275 
 3200      66666572 
 3200      53697A65 
 3200      00
 3201              	.LASF347:
 3202 0d56 636F756E 		.ascii	"countInput\000"
 3202      74496E70 
 3202      757400
 3203              	.LASF155:
 3204 0d61 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3204      696E7465 
 3204      72727570 
 3204      745F6C6F 
 3204      5F495251 
 3205              	.LASF330:
 3206 0d77 636C6F63 		.ascii	"clockPrescaler\000"
 3206      6B507265 
 3206      7363616C 
 3206      657200
 3207              	.LASF45:
 3208 0d86 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3208      735F696E 
 3208      74657272 
 3208      75707473 
 3208      5F697063 
 3209              	.LASF95:
 3210 0da3 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3210      735F696E 
 3210      74657272 
 3210      7570745F 
 3210      666D5F49 
 3211              	.LASF322:
 3212 0dbb 72784275 		.ascii	"rxBufIdx\000"
 3212      66496478 
 3212      00
 3213              	.LASF114:
 3214 0dc4 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3214      6D5F315F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 115


 3214      696E7465 
 3214      72727570 
 3214      74735F36 
 3215              	.LASF141:
 3216 0dde 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3216      696E7465 
 3216      72727570 
 3216      74735F39 
 3216      5F495251 
 3217              	.LASF245:
 3218 0df4 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3218      61747573 
 3218      43684964 
 3218      784D736B 
 3218      00
 3219              	.LASF145:
 3220 0e05 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3220      696E7465 
 3220      72727570 
 3220      74735F31 
 3220      335F4952 
 3221              	.LASF173:
 3222 0e1c 75696E74 		.ascii	"uint8_t\000"
 3222      385F7400 
 3223              	.LASF319:
 3224 0e24 73746174 		.ascii	"status\000"
 3224      757300
 3225              	.LASF210:
 3226 0e2b 70657269 		.ascii	"periVersion\000"
 3226      56657273 
 3226      696F6E00 
 3227              	.LASF127:
 3228 0e37 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3228      6D5F315F 
 3228      696E7465 
 3228      72727570 
 3228      74735F31 
 3229              	.LASF309:
 3230 0e52 736C6176 		.ascii	"slaveTxBufferCnt\000"
 3230      65547842 
 3230      75666665 
 3230      72436E74 
 3230      00
 3231              	.LASF250:
 3232 0e63 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3232      44697643 
 3232      6D644469 
 3232      7653656C 
 3232      4D736B00 
 3233              	.LASF29:
 3234 0e77 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3234      5F696E74 
 3234      65727275 
 3234      70745F6D 
 3234      63776474 
 3235              	.LASF357:
 3236 0e93 5050475F 		.ascii	"PPG_RDY_isr_cfg\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 116


 3236      5244595F 
 3236      6973725F 
 3236      63666700 
 3237              	.LASF258:
 3238 0ea3 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3238      50727449 
 3238      6E747243 
 3238      66674F66 
 3238      66736574 
 3239              	.LASF256:
 3240 0eb8 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3240      44697631 
 3240      365F3543 
 3240      746C4F66 
 3240      66736574 
 3241              	.LASF40:
 3242 0ecd 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3242      735F696E 
 3242      74657272 
 3242      75707473 
 3242      5F697063 
 3243              	.LASF359:
 3244 0ee9 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 3244      494E4B5F 
 3244      54696D65 
 3244      725F636F 
 3244      6E666967 
 3245              	.LASF274:
 3246 0efe 63707573 		.ascii	"cpussRam0Ctl0\000"
 3246      7352616D 
 3246      3043746C 
 3246      3000
 3247              	.LASF170:
 3248 0f0c 6C6F6E67 		.ascii	"long long int\000"
 3248      206C6F6E 
 3248      6720696E 
 3248      7400
 3249              	.LASF201:
 3250 0f1a 69706342 		.ascii	"ipcBase\000"
 3250      61736500 
 3251              	.LASF242:
 3252 0f22 64774368 		.ascii	"dwChCtlPrioPos\000"
 3252      43746C50 
 3252      72696F50 
 3252      6F7300
 3253              	.LASF202:
 3254 0f31 63727970 		.ascii	"cryptoBase\000"
 3254      746F4261 
 3254      736500
 3255              	.LASF42:
 3256 0f3c 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3256      735F696E 
 3256      74657272 
 3256      75707473 
 3256      5F697063 
 3257              	.LASF35:
 3258 0f58 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 117


 3258      735F696E 
 3258      74657272 
 3258      75707473 
 3258      5F697063 
 3259              	.LASF101:
 3260 0f74 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3260      6D5F305F 
 3260      696E7465 
 3260      72727570 
 3260      74735F31 
 3261              	.LASF56:
 3262 0f8e 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3262      355F696E 
 3262      74657272 
 3262      7570745F 
 3262      4952516E 
 3263              	.LASF295:
 3264 0fa3 75736554 		.ascii	"useTxFifo\000"
 3264      78466966 
 3264      6F00
 3265              	.LASF50:
 3266 0fad 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3266      735F696E 
 3266      74657272 
 3266      75707473 
 3266      5F697063 
 3267              	.LASF163:
 3268 0fca 5F5F696E 		.ascii	"__int16_t\000"
 3268      7431365F 
 3268      7400
 3269              	.LASF198:
 3270 0fd4 6873696F 		.ascii	"hsiomBase\000"
 3270      6D426173 
 3270      6500
 3271              	.LASF299:
 3272 0fde 6D617374 		.ascii	"masterRdDir\000"
 3272      65725264 
 3272      44697200 
 3273              	.LASF4:
 3274 0fea 42757346 		.ascii	"BusFault_IRQn\000"
 3274      61756C74 
 3274      5F495251 
 3274      6E00
 3275              	.LASF248:
 3276 0ff8 70657269 		.ascii	"periTrGrOffset\000"
 3276      54724772 
 3276      4F666673 
 3276      657400
 3277              	.LASF218:
 3278 1007 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3278      734E6F74 
 3278      436F6E6E 
 3278      65637465 
 3278      64497271 
 3279              	.LASF327:
 3280 101c 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 3280      74635F73 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 118


 3280      63625F73 
 3280      70695F63 
 3280      6F6E7465 
 3281              	.LASF133:
 3282 1035 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3282      696E7465 
 3282      72727570 
 3282      74735F31 
 3282      5F495251 
 3283              	.LASF340:
 3284 104b 72656C6F 		.ascii	"reloadInputMode\000"
 3284      6164496E 
 3284      7075744D 
 3284      6F646500 
 3285              	.LASF8:
 3286 105b 50656E64 		.ascii	"PendSV_IRQn\000"
 3286      53565F49 
 3286      52516E00 
 3287              	.LASF153:
 3288 1067 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3288      696E7465 
 3288      72727570 
 3288      745F6869 
 3288      5F495251 
 3289              	.LASF52:
 3290 107d 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3290      315F696E 
 3290      74657272 
 3290      7570745F 
 3290      4952516E 
 3291              	.LASF119:
 3292 1092 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3292      6D5F315F 
 3292      696E7465 
 3292      72727570 
 3292      74735F31 
 3293              	.LASF324:
 3294 10ad 74784275 		.ascii	"txBufSize\000"
 3294      6653697A 
 3294      6500
 3295              	.LASF212:
 3296 10b7 63707573 		.ascii	"cpussIpcNr\000"
 3296      73497063 
 3296      4E7200
 3297              	.LASF158:
 3298 10c2 73686F72 		.ascii	"short int\000"
 3298      7420696E 
 3298      7400
 3299              	.LASF96:
 3300 10cc 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3300      735F696E 
 3300      74657272 
 3300      75707473 
 3300      5F636D30 
 3301              	.LASF85:
 3302 10ec 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3302      735F696E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 119


 3302      74657272 
 3302      75707473 
 3302      5F647731 
 3303              	.LASF372:
 3304 1108 43617053 		.ascii	"CapSense_ProcessAllWidgets\000"
 3304      656E7365 
 3304      5F50726F 
 3304      63657373 
 3304      416C6C57 
 3305              	.LASF312:
 3306 1123 736C6176 		.ascii	"slaveRxBufferIdx\000"
 3306      65527842 
 3306      75666665 
 3306      72496478 
 3306      00
 3307              	.LASF63:
 3308 1134 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3308      735F696E 
 3308      74657272 
 3308      75707473 
 3308      5F647730 
 3309              	.LASF276:
 3310 1150 63707573 		.ascii	"cpussRam2Ctl0\000"
 3310      7352616D 
 3310      3243746C 
 3310      3000
 3311              	.LASF298:
 3312 115e 6D617374 		.ascii	"masterPause\000"
 3312      65725061 
 3312      75736500 
 3313              	.LASF184:
 3314 116a 49435052 		.ascii	"ICPR\000"
 3314      00
 3315              	.LASF72:
 3316 116f 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3316      735F696E 
 3316      74657272 
 3316      75707473 
 3316      5F647730 
 3317              	.LASF80:
 3318 118c 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3318      735F696E 
 3318      74657272 
 3318      75707473 
 3318      5F647731 
 3319              	.LASF86:
 3320 11a8 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3320      735F696E 
 3320      74657272 
 3320      75707473 
 3320      5F647731 
 3321              	.LASF106:
 3322 11c5 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3322      6D5F305F 
 3322      696E7465 
 3322      72727570 
 3322      74735F36 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 120


 3323              	.LASF323:
 3324 11df 74784275 		.ascii	"txBuf\000"
 3324      6600
 3325              	.LASF349:
 3326 11e5 5469636B 		.ascii	"TickType_t\000"
 3326      54797065 
 3326      5F7400
 3327              	.LASF233:
 3328 11f0 666C6173 		.ascii	"flashProgramDelay\000"
 3328      6850726F 
 3328      6772616D 
 3328      44656C61 
 3328      7900
 3329              	.LASF255:
 3330 1202 70657269 		.ascii	"periDiv16CtlOffset\000"
 3330      44697631 
 3330      3643746C 
 3330      4F666673 
 3330      657400
 3331              	.LASF311:
 3332 1215 736C6176 		.ascii	"slaveRxBufferSize\000"
 3332      65527842 
 3332      75666665 
 3332      7253697A 
 3332      6500
 3333              	.LASF116:
 3334 1227 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3334      6D5F315F 
 3334      696E7465 
 3334      72727570 
 3334      74735F38 
 3335              	.LASF165:
 3336 1241 73686F72 		.ascii	"short unsigned int\000"
 3336      7420756E 
 3336      7369676E 
 3336      65642069 
 3336      6E7400
 3337              	.LASF192:
 3338 1254 6C6F6E67 		.ascii	"long double\000"
 3338      20646F75 
 3338      626C6500 
 3339              	.LASF75:
 3340 1260 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3340      735F696E 
 3340      74657272 
 3340      75707473 
 3340      5F647730 
 3341              	.LASF175:
 3342 127d 75696E74 		.ascii	"uint16_t\000"
 3342      31365F74 
 3342      00
 3343              	.LASF197:
 3344 1286 70726F74 		.ascii	"protBase\000"
 3344      42617365 
 3344      00
 3345              	.LASF331:
 3346 128f 72756E4D 		.ascii	"runMode\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 121


 3346      6F646500 
 3347              	.LASF247:
 3348 1297 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3348      5472436D 
 3348      64477253 
 3348      656C4D73 
 3348      6B00
 3349              	.LASF99:
 3350 12a9 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3350      735F696E 
 3350      74657272 
 3350      75707473 
 3350      5F636D34 
 3351              	.LASF36:
 3352 12c9 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3352      735F696E 
 3352      74657272 
 3352      75707473 
 3352      5F697063 
 3353              	.LASF111:
 3354 12e5 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3354      6D5F315F 
 3354      696E7465 
 3354      72727570 
 3354      74735F33 
 3355              	.LASF138:
 3356 12ff 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3356      696E7465 
 3356      72727570 
 3356      74735F36 
 3356      5F495251 
 3357              	.LASF189:
 3358 1315 53544952 		.ascii	"STIR\000"
 3358      00
 3359              	.LASF221:
 3360 131a 73727373 		.ascii	"srssNumHfroot\000"
 3360      4E756D48 
 3360      66726F6F 
 3360      7400
 3361              	.LASF348:
 3362 1328 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 3362      74635F74 
 3362      6370776D 
 3362      5F636F75 
 3362      6E746572 
 3363              	.LASF205:
 3364 1346 64775665 		.ascii	"dwVersion\000"
 3364      7273696F 
 3364      6E00
 3365              	.LASF124:
 3366 1350 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3366      6D5F315F 
 3366      696E7465 
 3366      72727570 
 3366      74735F31 
 3367              	.LASF147:
 3368 136b 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 122


 3368      696E7465 
 3368      72727570 
 3368      74735F31 
 3368      355F4952 
 3369              	.LASF190:
 3370 1382 73697A65 		.ascii	"sizetype\000"
 3370      74797065 
 3370      00
 3371              	.LASF272:
 3372 138b 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3372      73436D34 
 3372      4E6D6943 
 3372      746C4F66 
 3372      66736574 
 3373              	.LASF179:
 3374 13a0 52455345 		.ascii	"RESERVED0\000"
 3374      52564544 
 3374      3000
 3375              	.LASF254:
 3376 13aa 70657269 		.ascii	"periDiv8CtlOffset\000"
 3376      44697638 
 3376      43746C4F 
 3376      66667365 
 3376      7400
 3377              	.LASF183:
 3378 13bc 52455345 		.ascii	"RESERVED2\000"
 3378      52564544 
 3378      3200
 3379              	.LASF185:
 3380 13c6 52455345 		.ascii	"RESERVED3\000"
 3380      52564544 
 3380      3300
 3381              	.LASF187:
 3382 13d0 52455345 		.ascii	"RESERVED4\000"
 3382      52564544 
 3382      3400
 3383              	.LASF188:
 3384 13da 52455345 		.ascii	"RESERVED5\000"
 3384      52564544 
 3384      3500
 3385              	.LASF22:
 3386 13e4 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3386      5F696E74 
 3386      65727275 
 3386      7074735F 
 3386      6770696F 
 3387              	.LASF34:
 3388 1401 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3388      735F696E 
 3388      74657272 
 3388      7570745F 
 3388      4952516E 
 3389              	.LASF337:
 3390 1416 696E7465 		.ascii	"interruptSources\000"
 3390      72727570 
 3390      74536F75 
 3390      72636573 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 123


 3390      00
 3391              	.LASF336:
 3392 1427 656E6162 		.ascii	"enableCompareSwap\000"
 3392      6C65436F 
 3392      6D706172 
 3392      65537761 
 3392      7000
 3393              	.LASF380:
 3394 1439 70765061 		.ascii	"pvParameters\000"
 3394      72616D65 
 3394      74657273 
 3394      00
 3395              	.LASF204:
 3396 1446 63727970 		.ascii	"cryptoVersion\000"
 3396      746F5665 
 3396      7273696F 
 3396      6E00
 3397              	.LASF167:
 3398 1454 6C6F6E67 		.ascii	"long int\000"
 3398      20696E74 
 3398      00
 3399              	.LASF91:
 3400 145d 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3400      735F696E 
 3400      74657272 
 3400      75707473 
 3400      5F647731 
 3401              	.LASF203:
 3402 147a 63707573 		.ascii	"cpussVersion\000"
 3402      73566572 
 3402      73696F6E 
 3402      00
 3403              	.LASF355:
 3404 1487 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3404      52784275 
 3404      66666572 
 3404      00
 3405              	.LASF346:
 3406 1494 636F756E 		.ascii	"countInputMode\000"
 3406      74496E70 
 3406      75744D6F 
 3406      646500
 3407              	.LASF207:
 3408 14a3 6770696F 		.ascii	"gpioVersion\000"
 3408      56657273 
 3408      696F6E00 
 3409              	.LASF1:
 3410 14af 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3410      61736B61 
 3410      626C6549 
 3410      6E745F49 
 3410      52516E00 
 3411              	.LASF128:
 3412 14c3 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3412      6D5F315F 
 3412      696E7465 
 3412      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 124


 3412      74735F32 
 3413              	.LASF206:
 3414 14de 666C6173 		.ascii	"flashcVersion\000"
 3414      68635665 
 3414      7273696F 
 3414      6E00
 3415              	.LASF228:
 3416 14ec 70726F74 		.ascii	"protBusMasterMask\000"
 3416      4275734D 
 3416      61737465 
 3416      724D6173 
 3416      6B00
 3417              	.LASF374:
 3418 14fe 43617053 		.ascii	"CapSense_UpdateAllBaselines\000"
 3418      656E7365 
 3418      5F557064 
 3418      61746541 
 3418      6C6C4261 
 3419              	.LASF332:
 3420 151a 636F756E 		.ascii	"countDirection\000"
 3420      74446972 
 3420      65637469 
 3420      6F6E00
 3421              	.LASF152:
 3422 1529 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3422      5F696E74 
 3422      65727275 
 3422      70745F49 
 3422      52516E00 
 3423              	.LASF368:
 3424 153d 68726D69 		.ascii	"hrmin\000"
 3424      6E00
 3425              	.LASF47:
 3426 1543 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3426      735F696E 
 3426      74657272 
 3426      75707473 
 3426      5F697063 
 3427              	.LASF24:
 3428 1560 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3428      5F696E74 
 3428      65727275 
 3428      7074735F 
 3428      6770696F 
 3429              	.LASF15:
 3430 157d 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3430      5F696E74 
 3430      65727275 
 3430      7074735F 
 3430      6770696F 
 3431              	.LASF88:
 3432 1599 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3432      735F696E 
 3432      74657272 
 3432      75707473 
 3432      5F647731 
 3433              	.LASF18:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 125


 3434 15b6 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3434      5F696E74 
 3434      65727275 
 3434      7074735F 
 3434      6770696F 
 3435              	.LASF267:
 3436 15d2 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3436      73436D34 
 3436      50777243 
 3436      746C4F66 
 3436      66736574 
 3437              	.LASF161:
 3438 15e7 5F5F7569 		.ascii	"__uint8_t\000"
 3438      6E74385F 
 3438      7400
 3439              	.LASF53:
 3440 15f1 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3440      325F696E 
 3440      74657272 
 3440      7570745F 
 3440      4952516E 
 3441              	.LASF191:
 3442 1606 4E564943 		.ascii	"NVIC_Type\000"
 3442      5F547970 
 3442      6500
 3443              	.LASF13:
 3444 1610 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3444      5F696E74 
 3444      65727275 
 3444      7074735F 
 3444      6770696F 
 3445              	.LASF74:
 3446 162c 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3446      735F696E 
 3446      74657272 
 3446      75707473 
 3446      5F647730 
 3447              	.LASF224:
 3448 1649 70617373 		.ascii	"passSarChannels\000"
 3448      53617243 
 3448      68616E6E 
 3448      656C7300 
 3449              	.LASF211:
 3450 1659 70726F74 		.ascii	"protVersion\000"
 3450      56657273 
 3450      696F6E00 
 3451              	.LASF264:
 3452 1665 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3452      73436D34 
 3452      436C6F63 
 3452      6B43746C 
 3452      4F666673 
 3453              	.LASF130:
 3454 167c 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3454      6D5F315F 
 3454      696E7465 
 3454      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 126


 3454      74735F32 
 3455              	.LASF318:
 3456 1697 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3456      74635F73 
 3456      63625F73 
 3456      70695F63 
 3456      6F6E7465 
 3457              	.LASF60:
 3458 16ae 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3458      735F696E 
 3458      74657272 
 3458      75707473 
 3458      5F647730 
 3459              	.LASF269:
 3460 16ca 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3460      73547269 
 3460      6D526F6D 
 3460      43746C4F 
 3460      66667365 
 3461              	.LASF286:
 3462 16e0 696E7472 		.ascii	"intrPriority\000"
 3462      5072696F 
 3462      72697479 
 3462      00
 3463              	.LASF144:
 3464 16ed 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3464      696E7465 
 3464      72727570 
 3464      74735F31 
 3464      325F4952 
 3465              	.LASF9:
 3466 1704 53797354 		.ascii	"SysTick_IRQn\000"
 3466      69636B5F 
 3466      4952516E 
 3466      00
 3467              	.LASF208:
 3468 1711 6873696F 		.ascii	"hsiomVersion\000"
 3468      6D566572 
 3468      73696F6E 
 3468      00
 3469              	.LASF77:
 3470 171e 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3470      735F696E 
 3470      74657272 
 3470      75707473 
 3470      5F647731 
 3471              	.LASF364:
 3472 173a 68656172 		.ascii	"heart_rate\000"
 3472      745F7261 
 3472      746500
 3473              	.LASF169:
 3474 1745 6C6F6E67 		.ascii	"long unsigned int\000"
 3474      20756E73 
 3474      69676E65 
 3474      6420696E 
 3474      7400
 3475              	.LASF103:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 127


 3476 1757 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3476      6D5F305F 
 3476      696E7465 
 3476      72727570 
 3476      74735F33 
 3477              	.LASF273:
 3478 1771 63707573 		.ascii	"cpussRomCtl\000"
 3478      73526F6D 
 3478      43746C00 
 3479              	.LASF281:
 3480 177d 666C6F61 		.ascii	"float\000"
 3480      7400
 3481              	.LASF57:
 3482 1783 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3482      365F696E 
 3482      74657272 
 3482      7570745F 
 3482      4952516E 
 3483              	.LASF176:
 3484 1798 696E7433 		.ascii	"int32_t\000"
 3484      325F7400 
 3485              	.LASF377:
 3486 17a0 746F7563 		.ascii	"touch_task.c\000"
 3486      685F7461 
 3486      736B2E63 
 3486      00
 3487              	.LASF236:
 3488 17ad 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3488      6843746C 
 3488      4D61696E 
 3488      57733146 
 3488      72657100 
 3489              	.LASF113:
 3490 17c1 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3490      6D5F315F 
 3490      696E7465 
 3490      72727570 
 3490      74735F35 
 3491              	.LASF140:
 3492 17db 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3492      696E7465 
 3492      72727570 
 3492      74735F38 
 3492      5F495251 
 3493              	.LASF266:
 3494 17f1 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3494      73436D30 
 3494      53746174 
 3494      75734F66 
 3494      66736574 
 3495              	.LASF353:
 3496 1806 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3496      49435F45 
 3496      6E61626C 
 3496      65495251 
 3496      00
 3497              	.LASF126:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 128


 3498 1817 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3498      6D5F315F 
 3498      696E7465 
 3498      72727570 
 3498      74735F31 
 3499              	.LASF7:
 3500 1832 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3500      674D6F6E 
 3500      69746F72 
 3500      5F495251 
 3500      6E00
 3501              	.LASF5:
 3502 1844 55736167 		.ascii	"UsageFault_IRQn\000"
 3502      65466175 
 3502      6C745F49 
 3502      52516E00 
 3503              	.LASF108:
 3504 1854 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3504      6D5F315F 
 3504      696E7465 
 3504      72727570 
 3504      74735F30 
 3505              	.LASF135:
 3506 186e 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3506      696E7465 
 3506      72727570 
 3506      74735F33 
 3506      5F495251 
 3507              	.LASF162:
 3508 1884 756E7369 		.ascii	"unsigned char\000"
 3508      676E6564 
 3508      20636861 
 3508      7200
 3509              	.LASF168:
 3510 1892 5F5F7569 		.ascii	"__uint32_t\000"
 3510      6E743332 
 3510      5F7400
 3511              	.LASF278:
 3512 189d 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3512      6F636B53 
 3512      74617475 
 3512      734F6666 
 3512      73657400 
 3513              	.LASF121:
 3514 18b1 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3514      6D5F315F 
 3514      696E7465 
 3514      72727570 
 3514      74735F31 
 3515              	.LASF6:
 3516 18cc 53564361 		.ascii	"SVCall_IRQn\000"
 3516      6C6C5F49 
 3516      52516E00 
 3517              	.LASF69:
 3518 18d8 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3518      735F696E 
 3518      74657272 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 129


 3518      75707473 
 3518      5F647730 
 3519              	.LASF92:
 3520 18f4 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3520      735F696E 
 3520      74657272 
 3520      75707473 
 3520      5F666175 
 3521              	.LASF291:
 3522 1912 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 3522      6E5F7363 
 3522      625F6932 
 3522      635F636F 
 3522      6D6D616E 
 3523              	.LASF234:
 3524 192a 666C6173 		.ascii	"flashEraseDelay\000"
 3524      68457261 
 3524      73654465 
 3524      6C617900 
 3525              	.LASF65:
 3526 193a 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3526      735F696E 
 3526      74657272 
 3526      75707473 
 3526      5F647730 
 3527              	.LASF180:
 3528 1956 49434552 		.ascii	"ICER\000"
 3528      00
 3529              	.LASF296:
 3530 195b 73746174 		.ascii	"state\000"
 3530      6500
 3531              	.LASF132:
 3532 1961 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3532      696E7465 
 3532      72727570 
 3532      74735F30 
 3532      5F495251 
 3533              	.LASF186:
 3534 1977 49414252 		.ascii	"IABR\000"
 3534      00
 3535              	.LASF370:
 3536 197c 43617053 		.ascii	"CapSense_ScanAllWidgets\000"
 3536      656E7365 
 3536      5F536361 
 3536      6E416C6C 
 3536      57696467 
 3537              	.LASF26:
 3538 1994 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3538      5F696E74 
 3538      65727275 
 3538      70745F76 
 3538      64645F49 
 3539              	.LASF49:
 3540 19ac 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3540      735F696E 
 3540      74657272 
 3540      75707473 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 130


 3540      5F697063 
 3541              	.LASF0:
 3542 19c9 52657365 		.ascii	"Reset_IRQn\000"
 3542      745F4952 
 3542      516E00
 3543              	.LASF230:
 3544 19d4 666C6173 		.ascii	"flashRwwRequired\000"
 3544      68527777 
 3544      52657175 
 3544      69726564 
 3544      00
 3545              	.LASF259:
 3546 19e5 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3546      50727443 
 3546      66674F66 
 3546      66736574 
 3546      00
 3547              	.LASF81:
 3548 19f6 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3548      735F696E 
 3548      74657272 
 3548      75707473 
 3548      5F647731 
 3549              	.LASF68:
 3550 1a12 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3550      735F696E 
 3550      74657272 
 3550      75707473 
 3550      5F647730 
 3551              	.LASF2:
 3552 1a2e 48617264 		.ascii	"HardFault_IRQn\000"
 3552      4661756C 
 3552      745F4952 
 3552      516E00
 3553              	.LASF159:
 3554 1a3d 7369676E 		.ascii	"signed char\000"
 3554      65642063 
 3554      68617200 
 3555              	.LASF329:
 3556 1a49 70657269 		.ascii	"period\000"
 3556      6F6400
 3557              	.LASF148:
 3558 1a50 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3558      5F696E74 
 3558      65727275 
 3558      70745F73 
 3558      61725F49 
 3559              	.LASF240:
 3560 1a68 64774368 		.ascii	"dwChOffset\000"
 3560      4F666673 
 3560      657400
 3561              	.LASF213:
 3562 1a73 63707573 		.ascii	"cpussIpcIrqNr\000"
 3562      73497063 
 3562      4972714E 
 3562      7200
 3563              	.LASF328:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 131


 3564 1a81 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 3564      74635F74 
 3564      6370776D 
 3564      5F636F75 
 3564      6E746572 
 3565              	.LASF243:
 3566 1a9d 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3566      43746C50 
 3566      7265656D 
 3566      70746162 
 3566      6C65506F 
 3567              	.LASF118:
 3568 1ab3 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3568      6D5F315F 
 3568      696E7465 
 3568      72727570 
 3568      74735F31 
 3569              	.LASF279:
 3570 1ace 63795F73 		.ascii	"cy_stc_device_t\000"
 3570      74635F64 
 3570      65766963 
 3570      655F7400 
 3571              	.LASF44:
 3572 1ade 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3572      735F696E 
 3572      74657272 
 3572      75707473 
 3572      5F697063 
 3573              	.LASF182:
 3574 1afa 49535052 		.ascii	"ISPR\000"
 3574      00
 3575              	.LASF59:
 3576 1aff 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3576      696E7465 
 3576      72727570 
 3576      745F4952 
 3576      516E00
 3577              	.LASF326:
 3578 1b12 696E6974 		.ascii	"initKey\000"
 3578      4B657900 
 3579              	.LASF93:
 3580 1b1a 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3580      735F696E 
 3580      74657272 
 3580      75707473 
 3580      5F666175 
 3581              	.LASF284:
 3582 1b38 75696E74 		.ascii	"uint8\000"
 3582      3800
 3583              	.LASF361:
 3584 1b3e 4932436D 		.ascii	"I2Cm_context\000"
 3584      5F636F6E 
 3584      74657874 
 3584      00
 3585              	.LASF200:
 3586 1b4b 70617373 		.ascii	"passBase\000"
 3586      42617365 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 132


 3586      00
 3587              	.LASF237:
 3588 1b54 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3588      6843746C 
 3588      4D61696E 
 3588      57733246 
 3588      72657100 
 3589              	.LASF10:
 3590 1b68 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3590      5F696E74 
 3590      65727275 
 3590      7074735F 
 3590      6770696F 
 3591              	.LASF71:
 3592 1b84 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3592      735F696E 
 3592      74657272 
 3592      75707473 
 3592      5F647730 
 3593              	.LASF214:
 3594 1ba1 63707573 		.ascii	"cpussDwChNr\000"
 3594      73447743 
 3594      684E7200 
 3595              	.LASF315:
 3596 1bad 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 3596      74635F73 
 3596      63625F69 
 3596      32635F63 
 3596      6F6E7465 
 3597              	.LASF239:
 3598 1bc6 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3598      6843746C 
 3598      4D61696E 
 3598      57733446 
 3598      72657100 
 3599              	.LASF79:
 3600 1bda 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3600      735F696E 
 3600      74657272 
 3600      75707473 
 3600      5F647731 
 3601              	.LASF105:
 3602 1bf6 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3602      6D5F305F 
 3602      696E7465 
 3602      72727570 
 3602      74735F35 
 3603              	.LASF362:
 3604 1c10 63757272 		.ascii	"currentpage\000"
 3604      656E7470 
 3604      61676500 
 3605              	.LASF94:
 3606 1c1c 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3606      735F696E 
 3606      74657272 
 3606      7570745F 
 3606      63727970 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 133


 3607              	.LASF100:
 3608 1c38 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3608      6D5F305F 
 3608      696E7465 
 3608      72727570 
 3608      74735F30 
 3609              	.LASF82:
 3610 1c52 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3610      735F696E 
 3610      74657272 
 3610      75707473 
 3610      5F647731 
 3611              	.LASF209:
 3612 1c6e 69706356 		.ascii	"ipcVersion\000"
 3612      65727369 
 3612      6F6E00
 3613              	.LASF38:
 3614 1c79 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3614      735F696E 
 3614      74657272 
 3614      75707473 
 3614      5F697063 
 3615              	.LASF305:
 3616 1c95 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3616      65526442 
 3616      7566456D 
 3616      70747900 
 3617              	.LASF246:
 3618 1ca5 70657269 		.ascii	"periTrCmdOffset\000"
 3618      5472436D 
 3618      644F6666 
 3618      73657400 
 3619              	.LASF58:
 3620 1cb5 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3620      375F696E 
 3620      74657272 
 3620      7570745F 
 3620      4952516E 
 3621              	.LASF285:
 3622 1cca 696E7472 		.ascii	"intrSrc\000"
 3622      53726300 
 3623              	.LASF304:
 3624 1cd2 736C6176 		.ascii	"slaveStatus\000"
 3624      65537461 
 3624      74757300 
 3625              	.LASF98:
 3626 1cde 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3626      735F696E 
 3626      74657272 
 3626      75707473 
 3626      5F636D34 
 3627              	.LASF110:
 3628 1cfe 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3628      6D5F315F 
 3628      696E7465 
 3628      72727570 
 3628      74735F32 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccBLlRfp.s 			page 134


 3629              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
