
****** PlanAhead v14.3 (64-bit)
  **** Build 209282 by xbuild on Thu Oct 18 20:50:53 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGALab/product/Lab7_debug/Project/pa.fromNetlist.tcl
# create_project -name LCD1602 -dir "D:/FPGALab/product/Lab7_debug/Project/planAhead_run_1" -part xc3s250etq144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/FPGALab/product/Lab7_debug/Project/LCD1602_Disp.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/FPGALab/product/Lab7_debug/Project} }
# set_property target_constrs_file "D:/FPGALab/product/Lab7_debug/Code/LCD1602_Disp.ucf" [current_fileset -constrset]
Adding file 'D:/FPGALab/product/Lab7_debug/Code/LCD1602_Disp.ucf' to fileset 'constrs_1'
# add_files [list {D:/FPGALab/product/Lab7_debug/Code/LCD1602_Disp.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250etq144-4
Release 14.3 - ngc2edif P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design LCD1602_Disp.ngc ...
WARNING:NetListWriters:298 - No output is written to LCD1602_Disp.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_pr_state_cmp_lt0000_lut<14 : 1>
   on block LCD1602_Disp is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_pr_state_sub0003_cy<12 : 0> on
   block LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_pr_state_sub0003_lut<12 : 1> on
   block LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_pr_state_sub0005_lut<12 : 3> on
   block LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pr_state_sub0003<14 : 3> on block
   LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pr_state_sub0005<14 : 3> on block
   LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus s_cnt_max<13 : 5> on block LCD1602_Disp
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus s_lcd_ddram_addr<6 : 0> on block
   LCD1602_Disp is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file LCD1602_Disp.edif ...
ngc2edif: Total memory usage is 83180 kilobytes

Parsing EDIF File [./planAhead_run_1/LCD1602.data/cache/LCD1602_Disp_ngc_279f8638.edif]
Finished Parsing EDIF File [./planAhead_run_1/LCD1602.data/cache/LCD1602_Disp_ngc_279f8638.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/tq144/Package.xml
Loading io standards from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/FPGALab/product/Lab7_debug/Code/LCD1602_Disp.ucf]
Finished Parsing UCF File [D:/FPGALab/product/Lab7_debug/Code/LCD1602_Disp.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (HD_IBUFG, HD_BUFG): 1 instances

Phase 0 | Netlist Checksum: 89bf0d46
exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 05 15:37:50 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
