{
    "c_atu_cfg_crnc": {
        "__offset": 134217728,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_atu_sts_crnc": {
        "__offset": 134217736,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_atu_msc_shadow_action": {
        "__offset": 134217784,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_atu_msc_shadow": {
        "__offset": 134217792,
        "__size": 32,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_atu_dbg_cfg_lsa_sel_idx": {
        "__offset": 134217968,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            4,
            "SRW HRO",
            15
        ]
    },
    "c_atu_err_elapsed_time": {
        "__offset": 134217984,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_atu_err_flg": {
        "__offset": 134217992,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "page_perm_err": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_trans_err": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_unsuccess_cmpl": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_error_poisoned": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_page_req_err": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "no_translation": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "invalid_ac": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "prb_expired": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "nta_pte_align_err": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_odp_config_err": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "addr_out_of_range": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_page_size_config_err": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_page_size_err": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "p_tarb_cdt_uflow": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "np_tarb_cdt_uflow": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_odp_req_err": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_fn_disabled_err": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hw_err": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "epoch_cnt_err": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "rspq_cmpl_err": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "odp_unexp_idx_err": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "in_progress_cnt_err": [
            54,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_atu_err_first_flg": {
        "__offset": 134218000,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_atu_err_first_flg_ts": {
        "__offset": 134218008,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_atu_err_clr": {
        "__offset": 134218016,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_atu_err_irqa_msk": {
        "__offset": 134218024,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_atu_err_irqb_msk": {
        "__offset": 134218032,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_atu_err_first_flg_msk": {
        "__offset": 134218040,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_atu_err_info_msk": {
        "__offset": 134218048,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_atu_ext_err_flg": {
        "__offset": 134218056,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "ac_mem_cor": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "otb_mem_cor": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "tag_mem_cor": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "ingress_bus_cor": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "data_mem_cor": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_tail_mem_cor": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_next_mem_cor": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "missq_mem_cor": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "uniqq_mem_cor": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_mem_cor": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "pointer_mem_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "replayq_mem_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "retryq_mem_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "prb_mem_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "invalq_mem_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "rspinfoq_mem_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "cmpldata_mem_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "atucq_mem_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_prq_mem_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "odpq_mem_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "ac_mem_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "otb_mem_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "tag_mem_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "ingress_bus_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "data_mem_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_tail_mem_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_next_mem_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "missq_mem_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "uniqq_mem_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "chain_mem_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "pointer_mem_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "replayq_mem_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "retryq_mem_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "prb_mem_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "invalq_mem_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "rspinfoq_mem_ucor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "cmpldata_mem_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "atucq_mem_ucor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "ats_prq_mem_ucor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_ucor": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "odpq_mem_ucor": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "anchor_vld_mem_ucor": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "anchor_mem_ucor": [
            57,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_atu_ext_err_first_flg": {
        "__offset": 134218064,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_atu_ext_err_first_flg_ts": {
        "__offset": 134218072,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_atu_ext_err_clr": {
        "__offset": 134218080,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_atu_ext_err_irqa_msk": {
        "__offset": 134218088,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_atu_ext_err_irqb_msk": {
        "__offset": 134218096,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_atu_ext_err_first_flg_msk": {
        "__offset": 134218104,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_atu_ext_err_info_msk": {
        "__offset": 134218112,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_atu_err_info_mem": {
        "__offset": 134218240,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            12,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            6,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            12,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            6,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ac": {
        "__offset": 134218248,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ],
        "error_type": [
            16,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_translation": {
        "__offset": 134218256,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            10,
            2,
            "SRW HWO",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_page_req": {
        "__offset": 134218264,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            10,
            2,
            "SRW HWO",
            0
        ],
        "prg_rsp_code": [
            12,
            4,
            "SRW HWO",
            0
        ],
        "prb_ucor": [
            16,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_pcie_ep": {
        "__offset": 134218272,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_pcie_uc": {
        "__offset": 134218280,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ],
        "cmpl_status": [
            16,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_trans": {
        "__offset": 134218288,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            10,
            2,
            "SRW HWO",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HWO",
            0
        ],
        "cmpl_status": [
            57,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_page_perm": {
        "__offset": 134218296,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ],
        "perm_ats_priv": [
            16,
            1,
            "SRW HWO",
            0
        ],
        "perm_ats_exec": [
            17,
            1,
            "SRW HWO",
            0
        ],
        "perm_w": [
            18,
            1,
            "SRW HWO",
            0
        ],
        "perm_r": [
            19,
            1,
            "SRW HWO",
            0
        ],
        "perm_req_ats_priv": [
            20,
            1,
            "SRW HWO",
            0
        ],
        "perm_req_ats_exec": [
            21,
            1,
            "SRW HWO",
            0
        ],
        "perm_req_w": [
            22,
            1,
            "SRW HWO",
            0
        ],
        "perm_req_r": [
            23,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_nta_pte_align": {
        "__offset": 134218304,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            10,
            2,
            "SRW HWO",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HWO",
            0
        ],
        "page_size": [
            57,
            5,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_fifo": {
        "__offset": 134218312,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            16,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_addr_out_of_range": {
        "__offset": 134218320,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            10,
            2,
            "SRW HWO",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_page_size_config": {
        "__offset": 134218328,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ],
        "pg_size": [
            16,
            5,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_page_size": {
        "__offset": 134218336,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ],
        "pg_size": [
            16,
            6,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ee_odp_req": {
        "__offset": 134218344,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_odp_config": {
        "__offset": 134218352,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_prb_expired": {
        "__offset": 134218360,
        "__size": 8,
        "__entries": 1,
        "index": [
            0,
            9,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_ats_fn_disabled": {
        "__offset": 134218368,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "client": [
            12,
            2,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_rarb": {
        "__offset": 134218376,
        "__size": 8,
        "__entries": 1,
        "hdr_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "data_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "bad_vld": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "bad_eop": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "bad_cmd": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "unexpected_cmpl_ptid": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "cmpl_tag_out_of_range": [
            6,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_epoch_cnt": {
        "__offset": 134218384,
        "__size": 8,
        "__entries": 1,
        "oxe_at_epoch0_cnt_underrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "oxe_at_epoch0_cnt_overrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "oxe_at_epoch1_cnt_underrun": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "oxe_at_epoch1_cnt_overrun": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "ixe_at_epoch0_cnt_underrun": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "ixe_at_epoch0_cnt_overrun": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "ixe_at_epoch1_cnt_underrun": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "ixe_at_epoch1_cnt_overrun": [
            7,
            1,
            "SRW HWO",
            0
        ],
        "ee_at_epoch0_cnt_underrun": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "ee_at_epoch0_cnt_overrun": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "ee_at_epoch1_cnt_underrun": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "ee_at_epoch1_cnt_overrun": [
            11,
            1,
            "SRW HWO",
            0
        ],
        "ib_epoch0_cnt_underrun": [
            12,
            1,
            "SRW HWO",
            0
        ],
        "ib_epoch0_cnt_overrun": [
            13,
            1,
            "SRW HWO",
            0
        ],
        "ib_epoch1_cnt_underrun": [
            14,
            1,
            "SRW HWO",
            0
        ],
        "ib_epoch1_cnt_overrun": [
            15,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_rspq_cmpl": {
        "__offset": 134218392,
        "__size": 8,
        "__entries": 1,
        "cmpl_last_surplus": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "cmpl_last_deficit": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "cmpl_missing": [
            2,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_odp_unexp_idx": {
        "__offset": 134218400,
        "__size": 8,
        "__entries": 1,
        "prb_index": [
            0,
            9,
            "SRW HWO",
            0
        ],
        "ats_pg_rsp": [
            9,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_err_info_in_progress_cnt": {
        "__offset": 134218408,
        "__size": 8,
        "__entries": 1,
        "oxe_epoch0_cnt_underrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "oxe_epoch0_cnt_overrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "oxe_epoch1_cnt_underrun": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "oxe_epoch1_cnt_overrun": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "ixe_epoch0_cnt_underrun": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "ixe_epoch0_cnt_overrun": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "ixe_epoch1_cnt_underrun": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "ixe_epoch1_cnt_overrun": [
            7,
            1,
            "SRW HWO",
            0
        ],
        "ee_epoch0_cnt_underrun": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "ee_epoch0_cnt_overrun": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "ee_epoch1_cnt_underrun": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "ee_epoch1_cnt_overrun": [
            11,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_atu_cfg_nta": {
        "__offset": 134218752,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_ats": {
        "__offset": 134218760,
        "__size": 8,
        "__entries": 1,
        "inval_batch_mode": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "num_xlations_req": [
            4,
            2,
            "SRW HRO",
            3
        ],
        "inval_process_interval": [
            8,
            5,
            "SRW HRO",
            26
        ],
        "truncate_gt_stu_rsp": [
            16,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_cmdproc": {
        "__offset": 134218768,
        "__size": 8,
        "__entries": 1,
        "rd_ptr": [
            4,
            5,
            "SRW HRW",
            0
        ],
        "wr_ptr": [
            20,
            5,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_wb_data": {
        "__offset": 134218776,
        "__size": 8,
        "__entries": 1,
        "data": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_ptid_pool": {
        "__offset": 134218784,
        "__size": 8,
        "__entries": 1,
        "size": [
            0,
            6,
            "SRW HRO",
            32
        ]
    },
    "c_atu_cfg_ats_dynamic": {
        "__offset": 134218792,
        "__size": 8,
        "__entries": 1,
        "phw": [
            0,
            10,
            "SRW HRO",
            256
        ],
        "ahw": [
            16,
            9,
            "SRW HRO",
            128
        ],
        "alw": [
            32,
            9,
            "SRW HRO",
            32
        ]
    },
    "c_atu_cfg_cmds": {
        "__offset": 134218800,
        "__size": 8,
        "__entries": 1,
        "writeback_acid": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "ib_wait_int_idx": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "ib_wait_int_enable": [
            28,
            1,
            "SRW HRO",
            0
        ],
        "cmpl_wait_int_idx": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "cmpl_wait_int_enable": [
            44,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_odpq": {
        "__offset": 134218808,
        "__size": 8,
        "__entries": 1,
        "prb_index": [
            0,
            9,
            "SRW HRO",
            0
        ],
        "status": [
            16,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_odp": {
        "__offset": 134218816,
        "__size": 8,
        "__entries": 1,
        "acid": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "int_idx": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "int_enable": [
            28,
            1,
            "SRW HRO",
            0
        ],
        "odp_en": [
            60,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_pri": {
        "__offset": 134218824,
        "__size": 8,
        "__entries": 1,
        "base_addr": [
            12,
            45,
            "SRW HRO",
            0
        ],
        "relaxed_ordering_en": [
            60,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_prb": {
        "__offset": 134218832,
        "__size": 8,
        "__entries": 1,
        "timeout": [
            0,
            4,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_tarb_cdts": {
        "__offset": 134218840,
        "__size": 8,
        "__entries": 1,
        "posted_limit": [
            0,
            5,
            "SRW HRO",
            16
        ],
        "non_posted_limit": [
            16,
            5,
            "SRW HRO",
            16
        ]
    },
    "c_atu_cfg_anchor_chk": {
        "__offset": 134218848,
        "__size": 8,
        "__entries": 1,
        "intrvl": [
            0,
            32,
            "SRW HRO",
            1000
        ]
    },
    "c_atu_cfg_xlation_hist": {
        "__offset": 134218856,
        "__size": 8,
        "__entries": 1,
        "nta_bin1_min": [
            0,
            6,
            "SRW HRO",
            16
        ],
        "nta_bin2_min": [
            8,
            6,
            "SRW HRO",
            32
        ],
        "nta_bin3_min": [
            16,
            6,
            "SRW HRO",
            48
        ],
        "ats_bin1_min": [
            32,
            6,
            "SRW HRO",
            16
        ],
        "ats_bin2_min": [
            40,
            6,
            "SRW HRO",
            32
        ],
        "ats_bin3_min": [
            48,
            6,
            "SRW HRO",
            48
        ],
        "cntr_inc": [
            56,
            5,
            "SRW HRO",
            7
        ]
    },
    "c_atu_cfg_odp_hist": {
        "__offset": 134218864,
        "__size": 8,
        "__entries": 1,
        "nic_pri_bin1_min": [
            0,
            6,
            "SRW HRO",
            16
        ],
        "nic_pri_bin2_min": [
            8,
            6,
            "SRW HRO",
            32
        ],
        "nic_pri_bin3_min": [
            16,
            6,
            "SRW HRO",
            48
        ],
        "ats_prs_bin1_min": [
            32,
            6,
            "SRW HRO",
            16
        ],
        "ats_prs_bin2_min": [
            40,
            6,
            "SRW HRO",
            32
        ],
        "ats_prs_bin3_min": [
            48,
            6,
            "SRW HRO",
            48
        ],
        "cntr_inc": [
            56,
            5,
            "SRW HRO",
            7
        ]
    },
    "c1_atu_cfg_odp_decouple": {
        "__offset": 134218872,
        "__size": 8,
        "__entries": 1,
        "flush_req_delay": [
            0,
            10,
            "SRW HRO",
            128
        ],
        "enable": [
            12,
            1,
            "SRW HRO",
            1
        ]
    },
    "c2_atu_cfg_odp_decouple": {
        "__offset": 134218872,
        "__size": 8,
        "__entries": 1,
        "flush_req_delay": [
            0,
            32,
            "SRW HRO",
            1023
        ],
        "enable": [
            32,
            1,
            "SRW HRO",
            1
        ],
        "wait_no_trigger": [
            33,
            1,
            "SRW HRO",
            1
        ],
        "ip_all_client": [
            34,
            1,
            "SRW HRO",
            1
        ],
        "tcam_mask": [
            35,
            2,
            "SRW HRO",
            3
        ],
        "flush_to_trigger": [
            37,
            1,
            "SRW HRO",
            0
        ],
        "trigger_wo_odp": [
            38,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_inbound_wait": {
        "__offset": 134218880,
        "__size": 8,
        "__entries": 1,
        "rsp_addr": [
            3,
            54,
            "SRW HRO",
            0
        ],
        "rsp_en": [
            57,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_atu_cfg_ac_table": {
        "__offset": 134283264,
        "__size": 32,
        "__entries": 1024,
        "ta_mode_opts": [
            12,
            46,
            "SRW HRO",
            0
        ],
        "mem_size": [
            76,
            45,
            "SRW HRO",
            0
        ],
        "mem_base": [
            143,
            42,
            "SRW HRO",
            0
        ],
        "idx_salt": [
            224,
            8,
            "SRW HRO",
            0
        ],
        "ptn_salt": [
            232,
            2,
            "SRW HRO",
            0
        ],
        "cntr_pool_id": [
            234,
            2,
            "SRW HRO",
            0
        ],
        "odp_mode": [
            236,
            1,
            "SRW HRO",
            0
        ],
        "odp_en": [
            237,
            1,
            "SRW HRO",
            0
        ],
        "do_not_filter": [
            238,
            1,
            "SRW HRO",
            0
        ],
        "ptg_mode": [
            240,
            3,
            "SRW HRO",
            0
        ],
        "pg_table_size": [
            244,
            4,
            "SRW HRO",
            0
        ],
        "base_pg_size": [
            248,
            4,
            "SRW HRO",
            0
        ],
        "do_not_cache": [
            252,
            1,
            "SRW HRO",
            0
        ],
        "ta_mode": [
            253,
            2,
            "SRW HRO",
            0
        ],
        "context_en": [
            255,
            1,
            "SRW HRO",
            0
        ],
        "nta_root_ptr": [
            12,
            45
        ],
        "nta_use_req_acid": [
            57,
            1
        ],
        "ats_vf_num": [
            12,
            6
        ],
        "ats_vf_en": [
            18,
            1
        ],
        "ats_no_write": [
            19,
            1
        ],
        "ats_pasid": [
            20,
            20
        ],
        "ats_pasid_er": [
            40,
            1
        ],
        "ats_pasid_pmr": [
            41,
            1
        ],
        "ats_pasid_en": [
            42,
            1
        ],
        "ats_filter_optimistic": [
            43,
            1
        ]
    },
    "c_atu_cfg_cq_table": {
        "__offset": 134324224,
        "__size": 8,
        "__entries": 32,
        "cmd_args": [
            0,
            62,
            "SRW HRO",
            0
        ],
        "cmd": [
            62,
            2,
            "SRW HRO",
            0
        ],
        "inval_acid": [
            0,
            10
        ],
        "inval_size": [
            11,
            1
        ],
        "inval_addr": [
            12,
            45
        ],
        "comp_wait_rsp_addr": [
            3,
            54
        ],
        "comp_wait_rsp_en": [
            57,
            1
        ]
    },
    "c_atu_sts_init_done": {
        "__offset": 134219776,
        "__size": 8,
        "__entries": 1,
        "tag_init_done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "anchor_init_done": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "prb_init_done": [
            2,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_cmdproc": {
        "__offset": 134219784,
        "__size": 8,
        "__entries": 1,
        "atucq_cmd_count": [
            0,
            16,
            "SRO HWO",
            0
        ],
        "atucq_cmd": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "atucq_running": [
            28,
            1,
            "SRO HWO",
            0
        ],
        "atucq_idle": [
            29,
            1,
            "SRO HWO",
            1
        ],
        "atucq_waiting_arb": [
            30,
            1,
            "SRO HWO",
            0
        ],
        "inbound_wait_idle": [
            31,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_atu_sts_at_epoch": {
        "__offset": 134219792,
        "__size": 8,
        "__entries": 1,
        "current_epoch": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "ee_epoch0_cntr_ne0": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "ee_epoch1_cntr_ne0": [
            9,
            1,
            "SRO HWO",
            0
        ],
        "oxe_epoch0_cntr_ne0": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "oxe_epoch1_cntr_ne0": [
            13,
            1,
            "SRO HWO",
            0
        ],
        "ixe_epoch0_cntr_ne0": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "ixe_epoch1_cntr_ne0": [
            17,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_ixe_at_epoch_cntr": {
        "__offset": 134219800,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_oxe_at_epoch_cntr": {
        "__offset": 134219808,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_ee_at_epoch_cntr": {
        "__offset": 134219816,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_ib_epoch": {
        "__offset": 134219824,
        "__size": 8,
        "__entries": 1,
        "current_epoch": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "mirrored_epoch": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "epoch0_cntr_ne0": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "epoch1_cntr_ne0": [
            9,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_ib_epoch_cntr": {
        "__offset": 134219832,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_ats_dynamic": {
        "__offset": 134219840,
        "__size": 8,
        "__entries": 1,
        "oprr": [
            0,
            10,
            "SRO HWO",
            0
        ],
        "oar": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "flag": [
            32,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_odpq": {
        "__offset": 134219848,
        "__size": 8,
        "__entries": 1,
        "odpq_space": [
            0,
            4,
            "SRO HWO",
            8
        ]
    },
    "c_atu_sts_tarb_cdts": {
        "__offset": 134219856,
        "__size": 8,
        "__entries": 1,
        "posted_val": [
            0,
            5,
            "SRO HWO",
            0
        ],
        "posted_avail": [
            8,
            1,
            "SRO HWO",
            1
        ],
        "non_posted_val": [
            16,
            5,
            "SRO HWO",
            0
        ],
        "non_posted_avail": [
            24,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_atu_sts_ats_vf_disabled": {
        "__offset": 134219864,
        "__size": 8,
        "__entries": 1,
        "vf_disabled": [
            0,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_ats_pf_disabled": {
        "__offset": 134219872,
        "__size": 8,
        "__entries": 1,
        "pf_disabled": [
            0,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_nic_pri": {
        "__offset": 134220032,
        "__size": 8,
        "__entries": 1,
        "wr_ptr": [
            0,
            9,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_ats_prs": {
        "__offset": 134220040,
        "__size": 8,
        "__entries": 1,
        "prq_count": [
            0,
            10,
            "SRO HWO",
            0
        ],
        "outstanding_count": [
            12,
            10,
            "SRO HWO",
            0
        ],
        "prs_ctrl_e": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "prs_stat_rf": [
            25,
            1,
            "SRO HWO",
            0
        ],
        "prs_stat_s": [
            26,
            1,
            "SRO HWO",
            0
        ],
        "prs_stat_uprgi": [
            27,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            28,
            2,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_impl_inval": {
        "__offset": 134220048,
        "__size": 8,
        "__entries": 1,
        "flr_num_vfs": [
            0,
            7,
            "SRO HWO",
            0
        ],
        "flr_pf": [
            7,
            1,
            "SRO HWO",
            0
        ],
        "ats_ctrl_num_vfs": [
            8,
            7,
            "SRO HWO",
            0
        ],
        "ats_ctrl_pf_needed": [
            15,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_ats_invalq": {
        "__offset": 134220056,
        "__size": 8,
        "__entries": 1,
        "requester_id": [
            0,
            16,
            "SRO HWO",
            0
        ],
        "vf_num": [
            16,
            6,
            "SRO HWO",
            0
        ],
        "vf_en": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "invals_to_process": [
            28,
            6,
            "SRO HWO",
            0
        ],
        "invalq_count": [
            36,
            6,
            "SRO HWO",
            0
        ],
        "invalq_full": [
            42,
            1,
            "SRO HWO",
            0
        ],
        "invalq_vld": [
            43,
            1,
            "SRO HWO",
            0
        ],
        "state_drive_rsp": [
            44,
            1,
            "SRO HWO",
            0
        ],
        "state_cmpl_wait": [
            45,
            1,
            "SRO HWO",
            0
        ],
        "state_invalidating": [
            46,
            1,
            "SRO HWO",
            0
        ],
        "state_wait_arb": [
            47,
            1,
            "SRO HWO",
            0
        ],
        "state_wait_trig": [
            48,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_atu_sts_ixe_in_progress_cntr": {
        "__offset": 134220064,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_oxe_in_progress_cntr": {
        "__offset": 134220072,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_ee_in_progress_cntr": {
        "__offset": 134220080,
        "__size": 8,
        "__entries": 1,
        "epoch0": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "epoch1": [
            16,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_atu_sts_odp_decouple": {
        "__offset": 134220088,
        "__size": 8,
        "__entries": 1,
        "previous_epoch": [
            0,
            1,
            "SRO HWO",
            1
        ],
        "cmpl_wait_active": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "ixe_at_prev_epoch_cnt_ne0": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "ixe_at_prev_epoch_ip_cnt_eq0": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "ixe_prb_vld": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            5,
            2,
            "SRO HWO",
            0
        ]
    },
    "c_atu_sts_prb_table": {
        "__offset": 134348800,
        "__size": 8,
        "__entries": 512,
        "acid": [
            0,
            10,
            "SRW HRW",
            0
        ],
        "client": [
            10,
            2,
            "SRW HRW",
            0
        ],
        "addr": [
            12,
            45,
            "SRW HRW",
            0
        ],
        "w": [
            57,
            1,
            "SRW HRW",
            0
        ],
        "r": [
            58,
            1,
            "SRW HRW",
            0
        ],
        "ta_mode": [
            59,
            2,
            "SRW HRW",
            0
        ],
        "odp_mode": [
            61,
            1,
            "SRO HRW",
            0
        ],
        "expired": [
            62,
            1,
            "SRO HRW",
            0
        ],
        "valid": [
            63,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_atu_dbg_misc": {
        "__offset": 134220800,
        "__size": 8,
        "__entries": 1,
        "index_hashing_disable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "filtering_disable": [
            1,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_crnc": {
        "__offset": 0,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_cq_sts_crnc": {
        "__offset": 8,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_cq_msc_shadow_action": {
        "__offset": 56,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_cq_msc_shadow": {
        "__offset": 64,
        "__size": 136,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "word8": [
            512,
            64,
            "SRW HRW",
            0
        ],
        "word9": [
            576,
            64,
            "SRW HRW",
            0
        ],
        "word10": [
            640,
            64,
            "SRW HRW",
            0
        ],
        "word11": [
            704,
            64,
            "SRW HRW",
            0
        ],
        "word12": [
            768,
            64,
            "SRW HRW",
            0
        ],
        "word13": [
            832,
            64,
            "SRW HRW",
            0
        ],
        "word14": [
            896,
            64,
            "SRW HRW",
            0
        ],
        "word15": [
            960,
            64,
            "SRW HRW",
            0
        ],
        "word16": [
            1024,
            2,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_cfg_lsa_sel_idx": {
        "__offset": 240,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            6,
            "SRW HRO",
            63
        ]
    },
    "c_cq_err_elapsed_time": {
        "__offset": 256,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_cq_err_flg": {
        "__offset": 264,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "c_state_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_state_mem_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_status_mem_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "c_state_ucor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_ucor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_ucor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_state_mem_ucor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_status_mem_ucor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_nempty_vectr_ucor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_full_vectr_ucor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "tle_oversubscribed": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_bad_xactn_err": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_cmpltn_err": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_tou_wr_hw_err": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_ll_wr_hw_err": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_invld_wr_sw_err": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_tou_wr_sw_err": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_ll_wr_sw_err": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "msg_cnt_uflw": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "fq_load_uflw": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "wr_ptr_updt_err": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ard_ptr_update_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_fqu_free_list_ovf": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_fqu_free_list_ovf": [
            46,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_cq_err_first_flg": {
        "__offset": 272,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_cq_err_first_flg_ts": {
        "__offset": 280,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_cq_err_clr": {
        "__offset": 288,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_cq_err_irqa_msk": {
        "__offset": 296,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_cq_err_irqb_msk": {
        "__offset": 304,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_cq_err_first_flg_msk": {
        "__offset": 312,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_cq_err_info_msk": {
        "__offset": 320,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_cq_ext_err_flg": {
        "__offset": 328,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "remap_array_cor": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "cprof_table_cor": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "ac_remap_array_cor": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_fq_cmd_cor": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fq_cmd_cor": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_fid_list_ptrs_cor": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fid_list_ptrs_cor": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_buf_cor": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ptr_cor": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_base_cor": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ocuset_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "tg_ptr_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "tg_base_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_bufs_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_bufs_info_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_ptrs_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "target_pfq_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_bufs_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_info_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_list_ptrs_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "ct_table_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_table_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_table_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "ct_events_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "thresh_table_cor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "trig_ct_field_cor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "trig_list_nodes_cor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_ll_reorder_cor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_cmd_ptrs_cor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "in_fifo_cor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "wb_addr_cor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "remap_array_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "cprof_table_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "ac_remap_array_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_fq_cmd_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fq_cmd_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_fid_list_ptrs_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fid_list_ptrs_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_buf_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ptr_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_base_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ocuset_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "tg_ptr_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "tg_base_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_bufs_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_bufs_info_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "pfq_ptrs_ucor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "target_pfq_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_bufs_ucor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_info_ucor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "tu_pfq_list_ptrs_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "ct_table_ucor": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_table_ucor": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_table_ucor": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "ct_events_ucor": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "thresh_table_ucor": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "trig_ct_field_ucor": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "trig_list_nodes_ucor": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_ll_reorder_ucor": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_cmd_ptrs_ucor": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "in_fifo_ucor": [
            62,
            1,
            "SRW1 HRW",
            0
        ],
        "wb_addr_ucor": [
            63,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_cq_ext_err_first_flg": {
        "__offset": 336,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_cq_ext_err_first_flg_ts": {
        "__offset": 344,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_cq_ext_err_clr": {
        "__offset": 352,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_cq_ext_err_irqa_msk": {
        "__offset": 360,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_cq_ext_err_irqb_msk": {
        "__offset": 368,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_cq_ext_err_first_flg_msk": {
        "__offset": 376,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_cq_ext_err_info_msk": {
        "__offset": 384,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_cq_err_info_mem": {
        "__offset": 400,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            12,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            7,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            12,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            7,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_fifo_err": {
        "__offset": 408,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            8,
            6,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_cc": {
        "__offset": 416,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            5,
            "SRW HWO",
            0
        ],
        "sub_id": [
            8,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_rarb": {
        "__offset": 432,
        "__size": 16,
        "__entries": 1,
        "bad_xactn_err": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_sts_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_ep_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_len_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_addr_err": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_dv_err": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_eop_err": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "cmpltn_data_mbe_err": [
            7,
            1,
            "SRW HWO",
            0
        ],
        "tou_wr_hw_err": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "invld_wr_sw_err": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "tou_wr_sw_err": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "msg_type": [
            16,
            3,
            "SRW HWO",
            0
        ],
        "cmpl_status": [
            20,
            3,
            "SRW HWO",
            0
        ],
        "ep": [
            24,
            1,
            "SRW HWO",
            0
        ],
        "dv": [
            25,
            1,
            "SRW HWO",
            0
        ],
        "eop": [
            26,
            1,
            "SRW HWO",
            0
        ],
        "data_mbe": [
            27,
            1,
            "SRW HWO",
            0
        ],
        "tag": [
            32,
            9,
            "SRW HWO",
            0
        ],
        "lower_address": [
            48,
            7,
            "SRW HWO",
            0
        ],
        "first_dw_be": [
            64,
            4,
            "SRW HWO",
            0
        ],
        "last_dw_be": [
            68,
            4,
            "SRW HWO",
            0
        ],
        "length": [
            80,
            11,
            "SRW HWO",
            0
        ],
        "addr_29_2": [
            98,
            28,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_rarb_ll": {
        "__offset": 448,
        "__size": 16,
        "__entries": 1,
        "hw_data_uncorr_err": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "hw_early_eop_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "hw_missing_eop_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "hw_data_valid_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "sw_addr_err": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "sw_align_err": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "sw_op_chgd_err": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "sw_offset_err": [
            7,
            1,
            "SRW HWO",
            0
        ],
        "sw_offset_chgd_err": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "sw_overlap_err": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "ll_op": [
            16,
            3,
            "SRW HWO",
            0
        ],
        "cq_id": [
            32,
            10,
            "SRW HWO",
            0
        ],
        "is_tgq": [
            48,
            1,
            "SRW HWO",
            0
        ],
        "first_dw_be": [
            64,
            4,
            "SRW HWO",
            0
        ],
        "last_dw_be": [
            68,
            4,
            "SRW HWO",
            0
        ],
        "length": [
            80,
            11,
            "SRW HWO",
            0
        ],
        "addr_in_pg_15_2": [
            98,
            14,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_ocu_map": {
        "__offset": 464,
        "__size": 8,
        "__entries": 1,
        "ocu_id": [
            0,
            8,
            "SRW HWO",
            0
        ],
        "fq_id": [
            8,
            6,
            "SRW HWO",
            0
        ]
    },
    "c_cq_err_info_wr_ptr_updt": {
        "__offset": 472,
        "__size": 8,
        "__entries": 1,
        "invalid_wr_ptr": [
            0,
            16,
            "SRW HWO",
            0
        ],
        "max_ptr": [
            16,
            16,
            "SRW HWO",
            0
        ],
        "cq_id": [
            32,
            10,
            "SRW HWO",
            0
        ],
        "is_tgq": [
            48,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_cq_cfg_init_txq_hw_state": {
        "__offset": 1024,
        "__size": 8,
        "__entries": 1,
        "cq_handle": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "pending": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_init_tgq_hw_state": {
        "__offset": 1088,
        "__size": 8,
        "__entries": 1,
        "cq_handle": [
            0,
            9,
            "SRW HRO",
            0
        ],
        "pending": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_init_ct_hw_state": {
        "__offset": 1152,
        "__size": 8,
        "__entries": 1,
        "ct_handle": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "init": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "cancel": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "pending": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_mem_rd_thresh": {
        "__offset": 1216,
        "__size": 8,
        "__entries": 1,
        "max_outstanding_req": [
            0,
            9,
            "SRW HRO",
            511
        ]
    },
    "c_cq_cfg_tle_pool": {
        "__offset": 1280,
        "__size": 8,
        "__entries": 4,
        "num_reserved": [
            0,
            12,
            "SRW HRO",
            8
        ],
        "in_use": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "max_alloc": [
            32,
            12,
            "SRW HRO",
            512
        ]
    },
    "c_cq_cfg_sts_tle_shared": {
        "__offset": 1312,
        "__size": 8,
        "__entries": 1,
        "num_shared": [
            0,
            12,
            "SRW HRO",
            2016
        ],
        "num_shared_allocated": [
            32,
            12,
            "SRO HWO",
            0
        ],
        "num_total_allocated": [
            48,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_credit_limits": {
        "__offset": 1328,
        "__size": 16,
        "__entries": 1,
        "lpe_cmd_credits": [
            0,
            10,
            "SRW HRO",
            512
        ],
        "lpe_rcv_fifo_credits": [
            16,
            4,
            "SRW HRO",
            12
        ],
        "ee_event_credits": [
            24,
            5,
            "SRW HRO",
            16
        ],
        "tou_fq_credits": [
            40,
            7,
            "SRW HRO",
            64
        ],
        "tarb_p_credits": [
            48,
            5,
            "SRW HRO",
            16
        ],
        "tarb_np_credits": [
            56,
            5,
            "SRW HRO",
            16
        ],
        "prefetch_tou_credits": [
            64,
            5,
            "SRW HRO",
            16
        ],
        "tou_wb_credits": [
            72,
            5,
            "SRW HRO",
            16
        ],
        "tou_event_credits": [
            80,
            3,
            "SRW HRO",
            4
        ],
        "tgq_cmd_fail_event_credits": [
            88,
            3,
            "SRW HRO",
            4
        ],
        "txq_cmd_fail_event_credits": [
            96,
            4,
            "SRW HRO",
            12
        ],
        "tou_cmd_fail_event_credits": [
            104,
            3,
            "SRW HRO",
            4
        ],
        "fq_tot_credits": [
            112,
            9,
            "SRW HRO",
            256
        ]
    },
    "c_cq_cfg_event_cnts": {
        "__offset": 1344,
        "__size": 8,
        "__entries": 1,
        "enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "init": [
            1,
            1,
            "SWO HRO",
            0
        ],
        "init_done": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "ovf_cnt": [
            4,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_cq_txq_base_table": {
        "__offset": 65536,
        "__size": 16,
        "__entries": 1024,
        "mem_q_eq": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "mem_q_base": [
            12,
            45,
            "SRW HRO",
            0
        ],
        "mem_q_max_ptr": [
            64,
            16,
            "SRW HRO",
            0
        ],
        "mem_q_rgid": [
            80,
            8,
            "SRW HRO",
            0
        ],
        "spare": [
            88,
            1,
            "SRW HRO",
            0
        ],
        "mem_q_stat_cnt_pool": [
            90,
            2,
            "SRW HRO",
            0
        ],
        "mem_q_pfq": [
            100,
            6,
            "SRW HRW",
            0
        ],
        "mem_q_lcid": [
            108,
            4,
            "SRW HRW",
            0
        ],
        "mem_q_acid": [
            112,
            10,
            "SRW HRO",
            0
        ],
        "mem_q_policy": [
            122,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_cq_txq_enable": {
        "__offset": 8192,
        "__size": 8,
        "__entries": 1024,
        "txq_enable": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "drain": [
            1,
            1,
            "SRW HRW",
            0
        ],
        "fence": [
            2,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_cq_txq_tc_table": {
        "__offset": 90112,
        "__size": 8,
        "__entries": 1024,
        "mem_q_tc": [
            0,
            3,
            "SRW HRW",
            0
        ],
        "mem_q_trig": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "mem_q_eth": [
            4,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_cq_txq_wrptr_table": {
        "__offset": 98304,
        "__size": 8,
        "__entries": 1024,
        "mem_q_wr_ptr": [
            0,
            16,
            "SRW HRW",
            4
        ]
    },
    "c_cq_txq_rdptr_table": {
        "__offset": 589824,
        "__size": 8,
        "__entries": 1024,
        "mem_q_rd_ptr": [
            0,
            16,
            "SRO HRW",
            4
        ]
    },
    "c_cq_txq_preptr_table": {
        "__offset": 458752,
        "__size": 8,
        "__entries": 1024,
        "mem_q_pre_ptr": [
            0,
            16,
            "SRO HRW",
            4
        ],
        "mem_q_pre_ptr_par": [
            16,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_cq_txq_ack_ctr": {
        "__offset": 606208,
        "__size": 8,
        "__entries": 1024,
        "mem_q_ack_ctr": [
            0,
            12,
            "SRO HRW",
            0
        ]
    },
    "c_cq_tgq_table": {
        "__offset": 106496,
        "__size": 16,
        "__entries": 512,
        "mem_q_eq": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "mem_q_base": [
            12,
            45,
            "SRW HRO",
            0
        ],
        "mem_q_max_ptr": [
            64,
            16,
            "SRW HRO",
            0
        ],
        "mem_q_rgid": [
            80,
            8,
            "SRW HRO",
            0
        ],
        "spare": [
            88,
            1,
            "SRW HRW",
            0
        ],
        "mem_q_stat_cnt_pool": [
            90,
            2,
            "SRW HRO",
            0
        ],
        "mem_q_tc_reg": [
            92,
            3,
            "SRW HRO",
            0
        ],
        "mem_q_acid": [
            112,
            10,
            "SRW HRO",
            0
        ],
        "mem_q_policy": [
            122,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_cq_tgq_enable": {
        "__offset": 16384,
        "__size": 8,
        "__entries": 512,
        "tgq_enable": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "drain": [
            1,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_tgq_wrptr_table": {
        "__offset": 114688,
        "__size": 8,
        "__entries": 512,
        "mem_q_wr_ptr": [
            0,
            16,
            "SRW HRW",
            4
        ]
    },
    "c_cq_tgq_rdptr_table": {
        "__offset": 598016,
        "__size": 8,
        "__entries": 512,
        "mem_q_rd_ptr": [
            0,
            16,
            "SRO HRW",
            4
        ]
    },
    "c_cq_tgq_preptr_table": {
        "__offset": 466944,
        "__size": 8,
        "__entries": 512,
        "mem_q_pre_ptr": [
            0,
            16,
            "SRO HRW",
            4
        ],
        "mem_q_pre_ptr_par": [
            16,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_cq_tgq_ack_ctr": {
        "__offset": 614400,
        "__size": 8,
        "__entries": 512,
        "mem_q_ack_ctr": [
            0,
            12,
            "SRO HRW",
            0
        ],
        "append_ctr": [
            16,
            14,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_cq_policy": {
        "__offset": 1600,
        "__size": 8,
        "__entries": 1,
        "policy_0_shift": [
            0,
            4,
            "SRW HRO",
            4
        ],
        "policy_0_empty": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "policy_1_shift": [
            8,
            4,
            "SRW HRO",
            4
        ],
        "policy_1_empty": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "policy_2_shift": [
            16,
            4,
            "SRW HRO",
            4
        ],
        "policy_2_empty": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "policy_3_shift": [
            24,
            4,
            "SRW HRO",
            4
        ],
        "policy_3_empty": [
            28,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_cp_table": {
        "__offset": 118784,
        "__size": 8,
        "__entries": 256,
        "vni": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "dscp_unrsto": [
            16,
            6,
            "SRW HRO",
            0
        ],
        "dscp_rstuno": [
            24,
            6,
            "SRW HRO",
            0
        ],
        "hrp_vld": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "smt_disabled": [
            33,
            1,
            "SRW HRO",
            0
        ],
        "sct_disabled": [
            34,
            1,
            "SRW HRO",
            0
        ],
        "srb_disabled": [
            35,
            1,
            "SRW HRO",
            0
        ],
        "valid": [
            36,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_cp_fl_table": {
        "__offset": 120832,
        "__size": 8,
        "__entries": 256,
        "pfq": [
            0,
            6,
            "SRW HRO",
            0
        ],
        "tc": [
            8,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ct_wb_mem_addr": {
        "__offset": 524288,
        "__size": 8,
        "__entries": 2048,
        "wb_mem_context": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "wb_mem_addr": [
            10,
            54,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ct_enable": {
        "__offset": 557056,
        "__size": 8,
        "__entries": 2048,
        "ct_enable": [
            0,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_cfg_cid_array": {
        "__offset": 327680,
        "__size": 8,
        "__entries": 4096,
        "cid": [
            0,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ac_array": {
        "__offset": 393216,
        "__size": 8,
        "__entries": 2048,
        "ac": [
            0,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_pfq_thresh_table": {
        "__offset": 122880,
        "__size": 8,
        "__entries": 48,
        "high_thresh": [
            0,
            9,
            "SRW HRO",
            0
        ],
        "buf_cnt": [
            16,
            10,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_fq_thresh_table": {
        "__offset": 123392,
        "__size": 8,
        "__entries": 48,
        "thresh": [
            0,
            41,
            "SRW HRO",
            4194304
        ]
    },
    "c_cq_cfg_pfq_tc_map": {
        "__offset": 123904,
        "__size": 8,
        "__entries": 48,
        "pfq_tc": [
            0,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ocuset_ocu_table": {
        "__offset": 124928,
        "__size": 8,
        "__entries": 48,
        "ocu_base": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "ocu_count": [
            8,
            4,
            "SRW HRO",
            0
        ],
        "ocu_static": [
            12,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ocu_hash_mask": {
        "__offset": 233552,
        "__size": 8,
        "__entries": 1,
        "dfa": [
            0,
            32,
            "SRW HRO",
            4294963200
        ],
        "vni": [
            32,
            16,
            "SRW HRO",
            65535
        ],
        "dscp": [
            48,
            6,
            "SRW HRO",
            63
        ]
    },
    "c_cq_cfg_ocuset_fq_table": {
        "__offset": 126976,
        "__size": 8,
        "__entries": 48,
        "fq_count": [
            0,
            4,
            "SRW HRO",
            1
        ]
    },
    "c_cq_cfg_ocu_table": {
        "__offset": 129024,
        "__size": 8,
        "__entries": 256,
        "msg_count": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "fq_saved": [
            12,
            6,
            "SRO HWO",
            0
        ],
        "fq": [
            20,
            6,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ct_rgid_table": {
        "__offset": 131072,
        "__size": 8,
        "__entries": 2048,
        "rgid": [
            0,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_ptlte_rgid_table": {
        "__offset": 163840,
        "__size": 8,
        "__entries": 2048,
        "rgid": [
            0,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_eq_rgid_table": {
        "__offset": 196608,
        "__size": 8,
        "__entries": 2048,
        "rgid": [
            0,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_tg_thresh": {
        "__offset": 229376,
        "__size": 8,
        "__entries": 1,
        "thresh_0": [
            0,
            14,
            "SRW HRO",
            0
        ],
        "thresh_1": [
            16,
            14,
            "SRW HRO",
            0
        ],
        "thresh_2": [
            32,
            14,
            "SRW HRO",
            0
        ],
        "thresh_3": [
            48,
            14,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_fq_resrv": {
        "__offset": 233472,
        "__size": 8,
        "__entries": 8,
        "num_reserved": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "max_alloc": [
            8,
            9,
            "SRW HRO",
            256
        ],
        "num_alloc": [
            20,
            9,
            "SRO HWO",
            0
        ]
    },
    "c_cq_cfg_fq_policy": {
        "__offset": 233536,
        "__size": 8,
        "__entries": 1,
        "fq_1_active": [
            0,
            8,
            "SRW HRO",
            128
        ],
        "fq_2_active": [
            8,
            8,
            "SRW HRO",
            85
        ],
        "fq_3_active": [
            16,
            8,
            "SRW HRO",
            64
        ],
        "fq_4_active": [
            24,
            8,
            "SRW HRO",
            51
        ],
        "fq_5_active": [
            32,
            8,
            "SRW HRO",
            42
        ],
        "fq_6_active": [
            40,
            8,
            "SRW HRO",
            36
        ],
        "fq_7_active": [
            48,
            8,
            "SRW HRO",
            32
        ],
        "fq_8_active": [
            56,
            8,
            "SRW HRO",
            32
        ]
    },
    "c_cq_cfg_fq_load": {
        "__offset": 233544,
        "__size": 8,
        "__entries": 1,
        "hdr_len": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "put_hdr_len": [
            8,
            8,
            "SRW HRO",
            64
        ],
        "put_payload_scale": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "put_payload_shift": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "get_hdr_len": [
            32,
            8,
            "SRW HRO",
            64
        ],
        "get_payload_scale": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "get_payload_shift": [
            48,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_cq_cfg_thresh_map": {
        "__offset": 262144,
        "__size": 8,
        "__entries": 512,
        "thresh_id": [
            0,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_cq_sts_init_done": {
        "__offset": 303096,
        "__size": 8,
        "__entries": 1,
        "cq_init_done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "tou_init_done": [
            1,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_fq_load": {
        "__offset": 307200,
        "__size": 8,
        "__entries": 48,
        "count": [
            0,
            41,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_dma_payload_data": {
        "__offset": 303104,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_idc_payload_data": {
        "__offset": 303136,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_ll_dma_payload_data": {
        "__offset": 303168,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_ll_idc_payload_data": {
        "__offset": 303232,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_tou_payload_data": {
        "__offset": 303200,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_tg": {
        "__offset": 2048,
        "__size": 8,
        "__entries": 1,
        "in_use": [
            0,
            7,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_tle_in_use": {
        "__offset": 2128,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_max_tle_in_use": {
        "__offset": 2160,
        "__size": 8,
        "__entries": 4,
        "max": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_cq_sts_max_tle_list_len": {
        "__offset": 2192,
        "__size": 8,
        "__entries": 4,
        "max": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_cq_sts_credits_in_use": {
        "__offset": 2224,
        "__size": 16,
        "__entries": 1,
        "lpe_cmd_credits": [
            0,
            10,
            "SRO HWO",
            0
        ],
        "lpe_rcv_fifo_credits": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "ee_event_credits": [
            24,
            5,
            "SRO HWO",
            0
        ],
        "tou_fq_credits": [
            40,
            7,
            "SRO HWO",
            0
        ],
        "tarb_p_credits": [
            48,
            5,
            "SRO HWO",
            0
        ],
        "tarb_np_credits": [
            56,
            5,
            "SRO HWO",
            0
        ],
        "prefetch_tou_credits": [
            64,
            5,
            "SRO HWO",
            0
        ],
        "tou_wb_credits": [
            72,
            5,
            "SRO HWO",
            0
        ],
        "tou_event_credits": [
            80,
            3,
            "SRO HWO",
            0
        ],
        "tgq_cmd_fail_event_credits": [
            88,
            3,
            "SRO HWO",
            0
        ],
        "txq_cmd_fail_event_credits": [
            96,
            4,
            "SRO HWO",
            0
        ],
        "tou_cmd_fail_event_credits": [
            100,
            3,
            "SRO HWO",
            0
        ],
        "fq_tot_credits": [
            104,
            9,
            "SRO HWO",
            0
        ],
        "fq_sh_credits": [
            116,
            9,
            "SRO HWO",
            0
        ]
    },
    "c_cq_sts_ll_bufs_in_use": {
        "__offset": 2240,
        "__size": 8,
        "__entries": 1,
        "bufs_not_empty": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "bufs_full": [
            16,
            11,
            "SRO HWO",
            0
        ],
        "max_bufs_not_empty": [
            32,
            11,
            "SRO HWO",
            0
        ],
        "max_bufs_full": [
            48,
            11,
            "SRO HWO",
            0
        ],
        "init_max_bufs_not_empty": [
            60,
            1,
            "SWS HRW",
            0
        ],
        "init_max_bufs_full": [
            61,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_cq_sts_ll_status": {
        "__offset": 630784,
        "__size": 8,
        "__entries": 1024,
        "rjctd_ll_op_ctr": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "ll_error": [
            16,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_ll_state": {
        "__offset": 638976,
        "__size": 8,
        "__entries": 1024,
        "qw_valid": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "wr_ptr_5_0": [
            16,
            6,
            "SRW HRW",
            0
        ],
        "last_op": [
            24,
            3,
            "SRW HRW",
            0
        ],
        "queue_not_empty": [
            32,
            1,
            "SRW HRW",
            0
        ],
        "mid_op": [
            33,
            1,
            "SRW HRW",
            0
        ],
        "split_op": [
            34,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_ll_buf_sb": {
        "__offset": 647168,
        "__size": 8,
        "__entries": 1024,
        "sb": [
            0,
            2,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_ll_buf": {
        "__offset": 655360,
        "__size": 128,
        "__entries": 1024,
        "word_0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word_1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word_2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word_3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word_4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word_5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word_6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word_7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "word_8": [
            512,
            64,
            "SRW HRW",
            0
        ],
        "word_9": [
            576,
            64,
            "SRW HRW",
            0
        ],
        "word_10": [
            640,
            64,
            "SRW HRW",
            0
        ],
        "word_11": [
            704,
            64,
            "SRW HRW",
            0
        ],
        "word_12": [
            768,
            64,
            "SRW HRW",
            0
        ],
        "word_13": [
            832,
            64,
            "SRW HRW",
            0
        ],
        "word_14": [
            896,
            64,
            "SRW HRW",
            0
        ],
        "word_15": [
            960,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_ct_fields": {
        "__offset": 32768,
        "__size": 8,
        "__entries": 2048,
        "threshold": [
            0,
            48,
            "SRW HRW",
            0
        ],
        "cq_id": [
            48,
            11,
            "SRW HRW",
            0
        ],
        "is_trig_dma": [
            59,
            1,
            "SRW HRW",
            0
        ],
        "tle_pool": [
            60,
            2,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_trig_cmd_ms": {
        "__offset": 917504,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 2048,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            14,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_trig_cmd_ls": {
        "__offset": 1310720,
        "__size": 128,
        "__struct_size": 80,
        "__entries": 2048,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "word8": [
            512,
            64,
            "SRW HRW",
            0
        ],
        "word9": [
            576,
            27,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_success_cnt": {
        "__offset": 786432,
        "__size": 8,
        "__entries": 2048,
        "success": [
            0,
            48,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_failure_cnt": {
        "__offset": 802816,
        "__size": 8,
        "__entries": 2048,
        "failure": [
            0,
            7,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_threshold_head": {
        "__offset": 819200,
        "__size": 8,
        "__entries": 2048,
        "threshold_head": [
            0,
            48,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_threshold_tail": {
        "__offset": 835584,
        "__size": 8,
        "__entries": 2048,
        "threshold_tail": [
            0,
            48,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_trig_ops_list_ptrs": {
        "__offset": 851968,
        "__size": 8,
        "__entries": 2048,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_trig_ops_queue_st": {
        "__offset": 868352,
        "__size": 8,
        "__entries": 2048,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_cq_dbg_pfq_list_ptrs": {
        "__offset": 884736,
        "__size": 8,
        "__entries": 512,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_pfq_queue_st": {
        "__offset": 888832,
        "__size": 8,
        "__entries": 48,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_cq_dbg_txfq_list_ptrs": {
        "__offset": 890880,
        "__size": 8,
        "__entries": 256,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "num_flits": [
            12,
            2,
            "SRW HRW",
            0
        ],
        "idc": [
            14,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_txfq_queue_st": {
        "__offset": 892928,
        "__size": 8,
        "__entries": 48,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "num_flits": [
            12,
            2,
            "SRW HRW",
            0
        ],
        "idc": [
            14,
            1,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_cq_dbg_tupfq_list_ptrs": {
        "__offset": 893952,
        "__size": 8,
        "__entries": 128,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_tupfq_queue_st": {
        "__offset": 894976,
        "__size": 8,
        "__entries": 4,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_cq_dbg_tufq_list_ptrs": {
        "__offset": 895488,
        "__size": 8,
        "__entries": 64,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "num_flits": [
            12,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_tufq_queue_st": {
        "__offset": 896000,
        "__size": 8,
        "__entries": 8,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "num_flits": [
            12,
            1,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_cq_sts_event_cnts": {
        "__offset": 1048576,
        "__size": 8,
        "__entries": 512,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_cq_dbg_cfg_lsa_trig_cmn": {
        "__offset": 1052672,
        "__size": 8,
        "__entries": 2,
        "cap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "trig_reset": [
            8,
            1,
            "SRW HRO",
            1
        ]
    },
    "c1_cq_dbg_cfg_lsa_trig": {
        "__offset": 1053184,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_cq_dbg_cfg_lsa_trig": {
        "__offset": 1053184,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_crnc": {
        "__offset": 142606336,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_ee_sts_crnc": {
        "__offset": 142606344,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_ee_cfg_rt_offset": {
        "__offset": 142606368,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_ee_msc_shadow_action": {
        "__offset": 142606392,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_ee_msc_shadow": {
        "__offset": 142606400,
        "__size": 64,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_cfg_lsa_sel_idx": {
        "__offset": 142606576,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_ee_err_elapsed_time": {
        "__offset": 142606592,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_ee_err_flg": {
        "__offset": 142606600,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_ovflw_rsrvn": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_ovflw_fc_sc": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_ovflw_ordinary": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_dsabld_event": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_dsabld_sw_state_wr": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_dsabld_lpe_query": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_rsrvn_uflw": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "unxpctd_trnsltn_rsp": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hw_err": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_sw_err": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_err": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_state_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "unxpctd_cq_cdt": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "unxpctd_tarb_cdt": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_state_updt_urun": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_state_updt_orun": [
            51,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_ee_err_first_flg": {
        "__offset": 142606608,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_ee_err_first_flg_ts": {
        "__offset": 142606616,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_ee_err_clr": {
        "__offset": 142606624,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_ee_err_irqa_msk": {
        "__offset": 142606632,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ee_err_irqb_msk": {
        "__offset": 142606640,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ee_err_first_flg_msk": {
        "__offset": 142606648,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ee_err_info_msk": {
        "__offset": 142606656,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ee_ext_err_flg": {
        "__offset": 142606664,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "leo_mem_cor": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "pts_mem_cor": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_bus_cor": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_bus_cor": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_bus_cor": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_bus_cor": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_bus_cor": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_bus_cor": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "eqd_mem_cor": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "eqsws_mem_cor": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "eqhws_mem_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "ecbsb_mem_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "ecb_mem_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "acb_vect_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "eqswupd_vect_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "lm_cbeq_mem_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "lm_state_vect_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "trnrsp_mem_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "trnrsp_bus_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "rlscb_vect_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "trncb_vect_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "leo_mem_ucor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "pts_mem_ucor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_bus_ucor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_bus_ucor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_bus_ucor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_bus_ucor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_bus_ucor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_bus_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "eqd_mem_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "eqsws_mem_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "eqhws_mem_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "ecbsb_mem_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "ecb_mem_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "acb_vect_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "lm_cbeq_mem_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "trnrsp_mem_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "trnrsp_bus_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "rlscb_vect_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "trncb_vect_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_to_ee_urun": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_to_ee_orun": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_to_ee_urun": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_to_ee_orun": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_to_ee_urun": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_to_ee_orun": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_to_ee_urun": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_to_ee_orun": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_to_ee_urun": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_to_ee_orun": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_to_ee_urun": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_to_ee_orun": [
            60,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_ee_ext_err_first_flg": {
        "__offset": 142606672,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_ee_ext_err_first_flg_ts": {
        "__offset": 142606680,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_ee_ext_err_clr": {
        "__offset": 142606688,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_ee_ext_err_irqa_msk": {
        "__offset": 142606696,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ee_ext_err_irqb_msk": {
        "__offset": 142606704,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ee_ext_err_first_flg_msk": {
        "__offset": 142606712,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ee_ext_err_info_msk": {
        "__offset": 142606720,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ee_err_info_mem": {
        "__offset": 142606736,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            12,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            11,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            5,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            12,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            11,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            5,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_eq_cfg": {
        "__offset": 142606744,
        "__size": 8,
        "__entries": 1,
        "eq_ovflw_rsrvn": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "eq_ovflw_fc_sc": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "eq_ovflw_ordinary": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "eq_dsabld_event": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "eq_dsabld_sw_state_wr": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "eq_dsabld_lpe_query": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "event_type": [
            8,
            5,
            "SRW HWO",
            0
        ],
        "eq_handle": [
            16,
            11,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_rsrvn_uflw": {
        "__offset": 142606752,
        "__size": 8,
        "__entries": 1,
        "event_type": [
            8,
            5,
            "SRW HWO",
            0
        ],
        "eq_handle": [
            16,
            11,
            "SRW HWO",
            0
        ],
        "pending_events": [
            32,
            26,
            "SRW HWO",
            0
        ],
        "required_evnt_slots": [
            60,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_trnsltn": {
        "__offset": 142606760,
        "__size": 8,
        "__entries": 1,
        "cb_id": [
            0,
            8,
            "SRW HWO",
            0
        ],
        "free": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "already_trnsltd": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "eq_wr_pending": [
            10,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_rarb": {
        "__offset": 142606768,
        "__size": 8,
        "__entries": 1,
        "hdr_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "data_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "bad_vld": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "bad_eop": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "bad_cmd": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "invalid_access": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "eq_none": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "first_dw_be": [
            8,
            4,
            "SRW HWO",
            0
        ],
        "last_dw_be": [
            12,
            4,
            "SRW HWO",
            0
        ],
        "length": [
            16,
            11,
            "SRW HWO",
            0
        ],
        "addr_29_2": [
            34,
            28,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_tarb": {
        "__offset": 142606776,
        "__size": 8,
        "__entries": 1,
        "ecb_mem_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "ecbsb_mem_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "trnrsp_mem_ucor": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "trnsltn_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "evnt_dropped": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "irq_dropped": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "trnsltn_performed": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "trnsltn_rc": [
            8,
            6,
            "SRW HWO",
            0
        ],
        "acid": [
            16,
            10,
            "SRW HWO",
            0
        ],
        "eq_handle": [
            32,
            11,
            "SRW HWO",
            0
        ]
    },
    "c_ee_err_info_eq_ucor": {
        "__offset": 142606784,
        "__size": 8,
        "__entries": 1,
        "eqd_mem_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "eqsws_mem_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "eqhws_mem_ucor": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "aes_rsn": [
            8,
            4,
            "SRW HWO",
            0
        ],
        "eq_handle": [
            32,
            11,
            "SRW HWO",
            0
        ]
    },
    "c_ee_cfg_credit_limits": {
        "__offset": 142607360,
        "__size": 8,
        "__entries": 1,
        "cq_ct_credits": [
            0,
            7,
            "SRW HRO",
            64
        ],
        "tarb_credits": [
            8,
            5,
            "SRW HRO",
            16
        ]
    },
    "c_ee_cfg_max_ecbs_limit": {
        "__offset": 142607368,
        "__size": 8,
        "__entries": 1,
        "max_ecbs": [
            0,
            9,
            "SRW HRO",
            256
        ]
    },
    "c_ee_cfg_timestamp_freq": {
        "__offset": 142607376,
        "__size": 8,
        "__entries": 1,
        "clk_divider": [
            0,
            32,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_init_eq_hw_state": {
        "__offset": 142607384,
        "__size": 8,
        "__entries": 1,
        "eq_handle": [
            0,
            11,
            "SRWS HRO",
            0
        ],
        "pending": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_ee_cfg_latency_monitor": {
        "__offset": 142607392,
        "__size": 32,
        "__entries": 1,
        "granularity": [
            0,
            16,
            "SRW HRO",
            50
        ],
        "lt_limit": [
            32,
            9,
            "SRW HRO",
            511
        ],
        "granularity_a": [
            64,
            16,
            "SRW HRO",
            50
        ],
        "lt_reduction_a": [
            80,
            9,
            "SRW HRO",
            0
        ],
        "lt_limit_a": [
            96,
            9,
            "SRW HRO",
            511
        ],
        "granularity_b": [
            128,
            16,
            "SRW HRO",
            50
        ],
        "lt_reduction_b": [
            144,
            9,
            "SRW HRO",
            0
        ],
        "lt_limit_b": [
            160,
            9,
            "SRW HRO",
            511
        ],
        "thresh_a": [
            192,
            9,
            "SRW HRO",
            256
        ],
        "hysteresis_a": [
            208,
            9,
            "SRW HRO",
            0
        ],
        "thresh_b": [
            224,
            9,
            "SRW HRO",
            256
        ],
        "hysteresis_b": [
            240,
            9,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_event_overrides": {
        "__offset": 142607424,
        "__size": 8,
        "__entries": 1,
        "pct_ovr_send_disable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_send_disable": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "pct_ovr_success_disable": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_success_disable": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "pct_ovr_ct_send": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_ct_send": [
            5,
            1,
            "SRW HRO",
            1
        ],
        "pct_ovr_ct_ack": [
            6,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_ct_ack": [
            7,
            1,
            "SRW HRO",
            1
        ],
        "pct_ovr_ct_reply": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_ct_reply": [
            9,
            1,
            "SRW HRO",
            1
        ],
        "pct_ovr_ct_bytes": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "pct_set_ct_bytes": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "pct_blk_rndzvs_supp_ovr": [
            14,
            1,
            "SRW HRO",
            0
        ],
        "pct_use_long_format": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_ct_comm": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_ct_comm": [
            17,
            1,
            "SRW HRO",
            1
        ],
        "lpe_ovr_ct_overflow": [
            18,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_ct_overflow": [
            19,
            1,
            "SRW HRO",
            1
        ],
        "lpe_ovr_ct_bytes": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_ct_bytes": [
            21,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_comm_disable": [
            22,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_comm_disable": [
            23,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_success_disable": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_success_disable": [
            25,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_link_disable": [
            26,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_link_disable": [
            27,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_unlink_disable": [
            28,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_unlink_disable": [
            29,
            1,
            "SRW HRO",
            0
        ],
        "lpe_ovr_use_once": [
            30,
            1,
            "SRW HRO",
            0
        ],
        "lpe_set_use_once": [
            31,
            1,
            "SRW HRO",
            0
        ],
        "lpe_blk_unlnk_supp_ovr": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "ixe_ovr_ct_comm": [
            34,
            1,
            "SRW HRO",
            0
        ],
        "ixe_set_ct_comm": [
            35,
            1,
            "SRW HRO",
            1
        ],
        "ixe_ovr_ct_bytes": [
            36,
            1,
            "SRW HRO",
            0
        ],
        "ixe_set_ct_bytes": [
            37,
            1,
            "SRW HRO",
            0
        ],
        "ixe_ovr_comm_disable": [
            38,
            1,
            "SRW HRO",
            0
        ],
        "ixe_set_comm_disable": [
            39,
            1,
            "SRW HRO",
            0
        ],
        "ixe_ovr_success_disable": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "ixe_set_success_disable": [
            41,
            1,
            "SRW HRO",
            0
        ],
        "ixe_ovr_use_once": [
            42,
            1,
            "SRW HRO",
            0
        ],
        "ixe_set_use_once": [
            43,
            1,
            "SRW HRO",
            0
        ],
        "ixe_blk_unlnk_supp_ovr": [
            44,
            1,
            "SRW HRO",
            0
        ],
        "ixe_blk_rndzvs_supp_ovr": [
            45,
            1,
            "SRW HRO",
            0
        ],
        "ixe_count_enet": [
            46,
            1,
            "SRW HRO",
            1
        ],
        "ixe_use_long_format": [
            47,
            1,
            "SRW HRO",
            0
        ],
        "mst_ovr_ct_comm": [
            48,
            1,
            "SRW HRO",
            0
        ],
        "mst_set_ct_comm": [
            49,
            1,
            "SRW HRO",
            1
        ],
        "mst_ovr_ct_bytes": [
            50,
            1,
            "SRW HRO",
            0
        ],
        "mst_set_ct_bytes": [
            51,
            1,
            "SRW HRO",
            0
        ],
        "mst_ovr_comm_disable": [
            52,
            1,
            "SRW HRO",
            0
        ],
        "mst_set_comm_disable": [
            53,
            1,
            "SRW HRO",
            0
        ],
        "mst_ovr_success_disable": [
            54,
            1,
            "SRW HRO",
            0
        ],
        "mst_set_success_disable": [
            55,
            1,
            "SRW HRO",
            0
        ],
        "mst_ovr_use_once": [
            56,
            1,
            "SRW HRO",
            0
        ],
        "mst_set_use_once": [
            57,
            1,
            "SRW HRO",
            0
        ],
        "mst_blk_unlnk_supp_ovr": [
            58,
            1,
            "SRW HRO",
            0
        ],
        "mst_blk_rndzvs_supp_ovr": [
            59,
            1,
            "SRW HRO",
            0
        ],
        "mst_use_long_format": [
            60,
            1,
            "SRW HRO",
            0
        ],
        "lpe_use_long_format": [
            61,
            1,
            "SRW HRO",
            0
        ],
        "cq_use_long_format": [
            62,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_eq_descriptor": {
        "__offset": 142737408,
        "__size": 64,
        "__struct_size": 56,
        "__entries": 2048,
        "eq_enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "cntr_pool_id": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "reserved_fc": [
            16,
            14,
            "SRW HRO",
            0
        ],
        "event_int_idx": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "event_int_en": [
            47,
            1,
            "SRW HRO",
            0
        ],
        "latency_tolerance": [
            48,
            9,
            "SRW HRO",
            0
        ],
        "eq_sts_num_thld": [
            64,
            2,
            "SRW HRO",
            0
        ],
        "eq_sts_thld_base": [
            72,
            6,
            "SRW HRO",
            0
        ],
        "eq_sts_thld_offst": [
            80,
            6,
            "SRW HRO",
            0
        ],
        "eq_sts_thld_shift": [
            88,
            5,
            "SRW HRO",
            0
        ],
        "eq_sts_dropped_en": [
            94,
            1,
            "SRW HRO",
            0
        ],
        "use_buffer_b": [
            95,
            1,
            "SRW HRO",
            0
        ],
        "eq_sts_int_idx": [
            96,
            11,
            "SRW HRO",
            0
        ],
        "eq_sts_int_en": [
            111,
            1,
            "SRW HRO",
            0
        ],
        "buffer_a_size": [
            128,
            20,
            "SRW HRO",
            0
        ],
        "buffer_a_en": [
            159,
            1,
            "SRW HRO",
            0
        ],
        "buffer_b_size": [
            160,
            20,
            "SRW HRO",
            0
        ],
        "buffer_b_en": [
            191,
            1,
            "SRW HRO",
            0
        ],
        "buffer_a_addr": [
            204,
            45,
            "SRW HRO",
            0
        ],
        "buffer_b_addr": [
            268,
            45,
            "SRW HRO",
            0
        ],
        "acid": [
            320,
            10,
            "SRW HRO",
            0
        ],
        "pf_match": [
            336,
            8,
            "SRW HRO",
            0
        ],
        "pf_match_shift": [
            344,
            6,
            "SRW HRO",
            0
        ],
        "pf_mask_shift": [
            352,
            6,
            "SRW HRO",
            0
        ],
        "spare": [
            384,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_eq_sw_state": {
        "__offset": 142622720,
        "__size": 8,
        "__entries": 2048,
        "rd_ptr": [
            0,
            26,
            "SRW HRO",
            0
        ],
        "reading_buffer_b": [
            31,
            1,
            "SRW HRO",
            0
        ],
        "event_int_disable": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "eq_sts_int_disable": [
            33,
            1,
            "SRW HRO",
            0
        ],
        "event_drop_seq_no": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "spare": [
            44,
            4,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_sts_eq_hw_state": {
        "__offset": 142639104,
        "__size": 16,
        "__entries": 2048,
        "wr_ptr": [
            0,
            26,
            "SRW HRW",
            0
        ],
        "writing_buffer_b": [
            31,
            1,
            "SRW HRW",
            0
        ],
        "pending_events": [
            32,
            26,
            "SRW HRW",
            0
        ],
        "ecb_idx": [
            64,
            8,
            "SRW HRW",
            0
        ],
        "ecb_state": [
            72,
            3,
            "SRW HRW",
            0
        ],
        "eq_switch_dfrd": [
            80,
            1,
            "SRW HRW",
            0
        ],
        "eq_switch_pending": [
            81,
            1,
            "SRW HRW",
            0
        ],
        "prefetch_pending": [
            82,
            1,
            "SRW HRW",
            0
        ],
        "event_int_blkd": [
            83,
            1,
            "SRW HRW",
            0
        ],
        "event_dropped": [
            84,
            1,
            "SRW HRW",
            0
        ],
        "event_drop_seq_no": [
            85,
            1,
            "SRW HRW",
            0
        ],
        "spare": [
            96,
            2,
            "SRW HRW",
            0
        ]
    },
    "c_ee_cfg_long_evnt_ovr_table": {
        "__offset": 142610432,
        "__size": 8,
        "__entries": 64,
        "n0_use_long_fmt": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "n1_use_long_fmt": [
            2,
            2,
            "SRW HRO",
            0
        ],
        "n2_use_long_fmt": [
            4,
            2,
            "SRW HRO",
            0
        ],
        "n3_use_long_fmt": [
            6,
            2,
            "SRW HRO",
            0
        ],
        "n4_use_long_fmt": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "n5_use_long_fmt": [
            10,
            2,
            "SRW HRO",
            0
        ],
        "n6_use_long_fmt": [
            12,
            2,
            "SRW HRO",
            0
        ],
        "n7_use_long_fmt": [
            14,
            2,
            "SRW HRO",
            0
        ],
        "n8_use_long_fmt": [
            16,
            2,
            "SRW HRO",
            0
        ],
        "n9_use_long_fmt": [
            18,
            2,
            "SRW HRO",
            0
        ],
        "n10_use_long_fmt": [
            20,
            2,
            "SRW HRO",
            0
        ],
        "n11_use_long_fmt": [
            22,
            2,
            "SRW HRO",
            0
        ],
        "n12_use_long_fmt": [
            24,
            2,
            "SRW HRO",
            0
        ],
        "n13_use_long_fmt": [
            26,
            2,
            "SRW HRO",
            0
        ],
        "n14_use_long_fmt": [
            28,
            2,
            "SRW HRO",
            0
        ],
        "n15_use_long_fmt": [
            30,
            2,
            "SRW HRO",
            0
        ],
        "n16_use_long_fmt": [
            32,
            2,
            "SRW HRO",
            0
        ],
        "n17_use_long_fmt": [
            34,
            2,
            "SRW HRO",
            0
        ],
        "n18_use_long_fmt": [
            36,
            2,
            "SRW HRO",
            0
        ],
        "n19_use_long_fmt": [
            38,
            2,
            "SRW HRO",
            0
        ],
        "n20_use_long_fmt": [
            40,
            2,
            "SRW HRO",
            0
        ],
        "n21_use_long_fmt": [
            42,
            2,
            "SRW HRO",
            0
        ],
        "n22_use_long_fmt": [
            44,
            2,
            "SRW HRO",
            0
        ],
        "n23_use_long_fmt": [
            46,
            2,
            "SRW HRO",
            0
        ],
        "n24_use_long_fmt": [
            48,
            2,
            "SRW HRO",
            0
        ],
        "n25_use_long_fmt": [
            50,
            2,
            "SRW HRO",
            0
        ],
        "n26_use_long_fmt": [
            52,
            2,
            "SRW HRO",
            0
        ],
        "n27_use_long_fmt": [
            54,
            2,
            "SRW HRO",
            0
        ],
        "n28_use_long_fmt": [
            56,
            2,
            "SRW HRO",
            0
        ],
        "n29_use_long_fmt": [
            58,
            2,
            "SRW HRO",
            0
        ],
        "n30_use_long_fmt": [
            60,
            2,
            "SRW HRO",
            0
        ],
        "n31_use_long_fmt": [
            62,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_ee_cfg_periodic_tstamp_table": {
        "__offset": 142610944,
        "__size": 8,
        "__entries": 32,
        "n63_n0_enable_periodic_tstamp": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_ee_sts_credits_in_use": {
        "__offset": 142608384,
        "__size": 8,
        "__entries": 1,
        "cq_ct_credits": [
            0,
            7,
            "SRO HWO",
            0
        ],
        "tarb_credits": [
            8,
            5,
            "SRO HWO",
            0
        ]
    },
    "c_ee_sts_ecbs_in_use": {
        "__offset": 142608392,
        "__size": 8,
        "__entries": 1,
        "ecbs_in_use": [
            0,
            9,
            "SRO HWO",
            0
        ],
        "max_ecbs_in_use": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "init_max_ecbs_in_use": [
            32,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_ee_sts_ecb_usage": {
        "__offset": 142608400,
        "__size": 16,
        "__entries": 1,
        "ecbs_waiting": [
            0,
            9,
            "SRO HWO",
            0
        ],
        "ecbs_ready": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "ecbs_rlsd_not_trnsltd": [
            32,
            9,
            "SRO HWO",
            0
        ],
        "ecbs_trnsltd_not_rlsd": [
            48,
            9,
            "SRO HWO",
            0
        ],
        "max_ecbs_waiting": [
            64,
            9,
            "SRO HWO",
            0
        ],
        "max_ecbs_ready": [
            80,
            9,
            "SRO HWO",
            0
        ],
        "max_ecbs_rlsd_not_trnsltd": [
            96,
            9,
            "SRO HWO",
            0
        ],
        "max_ecbs_trnsltd_not_rlsd": [
            112,
            9,
            "SRO HWO",
            0
        ],
        "init_max_ecbs_waiting": [
            124,
            1,
            "SWS HRW",
            0
        ],
        "init_max_ecbs_ready": [
            125,
            1,
            "SWS HRW",
            0
        ],
        "init_max_ecbs_rlsd_not_trnsltd": [
            126,
            1,
            "SWS HRW",
            0
        ],
        "init_max_ecbs_trnsltd_not_rlsd": [
            127,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_ee_sts_no_ecb_duratn": {
        "__offset": 142608416,
        "__size": 8,
        "__entries": 1,
        "max_no_ecb_duratn": [
            0,
            56,
            "SRO HWO",
            0
        ],
        "init_max_no_ecb_duratn": [
            63,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_ee_sts_init_done": {
        "__offset": 142608424,
        "__size": 8,
        "__entries": 1,
        "init_done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "warm_reset": [
            1,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_ee_dbg_latency_monitor_state": {
        "__offset": 142609408,
        "__size": 64,
        "__entries": 1,
        "cb0_state": [
            0,
            2,
            "SRO HWO",
            0
        ],
        "cb1_state": [
            2,
            2,
            "SRO HWO",
            0
        ],
        "cb2_state": [
            4,
            2,
            "SRO HWO",
            0
        ],
        "cb3_state": [
            6,
            2,
            "SRO HWO",
            0
        ],
        "cb4_state": [
            8,
            2,
            "SRO HWO",
            0
        ],
        "cb5_state": [
            10,
            2,
            "SRO HWO",
            0
        ],
        "cb6_state": [
            12,
            2,
            "SRO HWO",
            0
        ],
        "cb7_state": [
            14,
            2,
            "SRO HWO",
            0
        ],
        "cb8_state": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "cb9_state": [
            18,
            2,
            "SRO HWO",
            0
        ],
        "cb10_state": [
            20,
            2,
            "SRO HWO",
            0
        ],
        "cb11_state": [
            22,
            2,
            "SRO HWO",
            0
        ],
        "cb12_state": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "cb13_state": [
            26,
            2,
            "SRO HWO",
            0
        ],
        "cb14_state": [
            28,
            2,
            "SRO HWO",
            0
        ],
        "cb15_state": [
            30,
            2,
            "SRO HWO",
            0
        ],
        "cb16_state": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "cb17_state": [
            34,
            2,
            "SRO HWO",
            0
        ],
        "cb18_state": [
            36,
            2,
            "SRO HWO",
            0
        ],
        "cb19_state": [
            38,
            2,
            "SRO HWO",
            0
        ],
        "cb20_state": [
            40,
            2,
            "SRO HWO",
            0
        ],
        "cb21_state": [
            42,
            2,
            "SRO HWO",
            0
        ],
        "cb22_state": [
            44,
            2,
            "SRO HWO",
            0
        ],
        "cb23_state": [
            46,
            2,
            "SRO HWO",
            0
        ],
        "cb24_state": [
            48,
            2,
            "SRO HWO",
            0
        ],
        "cb25_state": [
            50,
            2,
            "SRO HWO",
            0
        ],
        "cb26_state": [
            52,
            2,
            "SRO HWO",
            0
        ],
        "cb27_state": [
            54,
            2,
            "SRO HWO",
            0
        ],
        "cb28_state": [
            56,
            2,
            "SRO HWO",
            0
        ],
        "cb29_state": [
            58,
            2,
            "SRO HWO",
            0
        ],
        "cb30_state": [
            60,
            2,
            "SRO HWO",
            0
        ],
        "cb31_state": [
            62,
            2,
            "SRO HWO",
            0
        ],
        "cb32_state": [
            64,
            2,
            "SRO HWO",
            0
        ],
        "cb33_state": [
            66,
            2,
            "SRO HWO",
            0
        ],
        "cb34_state": [
            68,
            2,
            "SRO HWO",
            0
        ],
        "cb35_state": [
            70,
            2,
            "SRO HWO",
            0
        ],
        "cb36_state": [
            72,
            2,
            "SRO HWO",
            0
        ],
        "cb37_state": [
            74,
            2,
            "SRO HWO",
            0
        ],
        "cb38_state": [
            76,
            2,
            "SRO HWO",
            0
        ],
        "cb39_state": [
            78,
            2,
            "SRO HWO",
            0
        ],
        "cb40_state": [
            80,
            2,
            "SRO HWO",
            0
        ],
        "cb41_state": [
            82,
            2,
            "SRO HWO",
            0
        ],
        "cb42_state": [
            84,
            2,
            "SRO HWO",
            0
        ],
        "cb43_state": [
            86,
            2,
            "SRO HWO",
            0
        ],
        "cb44_state": [
            88,
            2,
            "SRO HWO",
            0
        ],
        "cb45_state": [
            90,
            2,
            "SRO HWO",
            0
        ],
        "cb46_state": [
            92,
            2,
            "SRO HWO",
            0
        ],
        "cb47_state": [
            94,
            2,
            "SRO HWO",
            0
        ],
        "cb48_state": [
            96,
            2,
            "SRO HWO",
            0
        ],
        "cb49_state": [
            98,
            2,
            "SRO HWO",
            0
        ],
        "cb50_state": [
            100,
            2,
            "SRO HWO",
            0
        ],
        "cb51_state": [
            102,
            2,
            "SRO HWO",
            0
        ],
        "cb52_state": [
            104,
            2,
            "SRO HWO",
            0
        ],
        "cb53_state": [
            106,
            2,
            "SRO HWO",
            0
        ],
        "cb54_state": [
            108,
            2,
            "SRO HWO",
            0
        ],
        "cb55_state": [
            110,
            2,
            "SRO HWO",
            0
        ],
        "cb56_state": [
            112,
            2,
            "SRO HWO",
            0
        ],
        "cb57_state": [
            114,
            2,
            "SRO HWO",
            0
        ],
        "cb58_state": [
            116,
            2,
            "SRO HWO",
            0
        ],
        "cb59_state": [
            118,
            2,
            "SRO HWO",
            0
        ],
        "cb60_state": [
            120,
            2,
            "SRO HWO",
            0
        ],
        "cb61_state": [
            122,
            2,
            "SRO HWO",
            0
        ],
        "cb62_state": [
            124,
            2,
            "SRO HWO",
            0
        ],
        "cb63_state": [
            126,
            2,
            "SRO HWO",
            0
        ],
        "cb64_state": [
            128,
            2,
            "SRO HWO",
            0
        ],
        "cb65_state": [
            130,
            2,
            "SRO HWO",
            0
        ],
        "cb66_state": [
            132,
            2,
            "SRO HWO",
            0
        ],
        "cb67_state": [
            134,
            2,
            "SRO HWO",
            0
        ],
        "cb68_state": [
            136,
            2,
            "SRO HWO",
            0
        ],
        "cb69_state": [
            138,
            2,
            "SRO HWO",
            0
        ],
        "cb70_state": [
            140,
            2,
            "SRO HWO",
            0
        ],
        "cb71_state": [
            142,
            2,
            "SRO HWO",
            0
        ],
        "cb72_state": [
            144,
            2,
            "SRO HWO",
            0
        ],
        "cb73_state": [
            146,
            2,
            "SRO HWO",
            0
        ],
        "cb74_state": [
            148,
            2,
            "SRO HWO",
            0
        ],
        "cb75_state": [
            150,
            2,
            "SRO HWO",
            0
        ],
        "cb76_state": [
            152,
            2,
            "SRO HWO",
            0
        ],
        "cb77_state": [
            154,
            2,
            "SRO HWO",
            0
        ],
        "cb78_state": [
            156,
            2,
            "SRO HWO",
            0
        ],
        "cb79_state": [
            158,
            2,
            "SRO HWO",
            0
        ],
        "cb80_state": [
            160,
            2,
            "SRO HWO",
            0
        ],
        "cb81_state": [
            162,
            2,
            "SRO HWO",
            0
        ],
        "cb82_state": [
            164,
            2,
            "SRO HWO",
            0
        ],
        "cb83_state": [
            166,
            2,
            "SRO HWO",
            0
        ],
        "cb84_state": [
            168,
            2,
            "SRO HWO",
            0
        ],
        "cb85_state": [
            170,
            2,
            "SRO HWO",
            0
        ],
        "cb86_state": [
            172,
            2,
            "SRO HWO",
            0
        ],
        "cb87_state": [
            174,
            2,
            "SRO HWO",
            0
        ],
        "cb88_state": [
            176,
            2,
            "SRO HWO",
            0
        ],
        "cb89_state": [
            178,
            2,
            "SRO HWO",
            0
        ],
        "cb90_state": [
            180,
            2,
            "SRO HWO",
            0
        ],
        "cb91_state": [
            182,
            2,
            "SRO HWO",
            0
        ],
        "cb92_state": [
            184,
            2,
            "SRO HWO",
            0
        ],
        "cb93_state": [
            186,
            2,
            "SRO HWO",
            0
        ],
        "cb94_state": [
            188,
            2,
            "SRO HWO",
            0
        ],
        "cb95_state": [
            190,
            2,
            "SRO HWO",
            0
        ],
        "cb96_state": [
            192,
            2,
            "SRO HWO",
            0
        ],
        "cb97_state": [
            194,
            2,
            "SRO HWO",
            0
        ],
        "cb98_state": [
            196,
            2,
            "SRO HWO",
            0
        ],
        "cb99_state": [
            198,
            2,
            "SRO HWO",
            0
        ],
        "cb100_state": [
            200,
            2,
            "SRO HWO",
            0
        ],
        "cb101_state": [
            202,
            2,
            "SRO HWO",
            0
        ],
        "cb102_state": [
            204,
            2,
            "SRO HWO",
            0
        ],
        "cb103_state": [
            206,
            2,
            "SRO HWO",
            0
        ],
        "cb104_state": [
            208,
            2,
            "SRO HWO",
            0
        ],
        "cb105_state": [
            210,
            2,
            "SRO HWO",
            0
        ],
        "cb106_state": [
            212,
            2,
            "SRO HWO",
            0
        ],
        "cb107_state": [
            214,
            2,
            "SRO HWO",
            0
        ],
        "cb108_state": [
            216,
            2,
            "SRO HWO",
            0
        ],
        "cb109_state": [
            218,
            2,
            "SRO HWO",
            0
        ],
        "cb110_state": [
            220,
            2,
            "SRO HWO",
            0
        ],
        "cb111_state": [
            222,
            2,
            "SRO HWO",
            0
        ],
        "cb112_state": [
            224,
            2,
            "SRO HWO",
            0
        ],
        "cb113_state": [
            226,
            2,
            "SRO HWO",
            0
        ],
        "cb114_state": [
            228,
            2,
            "SRO HWO",
            0
        ],
        "cb115_state": [
            230,
            2,
            "SRO HWO",
            0
        ],
        "cb116_state": [
            232,
            2,
            "SRO HWO",
            0
        ],
        "cb117_state": [
            234,
            2,
            "SRO HWO",
            0
        ],
        "cb118_state": [
            236,
            2,
            "SRO HWO",
            0
        ],
        "cb119_state": [
            238,
            2,
            "SRO HWO",
            0
        ],
        "cb120_state": [
            240,
            2,
            "SRO HWO",
            0
        ],
        "cb121_state": [
            242,
            2,
            "SRO HWO",
            0
        ],
        "cb122_state": [
            244,
            2,
            "SRO HWO",
            0
        ],
        "cb123_state": [
            246,
            2,
            "SRO HWO",
            0
        ],
        "cb124_state": [
            248,
            2,
            "SRO HWO",
            0
        ],
        "cb125_state": [
            250,
            2,
            "SRO HWO",
            0
        ],
        "cb126_state": [
            252,
            2,
            "SRO HWO",
            0
        ],
        "cb127_state": [
            254,
            2,
            "SRO HWO",
            0
        ],
        "cb128_state": [
            256,
            2,
            "SRO HWO",
            0
        ],
        "cb129_state": [
            258,
            2,
            "SRO HWO",
            0
        ],
        "cb130_state": [
            260,
            2,
            "SRO HWO",
            0
        ],
        "cb131_state": [
            262,
            2,
            "SRO HWO",
            0
        ],
        "cb132_state": [
            264,
            2,
            "SRO HWO",
            0
        ],
        "cb133_state": [
            266,
            2,
            "SRO HWO",
            0
        ],
        "cb134_state": [
            268,
            2,
            "SRO HWO",
            0
        ],
        "cb135_state": [
            270,
            2,
            "SRO HWO",
            0
        ],
        "cb136_state": [
            272,
            2,
            "SRO HWO",
            0
        ],
        "cb137_state": [
            274,
            2,
            "SRO HWO",
            0
        ],
        "cb138_state": [
            276,
            2,
            "SRO HWO",
            0
        ],
        "cb139_state": [
            278,
            2,
            "SRO HWO",
            0
        ],
        "cb140_state": [
            280,
            2,
            "SRO HWO",
            0
        ],
        "cb141_state": [
            282,
            2,
            "SRO HWO",
            0
        ],
        "cb142_state": [
            284,
            2,
            "SRO HWO",
            0
        ],
        "cb143_state": [
            286,
            2,
            "SRO HWO",
            0
        ],
        "cb144_state": [
            288,
            2,
            "SRO HWO",
            0
        ],
        "cb145_state": [
            290,
            2,
            "SRO HWO",
            0
        ],
        "cb146_state": [
            292,
            2,
            "SRO HWO",
            0
        ],
        "cb147_state": [
            294,
            2,
            "SRO HWO",
            0
        ],
        "cb148_state": [
            296,
            2,
            "SRO HWO",
            0
        ],
        "cb149_state": [
            298,
            2,
            "SRO HWO",
            0
        ],
        "cb150_state": [
            300,
            2,
            "SRO HWO",
            0
        ],
        "cb151_state": [
            302,
            2,
            "SRO HWO",
            0
        ],
        "cb152_state": [
            304,
            2,
            "SRO HWO",
            0
        ],
        "cb153_state": [
            306,
            2,
            "SRO HWO",
            0
        ],
        "cb154_state": [
            308,
            2,
            "SRO HWO",
            0
        ],
        "cb155_state": [
            310,
            2,
            "SRO HWO",
            0
        ],
        "cb156_state": [
            312,
            2,
            "SRO HWO",
            0
        ],
        "cb157_state": [
            314,
            2,
            "SRO HWO",
            0
        ],
        "cb158_state": [
            316,
            2,
            "SRO HWO",
            0
        ],
        "cb159_state": [
            318,
            2,
            "SRO HWO",
            0
        ],
        "cb160_state": [
            320,
            2,
            "SRO HWO",
            0
        ],
        "cb161_state": [
            322,
            2,
            "SRO HWO",
            0
        ],
        "cb162_state": [
            324,
            2,
            "SRO HWO",
            0
        ],
        "cb163_state": [
            326,
            2,
            "SRO HWO",
            0
        ],
        "cb164_state": [
            328,
            2,
            "SRO HWO",
            0
        ],
        "cb165_state": [
            330,
            2,
            "SRO HWO",
            0
        ],
        "cb166_state": [
            332,
            2,
            "SRO HWO",
            0
        ],
        "cb167_state": [
            334,
            2,
            "SRO HWO",
            0
        ],
        "cb168_state": [
            336,
            2,
            "SRO HWO",
            0
        ],
        "cb169_state": [
            338,
            2,
            "SRO HWO",
            0
        ],
        "cb170_state": [
            340,
            2,
            "SRO HWO",
            0
        ],
        "cb171_state": [
            342,
            2,
            "SRO HWO",
            0
        ],
        "cb172_state": [
            344,
            2,
            "SRO HWO",
            0
        ],
        "cb173_state": [
            346,
            2,
            "SRO HWO",
            0
        ],
        "cb174_state": [
            348,
            2,
            "SRO HWO",
            0
        ],
        "cb175_state": [
            350,
            2,
            "SRO HWO",
            0
        ],
        "cb176_state": [
            352,
            2,
            "SRO HWO",
            0
        ],
        "cb177_state": [
            354,
            2,
            "SRO HWO",
            0
        ],
        "cb178_state": [
            356,
            2,
            "SRO HWO",
            0
        ],
        "cb179_state": [
            358,
            2,
            "SRO HWO",
            0
        ],
        "cb180_state": [
            360,
            2,
            "SRO HWO",
            0
        ],
        "cb181_state": [
            362,
            2,
            "SRO HWO",
            0
        ],
        "cb182_state": [
            364,
            2,
            "SRO HWO",
            0
        ],
        "cb183_state": [
            366,
            2,
            "SRO HWO",
            0
        ],
        "cb184_state": [
            368,
            2,
            "SRO HWO",
            0
        ],
        "cb185_state": [
            370,
            2,
            "SRO HWO",
            0
        ],
        "cb186_state": [
            372,
            2,
            "SRO HWO",
            0
        ],
        "cb187_state": [
            374,
            2,
            "SRO HWO",
            0
        ],
        "cb188_state": [
            376,
            2,
            "SRO HWO",
            0
        ],
        "cb189_state": [
            378,
            2,
            "SRO HWO",
            0
        ],
        "cb190_state": [
            380,
            2,
            "SRO HWO",
            0
        ],
        "cb191_state": [
            382,
            2,
            "SRO HWO",
            0
        ],
        "cb192_state": [
            384,
            2,
            "SRO HWO",
            0
        ],
        "cb193_state": [
            386,
            2,
            "SRO HWO",
            0
        ],
        "cb194_state": [
            388,
            2,
            "SRO HWO",
            0
        ],
        "cb195_state": [
            390,
            2,
            "SRO HWO",
            0
        ],
        "cb196_state": [
            392,
            2,
            "SRO HWO",
            0
        ],
        "cb197_state": [
            394,
            2,
            "SRO HWO",
            0
        ],
        "cb198_state": [
            396,
            2,
            "SRO HWO",
            0
        ],
        "cb199_state": [
            398,
            2,
            "SRO HWO",
            0
        ],
        "cb200_state": [
            400,
            2,
            "SRO HWO",
            0
        ],
        "cb201_state": [
            402,
            2,
            "SRO HWO",
            0
        ],
        "cb202_state": [
            404,
            2,
            "SRO HWO",
            0
        ],
        "cb203_state": [
            406,
            2,
            "SRO HWO",
            0
        ],
        "cb204_state": [
            408,
            2,
            "SRO HWO",
            0
        ],
        "cb205_state": [
            410,
            2,
            "SRO HWO",
            0
        ],
        "cb206_state": [
            412,
            2,
            "SRO HWO",
            0
        ],
        "cb207_state": [
            414,
            2,
            "SRO HWO",
            0
        ],
        "cb208_state": [
            416,
            2,
            "SRO HWO",
            0
        ],
        "cb209_state": [
            418,
            2,
            "SRO HWO",
            0
        ],
        "cb210_state": [
            420,
            2,
            "SRO HWO",
            0
        ],
        "cb211_state": [
            422,
            2,
            "SRO HWO",
            0
        ],
        "cb212_state": [
            424,
            2,
            "SRO HWO",
            0
        ],
        "cb213_state": [
            426,
            2,
            "SRO HWO",
            0
        ],
        "cb214_state": [
            428,
            2,
            "SRO HWO",
            0
        ],
        "cb215_state": [
            430,
            2,
            "SRO HWO",
            0
        ],
        "cb216_state": [
            432,
            2,
            "SRO HWO",
            0
        ],
        "cb217_state": [
            434,
            2,
            "SRO HWO",
            0
        ],
        "cb218_state": [
            436,
            2,
            "SRO HWO",
            0
        ],
        "cb219_state": [
            438,
            2,
            "SRO HWO",
            0
        ],
        "cb220_state": [
            440,
            2,
            "SRO HWO",
            0
        ],
        "cb221_state": [
            442,
            2,
            "SRO HWO",
            0
        ],
        "cb222_state": [
            444,
            2,
            "SRO HWO",
            0
        ],
        "cb223_state": [
            446,
            2,
            "SRO HWO",
            0
        ],
        "cb224_state": [
            448,
            2,
            "SRO HWO",
            0
        ],
        "cb225_state": [
            450,
            2,
            "SRO HWO",
            0
        ],
        "cb226_state": [
            452,
            2,
            "SRO HWO",
            0
        ],
        "cb227_state": [
            454,
            2,
            "SRO HWO",
            0
        ],
        "cb228_state": [
            456,
            2,
            "SRO HWO",
            0
        ],
        "cb229_state": [
            458,
            2,
            "SRO HWO",
            0
        ],
        "cb230_state": [
            460,
            2,
            "SRO HWO",
            0
        ],
        "cb231_state": [
            462,
            2,
            "SRO HWO",
            0
        ],
        "cb232_state": [
            464,
            2,
            "SRO HWO",
            0
        ],
        "cb233_state": [
            466,
            2,
            "SRO HWO",
            0
        ],
        "cb234_state": [
            468,
            2,
            "SRO HWO",
            0
        ],
        "cb235_state": [
            470,
            2,
            "SRO HWO",
            0
        ],
        "cb236_state": [
            472,
            2,
            "SRO HWO",
            0
        ],
        "cb237_state": [
            474,
            2,
            "SRO HWO",
            0
        ],
        "cb238_state": [
            476,
            2,
            "SRO HWO",
            0
        ],
        "cb239_state": [
            478,
            2,
            "SRO HWO",
            0
        ],
        "cb240_state": [
            480,
            2,
            "SRO HWO",
            0
        ],
        "cb241_state": [
            482,
            2,
            "SRO HWO",
            0
        ],
        "cb242_state": [
            484,
            2,
            "SRO HWO",
            0
        ],
        "cb243_state": [
            486,
            2,
            "SRO HWO",
            0
        ],
        "cb244_state": [
            488,
            2,
            "SRO HWO",
            0
        ],
        "cb245_state": [
            490,
            2,
            "SRO HWO",
            0
        ],
        "cb246_state": [
            492,
            2,
            "SRO HWO",
            0
        ],
        "cb247_state": [
            494,
            2,
            "SRO HWO",
            0
        ],
        "cb248_state": [
            496,
            2,
            "SRO HWO",
            0
        ],
        "cb249_state": [
            498,
            2,
            "SRO HWO",
            0
        ],
        "cb250_state": [
            500,
            2,
            "SRO HWO",
            0
        ],
        "cb251_state": [
            502,
            2,
            "SRO HWO",
            0
        ],
        "cb252_state": [
            504,
            2,
            "SRO HWO",
            0
        ],
        "cb253_state": [
            506,
            2,
            "SRO HWO",
            0
        ],
        "cb254_state": [
            508,
            2,
            "SRO HWO",
            0
        ],
        "cb255_state": [
            510,
            2,
            "SRO HWO",
            0
        ]
    },
    "c_ee_dbg_ecb_sideband": {
        "__offset": 142612480,
        "__size": 8,
        "__entries": 256,
        "addr_11_6": [
            6,
            6,
            "SRW HRW",
            0
        ],
        "acid": [
            16,
            10,
            "SRW HRW",
            0
        ],
        "trnsltn": [
            30,
            1,
            "SRW HRW",
            0
        ],
        "data_present": [
            31,
            1,
            "SRW HRW",
            0
        ],
        "eq_handle": [
            32,
            11,
            "SRW HRW",
            0
        ],
        "int_idx": [
            48,
            11,
            "SRW HRW",
            0
        ],
        "int_present": [
            61,
            1,
            "SRW HRW",
            0
        ],
        "block_tarb": [
            62,
            1,
            "SRW HRW",
            0
        ],
        "spare": [
            63,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_ecb": {
        "__offset": 142671872,
        "__size": 64,
        "__entries": 256,
        "word_0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word_1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word_2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word_3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word_4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word_5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word_6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word_7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_trnsltn_rsp": {
        "__offset": 142614528,
        "__size": 8,
        "__entries": 256,
        "return_code": [
            0,
            6,
            "SRW HRW",
            0
        ],
        "at_type": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "nsa": [
            9,
            1,
            "SRW HRW",
            0
        ],
        "at_epoch": [
            10,
            1,
            "SRW HRW",
            0
        ],
        "addr_pg": [
            12,
            45,
            "SRW HRW",
            0
        ],
        "spare": [
            61,
            3,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_lm_expiry_time": {
        "__offset": 142611456,
        "__size": 16,
        "__entries": 32,
        "n0_cb_expiry_time": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "n1_cb_expiry_time": [
            16,
            9,
            "SRW HRW",
            0
        ],
        "n2_cb_expiry_time": [
            32,
            9,
            "SRW HRW",
            0
        ],
        "n3_cb_expiry_time": [
            48,
            9,
            "SRW HRW",
            0
        ],
        "n4_cb_expiry_time": [
            64,
            9,
            "SRW HRW",
            0
        ],
        "n5_cb_expiry_time": [
            80,
            9,
            "SRW HRW",
            0
        ],
        "n6_cb_expiry_time": [
            96,
            9,
            "SRW HRW",
            0
        ],
        "n7_cb_expiry_time": [
            112,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_lm_cb_to_eq_map": {
        "__offset": 142616576,
        "__size": 8,
        "__entries": 256,
        "eq_handle": [
            0,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_ee_dbg_cfg_lsa_trig_cmn": {
        "__offset": 143065088,
        "__size": 8,
        "__entries": 2,
        "cap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "trig_reset": [
            8,
            1,
            "SRW HRO",
            1
        ]
    },
    "c1_ee_dbg_cfg_lsa_trig": {
        "__offset": 143065600,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_ee_dbg_cfg_lsa_trig": {
        "__offset": 143065600,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_crnc": {
        "__offset": 16777216,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_hni_sts_crnc": {
        "__offset": 16777224,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_hni_cfg_rt_offset": {
        "__offset": 16777248,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_hni_msc_shadow_action": {
        "__offset": 16777272,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_hni_msc_shadow": {
        "__offset": 16777280,
        "__size": 8,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_hni_dbg_cfg_lsa_sel_idx": {
        "__offset": 16777456,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            4,
            "SRW HRO",
            15
        ]
    },
    "c_hni_err_elapsed_time": {
        "__offset": 16777472,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_err_flg": {
        "__offset": 16777480,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_flit_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_stat_fifo_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pkt_fifo_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "timestamp_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "hrp_fifo_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_fifo_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_flit_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_flit_ucor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_stat_fifo_ucor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pkt_fifo_ucor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "timestamp_ucor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "hrp_fifo_ucor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_fifo_ucor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_flit_ucor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_chksum_bad": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_fcs_bad": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ctrl_perr": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_exceed_mfs": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_eopb": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_ctrl_perr": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "pause_timeout": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_err": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ctrl_perr": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_size_err": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pause_err": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pfc_fifo_oflw": [
            40,
            8,
            "SRW1 HRW",
            0
        ],
        "discard_err": [
            48,
            8,
            "SRW1 HRW",
            0
        ],
        "disable_err": [
            56,
            8,
            "SRW1 HRW",
            0
        ]
    },
    "c2_hni_err_flg": {
        "__offset": 16777480,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_flit_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_stat_fifo_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pkt_fifo_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "timestamp_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "hrp_fifo_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_fifo_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_flit_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_flit_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_flit_ucor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_stat_fifo_ucor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pkt_fifo_ucor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "timestamp_ucor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "hrp_fifo_ucor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_fifo_ucor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_flit_ucor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_flit_ucor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_chksum_bad": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_fcs_bad": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ctrl_perr": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_exceed_mfs": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_eopb": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pause_timeout": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "fgfc_err": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_size_err": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_pause_err": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pfc_fifo_oflw": [
            40,
            8,
            "SRW1 HRW",
            0
        ],
        "discard_err": [
            48,
            8,
            "SRW1 HRW",
            0
        ],
        "disable_err": [
            56,
            8,
            "SRW1 HRW",
            0
        ]
    },
    "c_hni_err_first_flg": {
        "__offset": 16777488,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_hni_err_first_flg_ts": {
        "__offset": 16777496,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_hni_err_clr": {
        "__offset": 16777504,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_hni_err_irqa_msk": {
        "__offset": 16777512,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_hni_err_irqb_msk": {
        "__offset": 16777520,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_hni_err_first_flg_msk": {
        "__offset": 16777528,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_hni_err_info_msk": {
        "__offset": 16777536,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c1_hni_err_info_ecc": {
        "__offset": 16777600,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            9,
            "SRW HWO",
            0
        ],
        "cor_id": [
            24,
            3,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            9,
            "SRW HWO",
            0
        ],
        "ucor_id": [
            56,
            3,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c2_hni_err_info_ecc": {
        "__offset": 16777608,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            9,
            "SRW HWO",
            0
        ],
        "cor_id": [
            24,
            4,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            9,
            "SRW HWO",
            0
        ],
        "ucor_id": [
            56,
            4,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_err_info_fifo": {
        "__offset": 16777608,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            4,
            3,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_hni_err_info_fifo": {
        "__offset": 16777616,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            4,
            3,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_hni_err_info_cc": {
        "__offset": 16777616,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            3,
            "SRW HWO",
            0
        ],
        "cc_tc": [
            4,
            3,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_hni_err_info_cc": {
        "__offset": 16777624,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            3,
            "SRW HWO",
            0
        ],
        "cc_tc": [
            4,
            3,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_hni_err_info_fgfc": {
        "__offset": 16777624,
        "__size": 8,
        "__entries": 1,
        "invalid_type": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "no_match": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "cache_full": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "fifo_full": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_hni_err_info_fgfc": {
        "__offset": 16777632,
        "__size": 8,
        "__entries": 1,
        "invalid_type": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "no_match": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "cache_full": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "fifo_full": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_hni_err_info_size_err": {
        "__offset": 16777632,
        "__size": 8,
        "__entries": 1,
        "opt_too_small": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "std_too_small": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "opt_too_big": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "std_too_big": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_hni_err_info_size_err": {
        "__offset": 16777640,
        "__size": 8,
        "__entries": 1,
        "opt_too_small": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "std_too_small": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "opt_too_big": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "std_too_big": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_hni_err_info_discard": {
        "__offset": 16777728,
        "__size": 24,
        "__entries": 1,
        "addr_low": [
            0,
            64,
            "SRW HWO",
            0
        ],
        "addr_high": [
            64,
            64,
            "SRW HWO",
            0
        ],
        "tc": [
            128,
            3,
            "SRW HWO",
            0
        ],
        "pkt_type": [
            132,
            2,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_hni_err_info_discard": {
        "__offset": 16777648,
        "__size": 24,
        "__entries": 1,
        "addr_low": [
            0,
            64,
            "SRW HWO",
            0
        ],
        "addr_high": [
            64,
            64,
            "SRW HWO",
            0
        ],
        "tc": [
            128,
            3,
            "SRW HWO",
            0
        ],
        "pkt_type": [
            132,
            2,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c_hni_cfg_gen": {
        "__offset": 16778240,
        "__size": 8,
        "__entries": 1,
        "tx_timestamp_en": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "rx_timestamp_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "timestamp_fmt": [
            2,
            2,
            "SRW HRO",
            0
        ],
        "default_pcp": [
            4,
            3,
            "SRW HRO",
            0
        ],
        "ip_enable_dscp": [
            7,
            1,
            "SRW HRO",
            0
        ],
        "default_dscp": [
            8,
            6,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_cdt": {
        "__offset": 16778248,
        "__size": 8,
        "__entries": 1,
        "ixe_cdts": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "hrp_cdts": [
            8,
            5,
            "SRW HRO",
            16
        ],
        "llr_cdts": [
            16,
            4,
            "SRW HRO",
            8
        ],
        "ee_cdts": [
            24,
            5,
            "SRW HRO",
            16
        ],
        "ixe_pbuf_size": [
            32,
            13,
            "SRW HRO",
            2048
        ]
    },
    "c_hni_cfg_fgfc_dmac": {
        "__offset": 16778256,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ]
    },
    "c_hni_cfg_fgfc_hdr": {
        "__offset": 16778264,
        "__size": 8,
        "__entries": 1,
        "ether_type": [
            0,
            16,
            "SRW HRO",
            34999
        ],
        "oui_protocol_id": [
            16,
            24,
            "SRW HRO",
            3755
        ],
        "protocol": [
            40,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_fgfc": {
        "__offset": 16778272,
        "__size": 8,
        "__entries": 1,
        "portals_type": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "l2_type": [
            8,
            8,
            "SRW HRO",
            1
        ],
        "ipv4_type": [
            16,
            8,
            "SRW HRO",
            2
        ],
        "ipv6_type": [
            24,
            8,
            "SRW HRO",
            3
        ],
        "l2_eq_handle": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "portals_en": [
            44,
            1,
            "SRW HRO",
            1
        ],
        "l2_en": [
            45,
            1,
            "SRW HRO",
            1
        ],
        "ipv4_en": [
            46,
            1,
            "SRW HRO",
            1
        ],
        "ipv6_en": [
            47,
            1,
            "SRW HRO",
            1
        ],
        "cache_en": [
            48,
            1,
            "SRW HRO",
            1
        ]
    },
    "c_hni_cfg_hrp_hdr": {
        "__offset": 16778280,
        "__size": 8,
        "__entries": 1,
        "portals_protocol": [
            0,
            8,
            "SRW HRO",
            119
        ],
        "pkt_type": [
            8,
            8,
            "SRW HRO",
            113
        ]
    },
    "c_hni_cfg_txts_l2_mask": {
        "__offset": 16778288,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "ethertype": [
            48,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_txts_l2_match": {
        "__offset": 16778296,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ],
        "ethertype": [
            48,
            16,
            "SRW HRO",
            35063
        ]
    },
    "c_hni_cfg_txts_l3_mask": {
        "__offset": 16778304,
        "__size": 8,
        "__entries": 1,
        "hdr": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_txts_l3_match": {
        "__offset": 16778312,
        "__size": 8,
        "__entries": 1,
        "hdr": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_rxts_l2_mask": {
        "__offset": 16778320,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "ethertype": [
            48,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_rxts_l2_match": {
        "__offset": 16778328,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ],
        "ethertype": [
            48,
            16,
            "SRW HRO",
            35063
        ]
    },
    "c_hni_cfg_rxts_l3_mask": {
        "__offset": 16778336,
        "__size": 8,
        "__entries": 1,
        "hdr": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_rxts_l3_match": {
        "__offset": 16778344,
        "__size": 8,
        "__entries": 1,
        "hdr": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_pause_quanta": {
        "__offset": 16778352,
        "__size": 8,
        "__entries": 1,
        "sub_value": [
            0,
            24,
            "SRW HRO",
            512000
        ],
        "sub_period": [
            24,
            8,
            "SRW HRO",
            20
        ]
    },
    "c_hni_cfg_pause_timing": {
        "__offset": 16778360,
        "__size": 8,
        "__entries": 1,
        "pause_period": [
            0,
            16,
            "SRW HRO",
            65535
        ],
        "pause_repeat_period": [
            16,
            16,
            "SRW HRO",
            61440
        ]
    },
    "c_hni_cfg_pause_smac": {
        "__offset": 16778368,
        "__size": 8,
        "__entries": 1,
        "smac": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_pause_dmac": {
        "__offset": 16778376,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            1652522221569
        ]
    },
    "c_hni_cfg_pause_tx_ctrl": {
        "__offset": 16778384,
        "__size": 8,
        "__entries": 1,
        "mac_cntl_opcode": [
            0,
            16,
            "SRW HRO",
            1
        ],
        "mac_cntl_type": [
            16,
            16,
            "SRW HRO",
            34824
        ],
        "enable_send_pause": [
            32,
            8,
            "SRW HRO",
            0
        ],
        "pev": [
            40,
            8,
            "SRW HRO",
            0
        ],
        "enable_pause": [
            48,
            1,
            "SRW HRO",
            0
        ],
        "enable_pfc_pause": [
            49,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_pause_rx_ctrl": {
        "__offset": 16778392,
        "__size": 8,
        "__entries": 1,
        "enable_rec_pause": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "pause_rec_enable": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "pfc_rec_enable": [
            9,
            1,
            "SRW HRO",
            0
        ],
        "timer_bit": [
            12,
            5,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_port_pkt": {
        "__offset": 16778400,
        "__size": 8,
        "__entries": 1,
        "vs_version": [
            0,
            4,
            "SRW HRO",
            3
        ],
        "portals_protocol": [
            8,
            8,
            "SRW HRO",
            119
        ]
    },
    "c_hni_cfg_max_sizes": {
        "__offset": 16778408,
        "__size": 8,
        "__entries": 1,
        "max_std_size": [
            0,
            14,
            "SRW HRO",
            10240
        ],
        "max_opt_size": [
            16,
            14,
            "SRW HRO",
            10240
        ],
        "max_portals_size": [
            32,
            14,
            "SRW HRO",
            10240
        ]
    },
    "c_hni_cfg_tx_size": {
        "__offset": 16778416,
        "__size": 8,
        "__entries": 1,
        "pad_size_opt": [
            0,
            7,
            "SRW HRO",
            16
        ],
        "pad_size_std": [
            8,
            7,
            "SRW HRO",
            64
        ],
        "min_size_opt": [
            16,
            7,
            "SRW HRO",
            16
        ],
        "min_size_std": [
            24,
            7,
            "SRW HRO",
            32
        ],
        "max_size_opt": [
            32,
            14,
            "SRW HRO",
            9500
        ],
        "max_size_std": [
            48,
            14,
            "SRW HRO",
            9500
        ]
    },
    "c_hni_cfg_event_cnts": {
        "__offset": 16778424,
        "__size": 8,
        "__entries": 1,
        "enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "init": [
            1,
            1,
            "SWO HRO",
            0
        ],
        "init_done": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "ovf_cnt": [
            4,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_hni_cfg_pbuf": {
        "__offset": 16778496,
        "__size": 8,
        "__entries": 8,
        "static_rsvd": [
            0,
            12,
            "SRW HRO",
            128
        ],
        "mtu": [
            16,
            7,
            "SRW HRO",
            80
        ]
    },
    "c1_hni_cfg_pfc_buf": {
        "__offset": 16778624,
        "__size": 8,
        "__entries": 8,
        "low_water": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "high_water": [
            12,
            11,
            "SRW HRO",
            0
        ],
        "timer_bit": [
            24,
            5,
            "SRW HRO",
            0
        ],
        "discard_max": [
            32,
            3,
            "SRW HRO",
            0
        ],
        "resume": [
            36,
            1,
            "SWO HRO",
            0
        ]
    },
    "c2_hni_cfg_pfc_buf": {
        "__offset": 16778624,
        "__size": 8,
        "__entries": 8,
        "low_water": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "high_water": [
            12,
            12,
            "SRW HRO",
            0
        ],
        "timer_bit": [
            24,
            5,
            "SRW HRO",
            0
        ],
        "discard_max": [
            32,
            3,
            "SRW HRO",
            0
        ],
        "resume": [
            36,
            1,
            "SWO HRO",
            0
        ]
    },
    "c_hni_cfg_fgfc_ipv4": {
        "__offset": 16778752,
        "__size": 8,
        "__entries": 4,
        "ipv4_addr": [
            0,
            32,
            "SRW HRO",
            0
        ],
        "eq_handle": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "enable": [
            44,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_fgfc_ipv6": {
        "__offset": 16778880,
        "__size": 24,
        "__entries": 4,
        "ipv6_addr_lo": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "ipv6_addr_hi": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "eq_handle": [
            128,
            11,
            "SRW HRO",
            0
        ],
        "enable": [
            140,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_dscp_pcp": {
        "__offset": 16779264,
        "__size": 8,
        "__entries": 64,
        "pcp": [
            0,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_hni_sts_cdt": {
        "__offset": 16781312,
        "__size": 8,
        "__entries": 1,
        "ixe_cdts": [
            0,
            6,
            "SRO HWO",
            0
        ],
        "hrp_cdts": [
            8,
            5,
            "SRO HWO",
            0
        ],
        "llr_cdts": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "ee_cdts": [
            24,
            5,
            "SRO HWO",
            0
        ],
        "buf_cdts": [
            32,
            13,
            "SRO HWO",
            0
        ]
    },
    "c_hni_sts_pause_timeout": {
        "__offset": 16781320,
        "__size": 8,
        "__entries": 1,
        "pfc_0": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "pfc_1": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "pfc_2": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "pfc_3": [
            12,
            4,
            "SRO HWO",
            0
        ],
        "pfc_4": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "pfc_5": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "pfc_6": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "pfc_7": [
            28,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_hni_sts_tx_ok_octets": {
        "__offset": 16781328,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_tx_bad_octets": {
        "__offset": 16781336,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_tx_octets_ieee": {
        "__offset": 16781344,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_tx_octets_multi": {
        "__offset": 16781352,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_tx_octets_bcast": {
        "__offset": 16781360,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_tx_octets_opt": {
        "__offset": 16781368,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_ok_octets": {
        "__offset": 16781376,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_bad_octets": {
        "__offset": 16781384,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_octets_ieee": {
        "__offset": 16781392,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_octets_multi": {
        "__offset": 16781400,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_octets_bcast": {
        "__offset": 16781408,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_rx_octets_opt": {
        "__offset": 16781416,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_sts_pbuf": {
        "__offset": 16781440,
        "__size": 8,
        "__entries": 8,
        "buf_cdts": [
            0,
            13,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_sts_pfc_buf": {
        "__offset": 16781568,
        "__size": 8,
        "__entries": 8,
        "flit_cnt": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "discard_cnt": [
            12,
            3,
            "SRO HWO",
            0
        ],
        "discard": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "disabled": [
            17,
            1,
            "SRO HWO",
            0
        ]
    },
    "c2_hni_sts_pfc_buf": {
        "__offset": 16781568,
        "__size": 8,
        "__entries": 8,
        "flit_cnt": [
            0,
            12,
            "SRO HWO",
            0
        ],
        "discard_cnt": [
            12,
            3,
            "SRO HWO",
            0
        ],
        "discard": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "disabled": [
            17,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_hni_sts_fgfc_cache": {
        "__offset": 16781824,
        "__size": 16,
        "__entries": 16,
        "count": [
            0,
            32,
            "SRO HWO",
            0
        ],
        "identifier": [
            32,
            32,
            "SRO HWO",
            0
        ],
        "eq_handle": [
            64,
            11,
            "SRO HWO",
            0
        ],
        "srcip_tag": [
            76,
            2,
            "SRO HWO",
            0
        ],
        "fgfc_type": [
            80,
            2,
            "SRO HWO",
            0
        ],
        "valid": [
            84,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_hni_sts_event_cnts": {
        "__offset": 16785408,
        "__size": 8,
        "__entries": 512,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_hni_cfg_send": {
        "__offset": 16793600,
        "__size": 8,
        "__entries": 1,
        "byte_len": [
            0,
            9,
            "SRW HRO",
            0
        ],
        "tc": [
            12,
            3,
            "SRW HRO",
            0
        ],
        "sbr": [
            15,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_hni_cfg_cap_dmac": {
        "__offset": 16793608,
        "__size": 8,
        "__entries": 1,
        "dmac": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "enable": [
            48,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cfg_cap": {
        "__offset": 16793616,
        "__size": 8,
        "__entries": 1,
        "byte_len": [
            0,
            14,
            "SRW HRW",
            0
        ],
        "armed": [
            14,
            1,
            "SRO HWO",
            0
        ],
        "tpa": [
            15,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_hni_send_buf": {
        "__offset": 16793856,
        "__size": 64,
        "__entries": 4,
        "word0": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRO",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_hni_cap_buf": {
        "__offset": 16794112,
        "__size": 64,
        "__entries": 4,
        "word0": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "word1": [
            64,
            64,
            "SRO HWO",
            0
        ],
        "word2": [
            128,
            64,
            "SRO HWO",
            0
        ],
        "word3": [
            192,
            64,
            "SRO HWO",
            0
        ],
        "word4": [
            256,
            64,
            "SRO HWO",
            0
        ],
        "word5": [
            320,
            64,
            "SRO HWO",
            0
        ],
        "word6": [
            384,
            64,
            "SRO HWO",
            0
        ],
        "word7": [
            448,
            64,
            "SRO HWO",
            0
        ]
    },
    "c_hni_uc_tpa_intr": {
        "__offset": 16794368,
        "__size": 8,
        "__entries": 1,
        "intr": [
            0,
            8,
            "SRW1 HRW",
            0
        ],
        "cap_tpa": [
            8,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_hni_uc_tpa_intr_clr": {
        "__offset": 16794376,
        "__size": 8,
        "__entries": 1,
        "clr": [
            0,
            8,
            "SWS HRO",
            0
        ]
    },
    "c_hni_uc_sbr_intr": {
        "__offset": 16794384,
        "__size": 8,
        "__entries": 1,
        "intr": [
            0,
            8,
            "SRW1 HRW",
            0
        ],
        "send_sbr": [
            8,
            1,
            "SRO HWO",
            1
        ],
        "send_sbr_dis": [
            9,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_hni_uc_sbr_intr_clr": {
        "__offset": 16794392,
        "__size": 8,
        "__entries": 1,
        "clr": [
            0,
            8,
            "SWS HRO",
            0
        ]
    },
    "c_hni_pml_cfg_crnc": {
        "__offset": 25165824,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_hni_pml_sts_crnc": {
        "__offset": 25165832,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_hni_pml_dbg_cfg_lsa_sel_idx": {
        "__offset": 25166064,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_hni_pml_err_elapsed_time": {
        "__offset": 25166080,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_err_flg": {
        "__offset": 25166088,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_frame_err": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_page_received": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_complete": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_failed": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_dp_err": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_dp_err": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_deskew_overflow": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_deskew_pe": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec_mem0_sbe": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec_mem0_mbe": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec_mem1_sbe": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec_mem1_mbe": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_degrade": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_degrade": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_degrade_failure": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_degrade_failure": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_hi_ser": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_tx_dp_err": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_dp_err": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_sbe": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_mbe": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_err": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_seq_mem_sbe": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_seq_mem_mbe": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_mem_sbe": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_mem_mbe": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_error": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_seq_err": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_at_max": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lanes_locked": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_aligned": [
            62,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_ready": [
            63,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "ss2_port_pml_err_flg": {
        "__offset": 25166112,
        "__size": 32,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_ring_sync_error": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_ring_ecc_sbe": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_ring_ecc_mbe": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_ring_cmd_unknown": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_sring_sync_error": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_sring_ecc_sbe": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_sring_ecc_mbe": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_sring_cmd_unknown": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_buf_ecc_sbe": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "csrc_buf_ecc_mbe": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_dp_err": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_dp_err": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_deskew_overflow": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_deskew_pe": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec0_mem_sbe": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec0_mem_mbe": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec1_mem_sbe": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_fec1_mem_mbe": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_tx_dp_err": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_dp_err": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_sbe": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_mbe": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_tx_dp_err": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_rx_dp_err": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_seq_mem_sbe": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_seq_mem_mbe": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_mem_sbe": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_mem_mbe": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "event_mem_sbe": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "event_mem_mbe": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_fcs32_err_0": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_fcs32_err_1": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_fcs32_err_2": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_fcs32_err_3": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_framing_err_0": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_framing_err_1": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_framing_err_2": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_framing_err_3": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_preamble_err_0": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_preamble_err_1": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_preamble_err_2": [
            62,
            1,
            "SRW1 HRW",
            0
        ],
        "mac_rx_preamble_err_3": [
            63,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_0": [
            64,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_1": [
            65,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_2": [
            66,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_3": [
            67,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_lf_0": [
            68,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_lf_1": [
            69,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_lf_2": [
            70,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_lf_3": [
            71,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_rf_0": [
            72,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_rf_1": [
            73,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_rf_2": [
            74,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_down_rf_3": [
            75,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_hi_ser_0": [
            76,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_hi_ser_1": [
            77,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_hi_ser_2": [
            78,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_hi_ser_3": [
            79,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_degrade": [
            80,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_degrade": [
            81,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_degrade_failure": [
            82,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_tx_degrade_failure": [
            83,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_failed_0": [
            92,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_failed_1": [
            93,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_failed_2": [
            94,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_failed_3": [
            95,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_error_0": [
            96,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_error_1": [
            97,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_error_2": [
            98,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_error_3": [
            99,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_seq_err_0": [
            100,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_seq_err_1": [
            101,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_seq_err_2": [
            102,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_ack_nack_seq_err_3": [
            103,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_at_max_0": [
            104,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_at_max_1": [
            105,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_at_max_2": [
            106,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_replay_at_max_3": [
            107,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_expected_frame_bad_0": [
            108,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_expected_frame_bad_1": [
            109,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_expected_frame_bad_2": [
            110,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_expected_frame_bad_3": [
            111,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_duplicate_frame_0": [
            112,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_duplicate_frame_1": [
            113,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_duplicate_frame_2": [
            114,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_duplicate_frame_3": [
            115,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_unexpected_frame_0": [
            116,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_unexpected_frame_1": [
            117,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_unexpected_frame_2": [
            118,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_unexpected_frame_3": [
            119,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_fail_0": [
            120,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_fail_1": [
            121,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_fail_2": [
            122,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_fail_3": [
            123,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_fail_0": [
            124,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_fail_1": [
            125,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_fail_2": [
            126,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_fail_3": [
            127,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_starved_0": [
            128,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_starved_1": [
            129,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_starved_2": [
            130,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_starved_3": [
            131,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_max_starvation_limit_0": [
            132,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_max_starvation_limit_1": [
            133,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_max_starvation_limit_2": [
            134,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_max_starvation_limit_3": [
            135,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lanes_locked_0": [
            192,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lanes_locked_1": [
            193,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lanes_locked_2": [
            194,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lanes_locked_3": [
            195,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_aligned_0": [
            196,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_aligned_1": [
            197,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_aligned_2": [
            198,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_aligned_3": [
            199,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_up_0": [
            200,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_up_1": [
            201,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_up_2": [
            202,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_link_up_3": [
            203,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_rx_degrade_rdy": [
            204,
            1,
            "SRW1 HRW",
            0
        ],
        "pcs_lp_degrade_rdy": [
            205,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_page_received_0": [
            208,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_page_received_1": [
            209,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_page_received_2": [
            210,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_page_received_3": [
            211,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_complete_0": [
            212,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_complete_1": [
            213,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_complete_2": [
            214,
            1,
            "SRW1 HRW",
            0
        ],
        "autoneg_complete_3": [
            215,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_0": [
            216,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_1": [
            217,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_2": [
            218,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_loop_time_3": [
            219,
            1,
            "SRW1 HRW",
            0
        ],
        "time_stamp_valid_0": [
            220,
            1,
            "SRW1 HRW",
            0
        ],
        "time_stamp_valid_1": [
            221,
            1,
            "SRW1 HRW",
            0
        ],
        "time_stamp_valid_2": [
            222,
            1,
            "SRW1 HRW",
            0
        ],
        "time_stamp_valid_3": [
            223,
            1,
            "SRW1 HRW",
            0
        ],
        "fec_err_vector_valid": [
            224,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_complete_0": [
            225,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_complete_1": [
            226,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_complete_2": [
            227,
            1,
            "SRW1 HRW",
            0
        ],
        "llr_init_complete_3": [
            228,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            229,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_signal_ok_0": [
            230,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_signal_ok_1": [
            231,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_signal_ok_2": [
            232,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_signal_ok_3": [
            233,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c1_hni_pml_err_first_flg": {
        "__offset": 25166096,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "ss2_port_pml_err_first_flg": {
        "__offset": 25166144,
        "__size": 32,
        "__entries": 1,
        "err_first_flg_w0": [
            0,
            64,
            "SRO HDWO",
            0
        ],
        "err_first_flg_w1": [
            64,
            64,
            "SRO HDWO",
            0
        ],
        "err_first_flg_w2": [
            128,
            64,
            "SRO HDWO",
            0
        ],
        "err_first_flg_w3": [
            192,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c1_hni_pml_err_first_flg_ts": {
        "__offset": 25166104,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_err_first_flg_ts": {
        "__offset": 25166176,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_err_clr": {
        "__offset": 25166112,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "ss2_port_pml_err_clr": {
        "__offset": 25166208,
        "__size": 32,
        "__entries": 1,
        "err_clr_w0": [
            0,
            64,
            "SDWS HRO",
            0
        ],
        "err_clr_w1": [
            64,
            64,
            "SDWS HRO",
            0
        ],
        "err_clr_w2": [
            128,
            64,
            "SDWS HRO",
            0
        ],
        "err_clr_w3": [
            192,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c1_hni_pml_err_irqa_msk": {
        "__offset": 25166120,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "ss2_port_pml_err_irqa_msk": {
        "__offset": 25166240,
        "__size": 32,
        "__entries": 1,
        "err_irq_msk_w0": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w1": [
            64,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w2": [
            128,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w3": [
            192,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c1_hni_pml_err_irqb_msk": {
        "__offset": 25166128,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "ss2_port_pml_err_irqb_msk": {
        "__offset": 25166272,
        "__size": 32,
        "__entries": 1,
        "err_irq_msk_w0": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w1": [
            64,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w2": [
            128,
            64,
            "SRDW HRO",
            18446744073709551615
        ],
        "err_irq_msk_w3": [
            192,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c1_hni_pml_err_first_flg_msk": {
        "__offset": 25166136,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "ss2_port_pml_err_first_flg_msk": {
        "__offset": 25166304,
        "__size": 32,
        "__entries": 1,
        "err_ff_msk_w0": [
            0,
            64,
            "SRDW HRO",
            0
        ],
        "err_ff_msk_w1": [
            64,
            64,
            "SRDW HRO",
            0
        ],
        "err_ff_msk_w2": [
            128,
            64,
            "SRDW HRO",
            0
        ],
        "err_ff_msk_w3": [
            192,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c1_hni_pml_err_info_msk": {
        "__offset": 25166144,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "ss2_port_pml_err_info_msk": {
        "__offset": 25166336,
        "__size": 32,
        "__entries": 1,
        "err_info_msk_w0": [
            0,
            64,
            "SRDW HRO",
            0
        ],
        "err_info_msk_w1": [
            64,
            64,
            "SRDW HRO",
            0
        ],
        "err_info_msk_w2": [
            128,
            64,
            "SRDW HRO",
            0
        ],
        "err_info_msk_w3": [
            192,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c1_hni_pml_err_info_mem": {
        "__offset": 25166208,
        "__size": 8,
        "__entries": 1,
        "csr_detected_sbe": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "csr_detected_mbe": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "sbe_syndrome": [
            4,
            10,
            "SRW HWO",
            0
        ],
        "sbe_address": [
            16,
            11,
            "SRW HWO",
            0
        ],
        "sbe_mem_id": [
            28,
            2,
            "SRW HRW",
            0
        ],
        "mbe_syndrome": [
            36,
            10,
            "SRW HWO",
            0
        ],
        "mbe_address": [
            48,
            11,
            "SRW HWO",
            0
        ],
        "mbe_mem_id": [
            60,
            2,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_err_info_mbe_cnts": {
        "__offset": 25166216,
        "__size": 8,
        "__entries": 1,
        "pcs_fec0_mbe_cnt": [
            0,
            4,
            "SRW HRW",
            0
        ],
        "pcs_fec1_mbe_cnt": [
            8,
            4,
            "SRW HRW",
            0
        ],
        "llr_seq_mbe_cnt": [
            16,
            4,
            "SRW HRW",
            0
        ],
        "llr_replay_mbe_cnt": [
            24,
            4,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_err_info_sbe_cnts": {
        "__offset": 25166224,
        "__size": 8,
        "__entries": 1,
        "pcs_fec0_sbe_cnt": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "pcs_fec1_sbe_cnt": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "llr_seq_sbe_cnt": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "llr_replay_sbe_cnt": [
            24,
            8,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_err_info_pcs_tx_dp": {
        "__offset": 25166240,
        "__size": 8,
        "__entries": 1,
        "tx_cdc_underrun": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "tx_cdc_overflow": [
            4,
            4,
            "SRW HWO",
            0
        ],
        "tx_mac_if_fifo_overflow": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_if_fifo_starved": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "tx_serdes_if_fifo_overflow": [
            10,
            1,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_pcs_tx_dp": {
        "__offset": 25166624,
        "__size": 8,
        "__entries": 1,
        "tx_cdc_underrun": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "tx_cdc_overflow": [
            4,
            4,
            "SRW HWO",
            0
        ],
        "tx_mac_if_fifo_overflow": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_if_fifo_starved": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "tx_serdes_if_fifo_overflow": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "subport": [
            16,
            2,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_pcs_rx_dp": {
        "__offset": 25166248,
        "__size": 8,
        "__entries": 1,
        "rx_cdc_overflow": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "rx_rs_buffer_overflow": [
            4,
            1,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_pcs_rx_dp": {
        "__offset": 25166632,
        "__size": 8,
        "__entries": 1,
        "rx_cdc_overflow": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "rx_rs_buffer_overflow": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "subport": [
            8,
            2,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_pcs_rx_deskew": {
        "__offset": 25166256,
        "__size": 8,
        "__entries": 1,
        "rx_deskew_overflow": [
            0,
            8,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_pcs_rx_deskew": {
        "__offset": 25166640,
        "__size": 8,
        "__entries": 1,
        "rx_deskew_overflow": [
            0,
            16,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_pcs_rx_deskew_pes": {
        "__offset": 25166264,
        "__size": 8,
        "__entries": 1,
        "deskew_0_pe_cnt": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "deskew_1_pe_cnt": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "deskew_2_pe_cnt": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "deskew_3_pe_cnt": [
            24,
            8,
            "SRW HRW",
            0
        ],
        "deskew_4_pe_cnt": [
            32,
            8,
            "SRW HRW",
            0
        ],
        "deskew_5_pe_cnt": [
            40,
            8,
            "SRW HRW",
            0
        ],
        "deskew_6_pe_cnt": [
            48,
            8,
            "SRW HRW",
            0
        ],
        "deskew_7_pe_cnt": [
            56,
            8,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_err_info_pcs_rx_deskew_pes": {
        "__offset": 25166648,
        "__size": 8,
        "__entries": 1,
        "rx_deskew_parity_err": [
            0,
            16,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_mac_tx_dp": {
        "__offset": 25166272,
        "__size": 8,
        "__entries": 1,
        "tx_llr_if_credit_error": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_ctl_par_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_llr_par_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_bytes_vld_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_framing_err": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fcs_16_err": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_gb_underrun": [
            6,
            1,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_mac_tx_dp": {
        "__offset": 25166664,
        "__size": 8,
        "__entries": 1,
        "tx_llr_if_credit_error": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_ctl_par_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_llr_par_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_llr_seg_par_err": [
            3,
            4,
            "SRW HWO",
            0
        ],
        "tx_llr_if_bytes_vld_err": [
            7,
            4,
            "SRW HWO",
            0
        ],
        "tx_llr_if_framing_err": [
            11,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fcs_16_err": [
            12,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_gb_underrun": [
            13,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_gb_overflow": [
            14,
            1,
            "SRW HWO",
            0
        ],
        "tx_mac_fifo_overflow": [
            15,
            1,
            "SRW HWO",
            0
        ],
        "subport": [
            16,
            2,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_mac_rx_dp": {
        "__offset": 25166280,
        "__size": 8,
        "__entries": 1,
        "rx_mac_gb_err": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_illegal_size": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_fragment": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_preamble_error": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_framing_error": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_fcs32_error": [
            5,
            1,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_mac_rx_dp": {
        "__offset": 25166672,
        "__size": 8,
        "__entries": 1,
        "rx_mac_illegal_size": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_fragment": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_fifo_overflow": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "rx_mac_short_pkt_buf_ovfw": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "subport": [
            8,
            2,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_err_info_llr_tx_dp": {
        "__offset": 25166288,
        "__size": 8,
        "__entries": 1,
        "tx_llr_sbe_syndrome": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_sbe": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_sbe": [
            11,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_mbe_syndrome": [
            16,
            10,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_mbe": [
            26,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_mbe": [
            27,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_par_err": [
            32,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_overflow_err": [
            33,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_illegal_len_err": [
            34,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_par_err": [
            35,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_overrun_err": [
            36,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_len_err": [
            37,
            1,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_llr_tx_dp": {
        "__offset": 25166680,
        "__size": 8,
        "__entries": 1,
        "tx_llr_bypass_par_err": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_overflow_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_illegal_len_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_seg0_par_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_seg1_par_err": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_seg2_par_err": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_seg3_par_err": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_par_err": [
            7,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_overrun_err": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_if_fifo_len_err": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_bypass_illegal_frame_type": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "tx_llr_input_bus_err": [
            11,
            1,
            "SRW HWO",
            0
        ],
        "subport": [
            24,
            2,
            "SRW HWO",
            0
        ]
    },
    "c_hni_pml_cfg_general": {
        "__offset": 25166848,
        "__size": 8,
        "__entries": 1,
        "clock_period_ps": [
            0,
            11,
            "SRW HRO",
            1000
        ]
    },
    "c1_hni_pml_cfg_serdes_core_interrupt": {
        "__offset": 25166856,
        "__size": 8,
        "__entries": 1,
        "set_interrupt_delay": [
            0,
            8,
            "SRW HRO",
            4
        ],
        "clear_interrupt_delay": [
            8,
            8,
            "SRW HRO",
            4
        ],
        "capture_interrupt_data_delay": [
            16,
            8,
            "SRW HRO",
            4
        ]
    },
    "c1_hni_pml_serdes_core_interrupt": {
        "__offset": 25166864,
        "__size": 8,
        "__entries": 1,
        "core_interrupt_data": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "core_interrupt_code": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "do_core_interrupt": [
            32,
            1,
            "SRW HRW",
            0
        ],
        "serdes_sel": [
            33,
            2,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs": {
        "__offset": 25167104,
        "__size": 8,
        "__entries": 1,
        "pcs_enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "enable_auto_neg": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "pcs_mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "enable_auto_lane_degrade": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "ll_fec": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "timestamp_shift": [
            24,
            2,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_pcs": {
        "__offset": 25167104,
        "__size": 8,
        "__entries": 1,
        "pcs_mode": [
            0,
            3,
            "SRW HRO",
            4
        ],
        "enable_auto_lane_degrade": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "by_25g_fec_mode": [
            4,
            2,
            "SRW HRO",
            0
        ],
        "timestamp_shift": [
            16,
            2,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_autoneg": {
        "__offset": 25167112,
        "__size": 8,
        "__entries": 1,
        "next_page_loaded": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "restart": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "reset": [
            16,
            1,
            "SRW HRO",
            1
        ],
        "tx_lane": [
            24,
            2,
            "SRW HRO",
            0
        ],
        "rx_lane": [
            26,
            2,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_pcs_autoneg": {
        "__offset": 25167168,
        "__size": 8,
        "__entries": 4,
        "next_page_loaded": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "restart": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "reset": [
            16,
            1,
            "SRW HRO",
            1
        ],
        "tx_lane": [
            24,
            2,
            "SRW HRO",
            0
        ],
        "rx_lane": [
            26,
            2,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_autoneg_timers": {
        "__offset": 25167120,
        "__size": 8,
        "__entries": 1,
        "break_link_timer_max": [
            0,
            32,
            "SRW HRO",
            70000000
        ],
        "link_fail_inhibit_timer_max": [
            32,
            32,
            "SRW HRO",
            505000000
        ]
    },
    "ss2_port_pml_cfg_pcs_autoneg_timers": {
        "__offset": 25167200,
        "__size": 16,
        "__entries": 1,
        "break_link_timer_max": [
            0,
            32,
            "SRW HRO",
            70000000
        ],
        "link_fail_inhibit_timer_max": [
            64,
            34,
            "SRW HRO",
            505000000
        ]
    },
    "c1_hni_pml_cfg_pcs_autoneg_base_page": {
        "__offset": 25167128,
        "__size": 8,
        "__entries": 1,
        "base_page": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_pcs_autoneg_base_page": {
        "__offset": 25167232,
        "__size": 8,
        "__entries": 4,
        "base_page": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_autoneg_next_page": {
        "__offset": 25167136,
        "__size": 8,
        "__entries": 1,
        "next_page": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_pcs_autoneg_next_page": {
        "__offset": 25167264,
        "__size": 8,
        "__entries": 4,
        "next_page": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_ams": {
        "__offset": 25167144,
        "__size": 8,
        "__entries": 1,
        "am_spacing": [
            0,
            4,
            "SRW HRO",
            6
        ],
        "ram_spacing": [
            8,
            4,
            "SRW HRO",
            6
        ],
        "use_programmable_am_spacing": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "use_programmable_ams": [
            25,
            1,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_pcs_ams": {
        "__offset": 25167296,
        "__size": 8,
        "__entries": 1,
        "am_spacing": [
            0,
            4,
            "SRW HRO",
            12
        ],
        "ram_spacing": [
            8,
            4,
            "SRW HRO",
            6
        ],
        "use_programmable_am_spacing": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "use_programmable_ams": [
            25,
            1,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_um": {
        "__offset": 25167152,
        "__size": 8,
        "__entries": 8,
        "um": [
            0,
            56,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_pcs_um": {
        "__offset": 25167360,
        "__size": 8,
        "__entries": 16,
        "um": [
            0,
            56,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_pcs_cm": {
        "__offset": 25167216,
        "__size": 8,
        "__entries": 1,
        "cm": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_pcs_cm": {
        "__offset": 25167488,
        "__size": 8,
        "__entries": 1,
        "cm": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_tx_pcs": {
        "__offset": 25167224,
        "__size": 8,
        "__entries": 1,
        "lane_0_source": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "lane_1_source": [
            8,
            2,
            "SRW HRO",
            1
        ],
        "lane_2_source": [
            16,
            2,
            "SRW HRO",
            2
        ],
        "lane_3_source": [
            24,
            2,
            "SRW HRO",
            3
        ],
        "enable_ctl_os": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "allow_auto_degrade": [
            33,
            1,
            "SRW HRW",
            0
        ],
        "gearbox_credits": [
            40,
            4,
            "SRW HRO",
            8
        ],
        "cdc_ready_level": [
            48,
            4,
            "SRW HRO",
            8
        ]
    },
    "ss2_port_pml_cfg_tx_pcs": {
        "__offset": 25167496,
        "__size": 8,
        "__entries": 1,
        "lane_0_source": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "lane_1_source": [
            8,
            2,
            "SRW HRO",
            1
        ],
        "lane_2_source": [
            16,
            2,
            "SRW HRO",
            2
        ],
        "lane_3_source": [
            24,
            2,
            "SRW HRO",
            3
        ],
        "allow_auto_degrade": [
            32,
            1,
            "SRW HRW",
            0
        ],
        "cdc_ready_level": [
            40,
            4,
            "SRW HRO",
            8
        ],
        "en_pk_bw_limiter": [
            44,
            1,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_rx_pcs": {
        "__offset": 25167232,
        "__size": 8,
        "__entries": 1,
        "active_lanes": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "rs_mode": [
            8,
            3,
            "SRW HRO",
            5
        ],
        "enable_lock": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "restart_lock_on_bad_ams": [
            17,
            1,
            "SRW HRO",
            0
        ],
        "restart_lock_on_bad_cws": [
            18,
            1,
            "SRW HRO",
            0
        ],
        "enable_ctl_os": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "health_bad_sensitivity": [
            32,
            4,
            "SRW HRO",
            2
        ],
        "lp_health_bad_sensitivity": [
            36,
            1,
            "SRW HRO",
            0
        ],
        "allow_auto_degrade": [
            40,
            1,
            "SRW HRW",
            0
        ],
        "enable_rx_sm": [
            48,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_rx_pcs": {
        "__offset": 25167552,
        "__size": 8,
        "__entries": 1,
        "active_lanes": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "cw_gap_544": [
            4,
            5,
            "SRW HRO",
            6
        ],
        "cw_gap_ll": [
            9,
            5,
            "SRW HRO",
            4
        ],
        "cw_gap_one_fec": [
            14,
            5,
            "SRW HRO",
            3
        ],
        "restart_lock_on_bad_ams": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "restart_lock_on_bad_cws": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "health_bad_sensitivity": [
            21,
            4,
            "SRW HRO",
            2
        ],
        "lp_health_bad_sensitivity": [
            25,
            1,
            "SRW HRO",
            0
        ],
        "allow_auto_degrade": [
            26,
            1,
            "SRW HRW",
            0
        ],
        "lane_0_source": [
            27,
            2,
            "SRW HRO",
            0
        ],
        "lane_1_source": [
            29,
            2,
            "SRW HRO",
            1
        ],
        "lane_2_source": [
            31,
            2,
            "SRW HRO",
            2
        ],
        "lane_3_source": [
            33,
            2,
            "SRW HRO",
            3
        ],
        "signal_detect_enn": [
            35,
            4,
            "SRW HRO",
            15
        ],
        "rx_lock_enn": [
            39,
            4,
            "SRW HRO",
            15
        ],
        "rx_clk_vld_enn": [
            43,
            4,
            "SRW HRO",
            15
        ]
    },
    "c1_hni_pml_cfg_rx_pcs_ams": {
        "__offset": 25167240,
        "__size": 8,
        "__entries": 1,
        "cm_match_mask": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "um_match_mask": [
            16,
            14,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_rx_pcs_ams": {
        "__offset": 25167616,
        "__size": 8,
        "__entries": 1,
        "cm_match_mask": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "um_match_mask": [
            16,
            14,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_tx_mac": {
        "__offset": 25167360,
        "__size": 8,
        "__entries": 1,
        "mac_operational": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "short_preamble": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "pcs_credits": [
            8,
            4,
            "SRW HRO",
            8
        ],
        "ifg_mode": [
            16,
            1,
            "SRW HRO",
            1
        ],
        "vs_version": [
            20,
            4,
            "SRW HRO",
            3
        ],
        "ieee_ifg_adjustment": [
            24,
            2,
            "SRW HRO",
            0
        ],
        "non_portals_sof_window": [
            26,
            5,
            "SRW HRO",
            7
        ],
        "non_portals_max_sof": [
            31,
            4,
            "SRW HRO",
            3
        ],
        "any_frame_sof_window_0": [
            35,
            5,
            "SRW HRO",
            1
        ],
        "any_frame_max_sof_0": [
            40,
            4,
            "SRW HRO",
            1
        ],
        "any_frame_sof_window_1": [
            44,
            5,
            "SRW HRO",
            1
        ],
        "any_frame_max_sof_1": [
            49,
            4,
            "SRW HRO",
            1
        ],
        "portals_protocol": [
            53,
            8,
            "SRW HRO",
            119
        ]
    },
    "ss2_port_pml_cfg_tx_mac": {
        "__offset": 25167872,
        "__size": 8,
        "__entries": 1,
        "ifg_mode": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "min_ifg": [
            1,
            3,
            "SRW HRO",
            0
        ],
        "mac_pad_idle_thresh": [
            4,
            8,
            "SRW HRO",
            9
        ],
        "ieee_ifg_adjustment": [
            13,
            3,
            "SRW HRO",
            3
        ],
        "vs_version": [
            16,
            4,
            "SRW HRO",
            3
        ],
        "non_st_sof_window": [
            26,
            6,
            "SRW HRO",
            0
        ],
        "non_st_max_sof": [
            32,
            3,
            "SRW HRO",
            0
        ],
        "any_frame_sof_window_0": [
            35,
            6,
            "SRW HRO",
            0
        ],
        "any_frame_max_sof_0": [
            41,
            3,
            "SRW HRO",
            0
        ],
        "st_protocol": [
            54,
            8,
            "SRW HRO",
            119
        ]
    },
    "c1_hni_pml_cfg_rx_mac": {
        "__offset": 25167368,
        "__size": 8,
        "__entries": 1,
        "mac_operational": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "short_preamble": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "filter_illegal_size": [
            8,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_rx_mac": {
        "__offset": 25167936,
        "__size": 8,
        "__entries": 1,
        "flit_packing_cnt": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "stop_packing": [
            4,
            1,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_llr": {
        "__offset": 25167616,
        "__size": 8,
        "__entries": 1,
        "llr_mode": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "mac_if_credits": [
            8,
            4,
            "SRW HRO",
            8
        ],
        "link_down_behavior": [
            16,
            2,
            "SRW HRO",
            1
        ],
        "enable_loop_timing": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "size": [
            32,
            2,
            "SRW HRO",
            3
        ],
        "filter_ctl_frames": [
            40,
            1,
            "SRW HRO",
            1
        ],
        "filter_lossless_when_off": [
            41,
            1,
            "SRW HRO",
            1
        ],
        "ack_nack_err_check": [
            42,
            1,
            "SRW HRO",
            0
        ],
        "preamble_seq_check": [
            43,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_llr": {
        "__offset": 25168128,
        "__size": 8,
        "__entries": 1,
        "size": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "ack_nack_err_check": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "preamble_seq_check": [
            9,
            1,
            "SRW HRO",
            0
        ],
        "stop_packing": [
            16,
            1,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_llr_cf_dmac": {
        "__offset": 25167624,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_llr_cf_dmac": {
        "__offset": 25168192,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ]
    },
    "c1_hni_pml_cfg_llr_cf_smac": {
        "__offset": 25167632,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_smac": [
            0,
            48,
            "SRW HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_llr_cf_smac": {
        "__offset": 25168200,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_smac": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c1_hni_pml_cfg_llr_cf_etype": {
        "__offset": 25167640,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_ethertype": [
            0,
            16,
            "SRW HRO",
            34998
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_llr_cf_etype": {
        "__offset": 25168208,
        "__size": 8,
        "__entries": 1,
        "ctl_frame_ethertype": [
            0,
            16,
            "SRW HRO",
            34998
        ]
    },
    "c1_hni_pml_cfg_llr_cf_rates": {
        "__offset": 25167648,
        "__size": 8,
        "__entries": 1,
        "loop_timing_period": [
            0,
            16,
            "SRW HRO",
            5500
        ],
        "init_ctl_os_period": [
            16,
            4,
            "SRW HRO",
            3
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_llr_cf_rates": {
        "__offset": 25168224,
        "__size": 8,
        "__entries": 4,
        "loop_timing_period": [
            0,
            16,
            "SRW HRO",
            5500
        ],
        "init_ctl_os_period": [
            16,
            4,
            "SRW HRO",
            3
        ]
    },
    "c1_hni_pml_cfg_llr_sm": {
        "__offset": 25167656,
        "__size": 8,
        "__entries": 1,
        "replay_timer_max": [
            0,
            16,
            "SRW HRO",
            15500
        ],
        "replay_ct_max": [
            16,
            8,
            "SRW HRO",
            255
        ],
        "allow_re_init": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "retry_threshold": [
            32,
            8,
            "SRW HRO",
            2
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_llr_sm": {
        "__offset": 25168256,
        "__size": 8,
        "__entries": 4,
        "replay_timer_max": [
            0,
            16,
            "SRW HRO",
            15500
        ],
        "replay_ct_max": [
            16,
            8,
            "SRW HRO",
            255
        ],
        "allow_re_init": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "retry_threshold": [
            32,
            8,
            "SRW HRO",
            2
        ]
    },
    "c1_hni_pml_cfg_llr_capacity": {
        "__offset": 25167664,
        "__size": 8,
        "__entries": 1,
        "max_seq": [
            0,
            12,
            "SRW HRO",
            2048
        ],
        "max_data": [
            16,
            12,
            "SRW HRO",
            2048
        ]
    },
    "ss2_port_pml_cfg_llr_capacity": {
        "__offset": 25168288,
        "__size": 8,
        "__entries": 4,
        "max_seq": [
            0,
            12,
            "SRW HRO",
            2048
        ],
        "max_data": [
            16,
            12,
            "SRW HRO",
            2048
        ]
    },
    "c1_hni_pml_cfg_llr_timeouts": {
        "__offset": 25167672,
        "__size": 8,
        "__entries": 1,
        "pcs_link_dn_timer_max": [
            0,
            32,
            "SRW HRO",
            1000000000
        ],
        "data_age_timer_max": [
            32,
            32,
            "SRW HRO",
            4000000000
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_cfg_llr_timeouts": {
        "__offset": 25168320,
        "__size": 8,
        "__entries": 4,
        "pcs_link_dn_timer_max": [
            0,
            32,
            "SRW HRO",
            1000000000
        ],
        "data_age_timer_max": [
            32,
            32,
            "SRW HRO",
            4000000000
        ]
    },
    "c1_hni_pml_cfg_llr_fgfc_0": {
        "__offset": 25167680,
        "__size": 8,
        "__entries": 1,
        "fgfc_dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ],
        "fgfc_extended_ethertype_mask": [
            56,
            8,
            "SRW HRO",
            127
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_llr_fgfc_0": {
        "__offset": 25168352,
        "__size": 8,
        "__entries": 1,
        "fgfc_dmac": [
            0,
            48,
            "SRW HRO",
            1652522221582
        ],
        "fgfc_extended_ethertype_mask": [
            56,
            8,
            "SRW HRO",
            127
        ]
    },
    "c1_hni_pml_cfg_llr_fgfc_1": {
        "__offset": 25167688,
        "__size": 8,
        "__entries": 1,
        "fgfc_extended_ethertype": [
            0,
            64,
            "SRW HRO",
            9851342772894695424
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "ss2_port_pml_cfg_llr_fgfc_1": {
        "__offset": 25168360,
        "__size": 8,
        "__entries": 1,
        "fgfc_extended_ethertype": [
            0,
            64,
            "SRW HRO",
            9851342772894695424
        ]
    },
    "c1_hni_pml_serdes_core_status": {
        "__offset": 25167872,
        "__size": 8,
        "__entries": 4,
        "core_status": [
            0,
            32,
            "SRO HWO",
            0
        ],
        "rx_idle_detect": [
            32,
            1,
            "SRO HWO",
            0
        ],
        "rx_rdy": [
            33,
            1,
            "SRO HWO",
            0
        ],
        "tx_rdy": [
            34,
            1,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_pcs_autoneg_base_page": {
        "__offset": 25167904,
        "__size": 8,
        "__entries": 1,
        "lp_base_page": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "lp_ability": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "page_received": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "base_page": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            51,
            4,
            "SRO HWO",
            0
        ],
        "complete": [
            55,
            1,
            "SRO HWO",
            0
        ],
        "remaining_ack_ct": [
            56,
            3,
            "SRO HWO",
            0
        ],
        "ack_match_ct": [
            59,
            2,
            "SRO HWO",
            0
        ],
        "ability_match_ct": [
            61,
            2,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_pcs_autoneg_base_page": {
        "__offset": 25170688,
        "__size": 8,
        "__entries": 4,
        "lp_base_page": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "lp_ability": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "page_received": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "base_page": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            51,
            4,
            "SRO HWO",
            0
        ],
        "complete": [
            55,
            1,
            "SRO HWO",
            0
        ],
        "remaining_ack_ct": [
            56,
            3,
            "SRO HWO",
            0
        ],
        "ack_match_ct": [
            59,
            2,
            "SRO HWO",
            0
        ],
        "ability_match_ct": [
            61,
            2,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_pcs_autoneg_next_page": {
        "__offset": 25167912,
        "__size": 8,
        "__entries": 1,
        "lp_next_page": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "lp_ability": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "page_received": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "base_page": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            51,
            4,
            "SRO HWO",
            0
        ],
        "complete": [
            55,
            1,
            "SRO HWO",
            0
        ],
        "remaining_ack_ct": [
            56,
            3,
            "SRO HWO",
            0
        ],
        "ack_match_ct": [
            59,
            2,
            "SRO HWO",
            0
        ],
        "ability_match_ct": [
            61,
            2,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_pcs_autoneg_next_page": {
        "__offset": 25170720,
        "__size": 8,
        "__entries": 4,
        "lp_next_page": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "lp_ability": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "page_received": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "base_page": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "state": [
            51,
            4,
            "SRO HWO",
            0
        ],
        "complete": [
            55,
            1,
            "SRO HWO",
            0
        ],
        "remaining_ack_ct": [
            56,
            3,
            "SRO HWO",
            0
        ],
        "ack_match_ct": [
            59,
            2,
            "SRO HWO",
            0
        ],
        "ability_match_ct": [
            61,
            2,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_tx_pcs": {
        "__offset": 25167920,
        "__size": 8,
        "__entries": 1,
        "timestamp": [
            0,
            32,
            "SRO HWO",
            0
        ],
        "timestamp_valid": [
            32,
            1,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_tx_pcs": {
        "__offset": 25170752,
        "__size": 8,
        "__entries": 4,
        "timestamp": [
            0,
            32,
            "SRO HWO",
            0
        ],
        "timestamp_valid": [
            32,
            1,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_sts_rx_pcs": {
        "__offset": 25167928,
        "__size": 8,
        "__entries": 1,
        "am_identity_0": [
            0,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_1": [
            4,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_2": [
            8,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_3": [
            12,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_4": [
            16,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_5": [
            20,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_6": [
            24,
            3,
            "SRO HWO",
            0
        ],
        "am_identity_7": [
            28,
            3,
            "SRO HWO",
            0
        ],
        "am_lock": [
            32,
            8,
            "SRO HWO",
            0
        ],
        "align_status": [
            40,
            1,
            "SRO HWO",
            0
        ],
        "fault": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "local_fault": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "hi_ser": [
            50,
            1,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_rx_pcs_am_match": {
        "__offset": 25167936,
        "__size": 8,
        "__entries": 1,
        "am_match_state_0": [
            0,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_0": [
            2,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_1": [
            8,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_1": [
            10,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_2": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_2": [
            18,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_3": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_3": [
            26,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_4": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_4": [
            34,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_5": [
            40,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_5": [
            42,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_6": [
            48,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_6": [
            50,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_7": [
            56,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_7": [
            58,
            6,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_am_match": {
        "__offset": 25170880,
        "__size": 16,
        "__entries": 1,
        "am_match_state_0": [
            0,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_0": [
            2,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_1": [
            8,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_1": [
            10,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_2": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_2": [
            18,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_3": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_3": [
            26,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_4": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_4": [
            34,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_5": [
            40,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_5": [
            42,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_6": [
            48,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_6": [
            50,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_7": [
            56,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_7": [
            58,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_8": [
            64,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_8": [
            66,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_9": [
            72,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_9": [
            74,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_10": [
            80,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_10": [
            82,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_11": [
            88,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_11": [
            90,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_12": [
            96,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_12": [
            98,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_13": [
            104,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_13": [
            106,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_14": [
            112,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_14": [
            114,
            6,
            "SRO HWO",
            0
        ],
        "am_match_state_15": [
            120,
            2,
            "SRO HWO",
            0
        ],
        "am_match_pos_15": [
            122,
            6,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_rx_pcs_fecl_sources": {
        "__offset": 25167944,
        "__size": 8,
        "__entries": 1,
        "fecl_source_0": [
            0,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_0": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_1": [
            8,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_1": [
            11,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_2": [
            16,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_2": [
            19,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_3": [
            24,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_3": [
            27,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_4": [
            32,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_4": [
            35,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_5": [
            40,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_5": [
            43,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_6": [
            48,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_6": [
            51,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_7": [
            56,
            3,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_7": [
            59,
            1,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_fecl_sources": {
        "__offset": 25170912,
        "__size": 16,
        "__entries": 1,
        "fecl_source_0": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_0": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_1": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_1": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_2": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_2": [
            20,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_3": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_3": [
            28,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_4": [
            32,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_4": [
            36,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_5": [
            40,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_5": [
            44,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_6": [
            48,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_6": [
            52,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_7": [
            56,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_7": [
            60,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_8": [
            64,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_8": [
            68,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_9": [
            72,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_9": [
            76,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_10": [
            80,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_10": [
            84,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_11": [
            88,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_11": [
            92,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_12": [
            96,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_12": [
            100,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_13": [
            104,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_13": [
            108,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_14": [
            112,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_14": [
            116,
            1,
            "SRO HWO",
            0
        ],
        "fecl_source_15": [
            120,
            4,
            "SRO HWO",
            0
        ],
        "fecl_source_vld_15": [
            124,
            1,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_rx_pcs_deskew_depths": {
        "__offset": 25167952,
        "__size": 8,
        "__entries": 1,
        "df_depth_0": [
            0,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_1": [
            8,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_2": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_3": [
            24,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_4": [
            32,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_5": [
            40,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_6": [
            48,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_7": [
            56,
            8,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_deskew_depths": {
        "__offset": 25170944,
        "__size": 16,
        "__entries": 1,
        "df_depth_0": [
            0,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_1": [
            8,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_2": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_3": [
            24,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_4": [
            32,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_5": [
            40,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_6": [
            48,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_7": [
            56,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_8": [
            64,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_9": [
            72,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_10": [
            80,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_11": [
            88,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_12": [
            96,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_13": [
            104,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_14": [
            112,
            8,
            "SRO HWO",
            0
        ],
        "df_depth_15": [
            120,
            8,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_pcs_bip_errors": {
        "__offset": 25167960,
        "__size": 8,
        "__entries": 1,
        "bip_0_errors": [
            0,
            3,
            "SRW HRW",
            0
        ],
        "bip_1_errors": [
            3,
            3,
            "SRW HRW",
            0
        ],
        "bip_2_errors": [
            6,
            3,
            "SRW HRW",
            0
        ],
        "bip_3_errors": [
            9,
            3,
            "SRW HRW",
            0
        ],
        "bip_4_errors": [
            12,
            3,
            "SRW HRW",
            0
        ],
        "bip_5_errors": [
            15,
            3,
            "SRW HRW",
            0
        ],
        "bip_6_errors": [
            18,
            3,
            "SRW HRW",
            0
        ],
        "bip_7_errors": [
            21,
            3,
            "SRW HRW",
            0
        ],
        "bip_8_errors": [
            24,
            3,
            "SRW HRW",
            0
        ],
        "bip_9_errors": [
            27,
            3,
            "SRW HRW",
            0
        ],
        "bip_10_errors": [
            30,
            3,
            "SRW HRW",
            0
        ],
        "bip_11_errors": [
            33,
            3,
            "SRW HRW",
            0
        ],
        "bip_12_errors": [
            36,
            3,
            "SRW HRW",
            0
        ],
        "bip_13_errors": [
            39,
            3,
            "SRW HRW",
            0
        ],
        "bip_14_errors": [
            42,
            3,
            "SRW HRW",
            0
        ],
        "bip_15_errors": [
            45,
            3,
            "SRW HRW",
            0
        ],
        "bip_16_errors": [
            48,
            3,
            "SRW HRW",
            0
        ],
        "bip_17_errors": [
            51,
            3,
            "SRW HRW",
            0
        ],
        "bip_18_errors": [
            54,
            3,
            "SRW HRW",
            0
        ],
        "bip_19_errors": [
            57,
            3,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_pcs_bip_errors": {
        "__offset": 25170976,
        "__size": 8,
        "__entries": 4,
        "bip_0_errors": [
            0,
            3,
            "SRW HRW",
            0
        ],
        "bip_1_errors": [
            3,
            3,
            "SRW HRW",
            0
        ],
        "bip_2_errors": [
            6,
            3,
            "SRW HRW",
            0
        ],
        "bip_3_errors": [
            9,
            3,
            "SRW HRW",
            0
        ],
        "bip_4_errors": [
            12,
            3,
            "SRW HRW",
            0
        ],
        "bip_5_errors": [
            15,
            3,
            "SRW HRW",
            0
        ],
        "bip_6_errors": [
            18,
            3,
            "SRW HRW",
            0
        ],
        "bip_7_errors": [
            21,
            3,
            "SRW HRW",
            0
        ],
        "bip_8_errors": [
            24,
            3,
            "SRW HRW",
            0
        ],
        "bip_9_errors": [
            27,
            3,
            "SRW HRW",
            0
        ],
        "bip_10_errors": [
            30,
            3,
            "SRW HRW",
            0
        ],
        "bip_11_errors": [
            33,
            3,
            "SRW HRW",
            0
        ],
        "bip_12_errors": [
            36,
            3,
            "SRW HRW",
            0
        ],
        "bip_13_errors": [
            39,
            3,
            "SRW HRW",
            0
        ],
        "bip_14_errors": [
            42,
            3,
            "SRW HRW",
            0
        ],
        "bip_15_errors": [
            45,
            3,
            "SRW HRW",
            0
        ],
        "bip_16_errors": [
            48,
            3,
            "SRW HRW",
            0
        ],
        "bip_17_errors": [
            51,
            3,
            "SRW HRW",
            0
        ],
        "bip_18_errors": [
            54,
            3,
            "SRW HRW",
            0
        ],
        "bip_19_errors": [
            57,
            3,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_sts_pcs_errored_blocks": {
        "__offset": 25167968,
        "__size": 8,
        "__entries": 1,
        "errored_blocks": [
            0,
            56,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_pcs_errored_blocks": {
        "__offset": 25171008,
        "__size": 8,
        "__entries": 4,
        "errored_blocks": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_sts_pcs_lane_degrade": {
        "__offset": 25167976,
        "__size": 8,
        "__entries": 1,
        "rx_fecl_health_good": [
            0,
            8,
            "SRO HWO",
            0
        ],
        "lp_pls_available": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "rx_state": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "rx_pls_available": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "tx_state": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "tx_lane": [
            28,
            2,
            "SRO HWO",
            0
        ],
        "lp_health_bad_0": [
            32,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_bad_1": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_bad_2": [
            40,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_bad_3": [
            44,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_good_0": [
            48,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_good_1": [
            52,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_good_2": [
            56,
            4,
            "SRO HWO",
            0
        ],
        "lp_health_good_3": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_pcs_lane_degrade": {
        "__offset": 25171040,
        "__size": 16,
        "__entries": 1,
        "rx_fecl_health_good": [
            0,
            16,
            "SRO HWO",
            0
        ],
        "lp_pls_available": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "rx_state": [
            20,
            3,
            "SRO HWO",
            0
        ],
        "rx_pls_available": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "tx_state": [
            28,
            3,
            "SRO HWO",
            0
        ],
        "tx_lane": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "degrade_failure": [
            36,
            1,
            "SRO HWO",
            0
        ],
        "degrading": [
            37,
            1,
            "SRO HWO",
            0
        ],
        "lp_health_bad_0": [
            64,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_bad_1": [
            72,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_bad_2": [
            80,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_bad_3": [
            88,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_good_0": [
            96,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_good_1": [
            104,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_good_2": [
            112,
            5,
            "SRO HWO",
            0
        ],
        "lp_health_good_3": [
            120,
            5,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_llr": {
        "__offset": 25168384,
        "__size": 8,
        "__entries": 1,
        "llr_state": [
            0,
            3,
            "SRO HWO",
            0
        ],
        "tx_seq": [
            4,
            20,
            "SRO HWO",
            0
        ],
        "timestamp_frame_in_buffer": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "timestamp_frame_ackd": [
            25,
            1,
            "SRW HWO",
            0
        ],
        "ack_state": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "ackd_seq": [
            36,
            20,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_llr": {
        "__offset": 25171200,
        "__size": 8,
        "__entries": 4,
        "llr_state": [
            0,
            3,
            "SRO HWO",
            0
        ],
        "tx_seq": [
            4,
            20,
            "SRO HWO",
            0
        ],
        "timestamp_frame_in_buffer": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "timestamp_frame_ackd": [
            25,
            1,
            "SRW HRW",
            0
        ],
        "ack_state": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "ackd_seq": [
            36,
            20,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_llr_loop_time": {
        "__offset": 25168392,
        "__size": 8,
        "__entries": 1,
        "loop_time": [
            0,
            16,
            "SRW HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_llr_loop_time": {
        "__offset": 25171232,
        "__size": 8,
        "__entries": 4,
        "loop_time": [
            0,
            16,
            "SRW HWO",
            0
        ]
    },
    "c1_hni_pml_sts_llr_lost": {
        "__offset": 25168400,
        "__size": 8,
        "__entries": 1,
        "lost_frames": [
            0,
            56,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_llr_lost": {
        "__offset": 25171264,
        "__size": 8,
        "__entries": 4,
        "lost_frames": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_llr_usage": {
        "__offset": 25168408,
        "__size": 8,
        "__entries": 1,
        "buffer_space_used": [
            0,
            12,
            "SRO HWO",
            0
        ],
        "outstanding_seq": [
            16,
            20,
            "SRO HWO",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_llr_usage": {
        "__offset": 25171296,
        "__size": 8,
        "__entries": 4,
        "buffer_space_used": [
            0,
            12,
            "SRO HWO",
            0
        ],
        "outstanding_seq": [
            16,
            20,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_sts_llr_max_usage": {
        "__offset": 25168416,
        "__size": 8,
        "__entries": 1,
        "max_buffer_space_used": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_outstanding_seq": [
            12,
            20,
            "SRW HRW",
            0
        ],
        "max_starvation_time": [
            32,
            16,
            "SRW HRW",
            0
        ],
        "seq_starved": [
            48,
            1,
            "SRW HRW",
            0
        ],
        "buffer_space_starved": [
            49,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "ss2_port_pml_sts_llr_max_usage": {
        "__offset": 25171328,
        "__size": 8,
        "__entries": 4,
        "max_buffer_space_used": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_outstanding_seq": [
            12,
            20,
            "SRW HRW",
            0
        ],
        "max_starvation_time": [
            32,
            16,
            "SRW HRW",
            0
        ],
        "seq_starved": [
            48,
            1,
            "SRW HRW",
            0
        ],
        "buffer_space_starved": [
            49,
            1,
            "SRW HRW",
            0
        ]
    },
    "c1_hni_pml_dbg_tx_serdes_clk": {
        "__offset": 25168896,
        "__size": 8,
        "__entries": 1,
        "tx_period": [
            0,
            21,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_dbg_tx_serdes_clk": {
        "__offset": 25171712,
        "__size": 8,
        "__entries": 1,
        "tx_period": [
            0,
            26,
            "SRO HWO",
            0
        ]
    },
    "c1_hni_pml_dbg_rx_serdes_clks": {
        "__offset": 25168904,
        "__size": 8,
        "__entries": 1,
        "rx_0_ppm_delta": [
            0,
            9,
            "SRO HWO",
            0
        ],
        "rx_1_ppm_delta": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "rx_2_ppm_delta": [
            32,
            9,
            "SRO HWO",
            0
        ],
        "rx_3_ppm_delta": [
            48,
            9,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_dbg_rx_serdes_clks": {
        "__offset": 25171744,
        "__size": 8,
        "__entries": 1,
        "rx_0_ppm_delta": [
            0,
            9,
            "SRO HWO",
            257
        ],
        "rx_1_ppm_delta": [
            9,
            9,
            "SRO HWO",
            257
        ],
        "rx_2_ppm_delta": [
            18,
            9,
            "SRO HWO",
            257
        ],
        "rx_3_ppm_delta": [
            27,
            9,
            "SRO HWO",
            257
        ]
    },
    "c1_hni_pml_dbg_pcs": {
        "__offset": 25168912,
        "__size": 8,
        "__entries": 1,
        "tx_scrambler_en": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "rx_descrambler_en": [
            1,
            1,
            "SRW HRO",
            1
        ],
        "enable_rapid_alignment": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "force_bad_bip": [
            16,
            5,
            "SRW HRO",
            31
        ],
        "enable_idle_check": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "force_tx_data": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "force_tx_data_rf": [
            33,
            1,
            "SRW HRO",
            0
        ],
        "ppm_test_mode": [
            40,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_dbg_pcs": {
        "__offset": 25171776,
        "__size": 8,
        "__entries": 4,
        "tx_scrambler_en": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "rx_descrambler_en": [
            1,
            1,
            "SRW HRO",
            1
        ],
        "enable_rapid_alignment": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "force_bad_bip": [
            16,
            5,
            "SRW HRO",
            31
        ],
        "enable_idle_check": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "force_tx_data": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "force_tx_data_rf": [
            33,
            1,
            "SRW HRO",
            0
        ],
        "ppm_test_mode": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "tx_clk_select": [
            41,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_crnc": {
        "__offset": 41943040,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_sts_crnc": {
        "__offset": 41943048,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_msc_shadow_action": {
        "__offset": 41943096,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_ixe_msc_shadow": {
        "__offset": 41943168,
        "__size": 72,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "word8": [
            512,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_cfg_lsa_sel_idx": {
        "__offset": 41943280,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            6,
            "SRW HRO",
            63
        ]
    },
    "c_ixe_err_elapsed_time": {
        "__offset": 41943296,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_err_flg": {
        "__offset": 41943304,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "pafa_perr": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_unsuccess_cmpl": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_error_poisoned": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "port_dfa_mismatch": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "port_discard_trig": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "hdr_checksum_err": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "hdr_ecc_err": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "get_len_err": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "ipv4_checksum_err": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "ipv4_options_err": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ipv6_options_err": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "hrp_req_err": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "parser_disable": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_pkt_perr": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_rd_err": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "pkt_flit_fifo_perr": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_align_err": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_op_err": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_fp_inexact": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_fp_overflow": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_fp_underflow": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_fp_invalid": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hw_err": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_length_err": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_overflow": [
            58,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_ixe_err_first_flg": {
        "__offset": 41943312,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_ixe_err_first_flg_ts": {
        "__offset": 41943320,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_err_clr": {
        "__offset": 41943328,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_ixe_err_irqa_msk": {
        "__offset": 41943336,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ixe_err_irqb_msk": {
        "__offset": 41943344,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ixe_err_first_flg_msk": {
        "__offset": 41943352,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ixe_err_info_msk": {
        "__offset": 41943360,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ixe_ext_err_flg": {
        "__offset": 41943368,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_cor": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "put_resp_mem_cor": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "get_req_mem_cor": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "rdfq_list_mem_cor": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "wr_md_mem_cor": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "event_fifo_cor": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "wr_ev_mem_cor": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "pkt_flit_fifo_cor": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_list_mem_cor": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_sb_mem_cor": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_resp_cor": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "rdoq_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "ingressq_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "info_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "cmd_info_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "sideband_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "p_cmd_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "np_cmd_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_info_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "addr_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "rd_buf_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "ack_rd_buf_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_flit_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "rpu_list_mem_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "rpu_st_mem_cor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_cor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_cor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_flit_mem_cor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "put_resp_mem_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "get_req_mem_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "rdfq_list_mem_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "wr_md_mem_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "event_fifo_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "wr_ev_mem_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pkt_flit_fifo_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_list_mem_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_sb_mem_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_resp_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "rdoq_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "ingressq_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "info_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "cmd_info_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "sideband_ucor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "p_cmd_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "np_cmd_ucor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "amo_info_ucor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "addr_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "rd_buf_ucor": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "ack_rd_buf_ucor": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "hni_flit_ucor": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "rpu_list_mem_ucor": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "rpu_st_mem_ucor": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_bus_ucor": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_bus_ucor": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "pbuf_flit_mem_ucor": [
            60,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_ixe_ext_err_first_flg": {
        "__offset": 41943376,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_ixe_ext_err_first_flg_ts": {
        "__offset": 41943384,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_ext_err_clr": {
        "__offset": 41943392,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_ixe_ext_err_irqa_msk": {
        "__offset": 41943400,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ixe_ext_err_irqb_msk": {
        "__offset": 41943408,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_ixe_ext_err_first_flg_msk": {
        "__offset": 41943416,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ixe_ext_err_info_msk": {
        "__offset": 41943424,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_ixe_err_info_mem": {
        "__offset": 41943440,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            11,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            6,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            11,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            6,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_fifo_err": {
        "__offset": 41943448,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            8,
            5,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_cc": {
        "__offset": 41943456,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "sub_id": [
            8,
            5,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_pcie_ep": {
        "__offset": 41943552,
        "__size": 8,
        "__entries": 1,
        "pcie_tag": [
            0,
            9,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_pcie_uc": {
        "__offset": 41943560,
        "__size": 8,
        "__entries": 1,
        "pcie_tag": [
            0,
            9,
            "SRW HWO",
            0
        ],
        "cmpl_status": [
            12,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_eth_parse": {
        "__offset": 41943568,
        "__size": 8,
        "__entries": 1,
        "ptlte_index": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "ipv4_checksum_err": [
            12,
            1,
            "SRW HWO",
            0
        ],
        "ipv4_options_err": [
            13,
            1,
            "SRW HWO",
            0
        ],
        "ipv6_options_err": [
            14,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_rarb": {
        "__offset": 41943576,
        "__size": 8,
        "__entries": 1,
        "hdr_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "data_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "bad_cmpl_last": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "bad_vld": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "bad_eop": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "bad_cmd": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "unexpected_cmpl_tag": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "cmpl_tag_out_of_range": [
            7,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_fp_invalid": {
        "__offset": 41943584,
        "__size": 16,
        "__entries": 1,
        "addr_56_2": [
            2,
            55,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_fp_underflow": {
        "__offset": 41943600,
        "__size": 16,
        "__entries": 1,
        "addr_56_2": [
            2,
            55,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_fp_overflow": {
        "__offset": 41943616,
        "__size": 16,
        "__entries": 1,
        "addr_56_2": [
            2,
            55,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_fp_inexact": {
        "__offset": 41943632,
        "__size": 16,
        "__entries": 1,
        "addr_56_2": [
            2,
            55,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_amo_align": {
        "__offset": 41943648,
        "__size": 16,
        "__entries": 1,
        "addr_56_0": [
            0,
            57,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_amo_op": {
        "__offset": 41943664,
        "__size": 16,
        "__entries": 1,
        "addr_56_0": [
            0,
            57,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ],
        "cswap_op": [
            80,
            3,
            "SRW HWO",
            0
        ],
        "atomic_op": [
            84,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_err_info_amo_length": {
        "__offset": 41943680,
        "__size": 16,
        "__entries": 1,
        "addr_56_0": [
            0,
            57,
            "SRW HWO",
            0
        ],
        "acid": [
            64,
            10,
            "SRW HWO",
            0
        ],
        "atomic_type": [
            76,
            4,
            "SRW HWO",
            0
        ],
        "cmd_length": [
            80,
            13,
            "SRW HWO",
            0
        ]
    },
    "c_ixe_cfg_dscp_wrq_map": {
        "__offset": 41944064,
        "__size": 8,
        "__entries": 64,
        "mask0": [
            0,
            22,
            "SRW HRO",
            2097151
        ],
        "mask1": [
            24,
            22,
            "SRW HRO",
            349525
        ],
        "hash_mask": [
            48,
            2,
            "SRW HRO",
            0
        ],
        "base": [
            56,
            5,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_dscp_dscp_tc_map": {
        "__offset": 41944576,
        "__size": 8,
        "__entries": 16,
        "dscp_dscp_map0": [
            0,
            6,
            "SRW HRO",
            0
        ],
        "dscp_tc_map0": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "dscp_dscp_map1": [
            16,
            6,
            "SRW HRO",
            0
        ],
        "dscp_tc_map1": [
            24,
            3,
            "SRW HRO",
            0
        ],
        "dscp_dscp_map2": [
            32,
            6,
            "SRW HRO",
            0
        ],
        "dscp_tc_map2": [
            40,
            3,
            "SRW HRO",
            0
        ],
        "dscp_dscp_map3": [
            48,
            6,
            "SRW HRO",
            0
        ],
        "dscp_tc_map3": [
            56,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_tc_fq_map": {
        "__offset": 41944832,
        "__size": 8,
        "__entries": 8,
        "put_resp_mask": [
            0,
            24,
            "SRW HRO",
            16777215
        ],
        "get_req_mask": [
            32,
            24,
            "SRW HRO",
            16777215
        ]
    },
    "c_ixe_cfg_mp_tc_fq_map": {
        "__offset": 41944896,
        "__size": 8,
        "__entries": 8,
        "num_fqs_mask": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "base": [
            16,
            5,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_op_vni_remap": {
        "__offset": 41944960,
        "__size": 8,
        "__entries": 1,
        "opcode_map": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "vni_mask": [
            32,
            16,
            "SRW HRO",
            65535
        ],
        "flush_only_eom": [
            63,
            1,
            "SRW HRO",
            1
        ]
    },
    "c_ixe_cfg_disp_cdt_lim": {
        "__offset": 41944968,
        "__size": 8,
        "__entries": 1,
        "mst_match_cdts": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "wrq_ff_cdts": [
            8,
            2,
            "SRW HRO",
            3
        ],
        "atu_req_cdts": [
            12,
            3,
            "SRW HRO",
            4
        ],
        "rpu_err_cdts": [
            16,
            3,
            "SRW HRO",
            5
        ],
        "rpu_resp_cdts": [
            20,
            3,
            "SRW HRO",
            5
        ],
        "pct_gcomp_cdts": [
            24,
            6,
            "SRW HRO",
            32
        ],
        "put_resp_cdts": [
            32,
            10,
            "SRW HRO",
            512
        ],
        "put_atu_cdts": [
            48,
            9,
            "SRW HRO",
            256
        ],
        "ee_cdts": [
            57,
            5,
            "SRW HRO",
            16
        ]
    },
    "c_ixe_dbg_disp_cdt_val": {
        "__offset": 41944976,
        "__size": 8,
        "__entries": 1,
        "mst_match_cdts": [
            0,
            6,
            "SRO HWO",
            0
        ],
        "atu_req_cdts": [
            12,
            3,
            "SRO HWO",
            0
        ],
        "rpu_err_cdts": [
            16,
            3,
            "SRO HWO",
            0
        ],
        "rpu_resp_cdts": [
            20,
            3,
            "SRO HWO",
            0
        ],
        "pct_gcomp_cdts": [
            24,
            6,
            "SRO HWO",
            0
        ],
        "put_resp_cdts": [
            32,
            10,
            "SRO HWO",
            0
        ],
        "put_atu_cdts": [
            48,
            9,
            "SRO HWO",
            0
        ],
        "ee_cdts": [
            57,
            5,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_dbg_wrq_ff_cdt_val": {
        "__offset": 41944984,
        "__size": 8,
        "__entries": 1,
        "wrq_ff0_cdts": [
            0,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff1_cdts": [
            2,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff2_cdts": [
            4,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff3_cdts": [
            6,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff4_cdts": [
            8,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff5_cdts": [
            10,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff6_cdts": [
            12,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff7_cdts": [
            14,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff8_cdts": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff9_cdts": [
            18,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff10_cdts": [
            20,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff11_cdts": [
            22,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff12_cdts": [
            24,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff13_cdts": [
            26,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff14_cdts": [
            28,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff15_cdts": [
            30,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff16_cdts": [
            32,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff17_cdts": [
            34,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff18_cdts": [
            36,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff19_cdts": [
            38,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff20_cdts": [
            40,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff21_cdts": [
            42,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff22_cdts": [
            44,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff23_cdts": [
            46,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff24_cdts": [
            48,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff25_cdts": [
            50,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff26_cdts": [
            52,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff27_cdts": [
            54,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff28_cdts": [
            56,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff29_cdts": [
            58,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff30_cdts": [
            60,
            2,
            "SRO HWO",
            0
        ],
        "wrq_ff31_cdts": [
            62,
            2,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_cfg_amo_offload_en": {
        "__offset": 41945088,
        "__size": 8,
        "__entries": 1,
        "op_min": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "op_max": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "op_sum": [
            8,
            4,
            "SRW HRO",
            0
        ],
        "op_lor": [
            12,
            4,
            "SRW HRO",
            0
        ],
        "op_land": [
            16,
            4,
            "SRW HRO",
            0
        ],
        "op_bor": [
            20,
            4,
            "SRW HRO",
            0
        ],
        "op_band": [
            24,
            4,
            "SRW HRO",
            0
        ],
        "op_lxor": [
            28,
            4,
            "SRW HRO",
            0
        ],
        "op_bxor": [
            32,
            4,
            "SRW HRO",
            0
        ],
        "op_swap": [
            36,
            4,
            "SRW HRO",
            0
        ],
        "op_cswap_eq": [
            40,
            3,
            "SRW HRO",
            0
        ],
        "op_cswap_ne": [
            44,
            2,
            "SRW HRO",
            0
        ],
        "op_cswap_le": [
            46,
            2,
            "SRW HRO",
            0
        ],
        "op_cswap_lt": [
            48,
            2,
            "SRW HRO",
            0
        ],
        "op_cswap_ge": [
            50,
            2,
            "SRW HRO",
            0
        ],
        "op_cswap_gt": [
            52,
            2,
            "SRW HRO",
            0
        ],
        "op_axor": [
            54,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_amo_offload_code_1op": {
        "__offset": 41945096,
        "__size": 8,
        "__entries": 1,
        "op_min_code": [
            0,
            4,
            "SRW HRO",
            1
        ],
        "op_max_code": [
            4,
            4,
            "SRW HRO",
            2
        ],
        "op_sum_code": [
            8,
            4,
            "SRW HRO",
            3
        ],
        "op_lor_code": [
            12,
            4,
            "SRW HRO",
            4
        ],
        "op_land_code": [
            16,
            4,
            "SRW HRO",
            5
        ],
        "op_bor_code": [
            20,
            4,
            "SRW HRO",
            6
        ],
        "op_band_code": [
            24,
            4,
            "SRW HRO",
            7
        ],
        "op_lxor_code": [
            28,
            4,
            "SRW HRO",
            8
        ],
        "op_bxor_code": [
            32,
            4,
            "SRW HRO",
            9
        ],
        "op_swap_code": [
            36,
            4,
            "SRW HRO",
            10
        ]
    },
    "c_ixe_cfg_amo_offload_code_2op": {
        "__offset": 41945104,
        "__size": 8,
        "__entries": 1,
        "op_cswap_eq_code": [
            0,
            4,
            "SRW HRO",
            1
        ],
        "op_cswap_ne_code": [
            4,
            4,
            "SRW HRO",
            2
        ],
        "op_cswap_le_code": [
            8,
            4,
            "SRW HRO",
            3
        ],
        "op_cswap_lt_code": [
            12,
            4,
            "SRW HRO",
            4
        ],
        "op_cswap_ge_code": [
            16,
            4,
            "SRW HRO",
            5
        ],
        "op_cswap_gt_code": [
            20,
            4,
            "SRW HRO",
            6
        ],
        "op_axor_code": [
            24,
            4,
            "SRW HRO",
            7
        ]
    },
    "c_ixe_cfg_amo_offload": {
        "__offset": 41945112,
        "__size": 8,
        "__entries": 1,
        "base_amo_req": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "force_native_swap": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "force_native_fetchadd": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "first_dw_be_32bit": [
            16,
            4,
            "SRW HRO",
            15
        ],
        "last_dw_be_32bit": [
            20,
            4,
            "SRW HRO",
            0
        ],
        "first_dw_be_64bit": [
            24,
            4,
            "SRW HRO",
            15
        ],
        "last_dw_be_64bit": [
            28,
            4,
            "SRW HRO",
            15
        ]
    },
    "c_ixe_cfg_amo_fp": {
        "__offset": 41945120,
        "__size": 8,
        "__entries": 1,
        "round_mode": [
            0,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_dmawr": {
        "__offset": 41945128,
        "__size": 8,
        "__entries": 1,
        "flag_data": [
            0,
            32,
            "SRW HRO",
            4294967295
        ]
    },
    "c_ixe_cfg_dmawr_cdt": {
        "__offset": 41945136,
        "__size": 8,
        "__entries": 1,
        "ftch_amo_limit": [
            0,
            9,
            "SRW HRO",
            256
        ],
        "np_req_limit": [
            16,
            9,
            "SRW HRO",
            256
        ],
        "np_limit": [
            32,
            5,
            "SRW HRO",
            16
        ],
        "p_limit": [
            40,
            6,
            "SRW HRO",
            32
        ]
    },
    "c_ixe_cfg_port_pkt": {
        "__offset": 41945344,
        "__size": 8,
        "__entries": 1,
        "vs_version": [
            0,
            4,
            "SRW HRO",
            3
        ],
        "portals_protocol": [
            8,
            8,
            "SRW HRO",
            119
        ]
    },
    "c_ixe_cfg_parser": {
        "__offset": 41945352,
        "__size": 8,
        "__entries": 1,
        "ipv4_flowlab_type": [
            0,
            8,
            "SRW HRO",
            143
        ],
        "ipv6_frag_type": [
            8,
            8,
            "SRW HRO",
            44
        ],
        "udp_type": [
            16,
            8,
            "SRW HRO",
            17
        ],
        "tcp_type": [
            24,
            8,
            "SRW HRO",
            6
        ],
        "eth_segment": [
            32,
            5,
            "SRW HRO",
            31
        ],
        "rpu_wrdisp_cdt": [
            40,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_ixe_cfg_roce": {
        "__offset": 41945360,
        "__size": 8,
        "__entries": 1,
        "udp_dstport_bth": [
            0,
            16,
            "SRW HRO",
            4791
        ],
        "enable_1k": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "enable_2k": [
            17,
            1,
            "SRW HRO",
            0
        ],
        "enable_4k": [
            18,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_hrp": {
        "__offset": 41945368,
        "__size": 8,
        "__entries": 1,
        "hrp_enable": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_dfa": {
        "__offset": 41945376,
        "__size": 8,
        "__entries": 1,
        "dfa_nid": [
            12,
            20,
            "SRW HRO",
            0
        ],
        "dfa_chk_en": [
            32,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_discard": {
        "__offset": 41945384,
        "__size": 8,
        "__entries": 1,
        "v4_pkt_type_mask": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "v4_pkt_type_match": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "vs_pkt_type_mask": [
            16,
            8,
            "SRW HRO",
            0
        ],
        "vs_pkt_type_match": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "armed": [
            32,
            8,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_cfg_ipv6_opt_abort": {
        "__offset": 41945440,
        "__size": 8,
        "__entries": 4,
        "abort": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c_ixe_cfg_bth_opcode": {
        "__offset": 41945472,
        "__size": 8,
        "__entries": 16,
        "len_0": [
            0,
            4,
            "SRW HRO",
            3
        ],
        "len_1": [
            4,
            4,
            "SRW HRO",
            3
        ],
        "len_2": [
            8,
            4,
            "SRW HRO",
            3
        ],
        "len_3": [
            12,
            4,
            "SRW HRO",
            3
        ],
        "len_4": [
            16,
            4,
            "SRW HRO",
            3
        ],
        "len_5": [
            20,
            4,
            "SRW HRO",
            3
        ],
        "len_6": [
            24,
            4,
            "SRW HRO",
            3
        ],
        "len_7": [
            28,
            4,
            "SRW HRO",
            3
        ],
        "len_8": [
            32,
            4,
            "SRW HRO",
            3
        ],
        "len_9": [
            36,
            4,
            "SRW HRO",
            3
        ],
        "len_10": [
            40,
            4,
            "SRW HRO",
            3
        ],
        "len_11": [
            44,
            4,
            "SRW HRO",
            3
        ],
        "len_12": [
            48,
            4,
            "SRW HRO",
            3
        ],
        "len_13": [
            52,
            4,
            "SRW HRO",
            3
        ],
        "len_14": [
            56,
            4,
            "SRW HRO",
            3
        ],
        "len_15": [
            60,
            4,
            "SRW HRO",
            3
        ]
    },
    "c_ixe_sts_parser_rpu": {
        "__offset": 41946112,
        "__size": 8,
        "__entries": 8,
        "rpu_depth": [
            0,
            12,
            "SRO HWO",
            0
        ],
        "rpu_wrdisp_cdt": [
            16,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_sts_parser_decode": {
        "__offset": 41946176,
        "__size": 8,
        "__entries": 1,
        "flit_fifo_depth": [
            0,
            6,
            "SRO HWO",
            0
        ],
        "pkt_fifo_depth": [
            8,
            6,
            "SRO HWO",
            0
        ],
        "pct_req_fifo_depth": [
            16,
            6,
            "SRO HWO",
            0
        ],
        "pct_rsp_fifo_depth": [
            24,
            6,
            "SRO HWO",
            0
        ],
        "rmu_fifo_depth": [
            32,
            6,
            "SRO HWO",
            0
        ]
    },
    "c_ixe_sts_tarb_cdts": {
        "__offset": 41946184,
        "__size": 8,
        "__entries": 1,
        "ftch_amo_val": [
            0,
            9,
            "SRO HWO",
            0
        ],
        "ftch_amo_avail": [
            12,
            1,
            "SRO HWO",
            1
        ],
        "np_req_val": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "np_req_avail": [
            28,
            1,
            "SRO HWO",
            1
        ],
        "np_val": [
            32,
            5,
            "SRO HWO",
            0
        ],
        "np_avail": [
            40,
            1,
            "SRO HWO",
            1
        ],
        "p_val": [
            44,
            6,
            "SRO HWO",
            0
        ],
        "p_avail": [
            52,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_ixe_dbg_rdfq_queue_st": {
        "__offset": 41947136,
        "__size": 8,
        "__entries": 24,
        "front_ptr": [
            0,
            10,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            12,
            10,
            "SRW HRW",
            0
        ],
        "empty": [
            24,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_ixe_dbg_wrq_queue_st": {
        "__offset": 41947392,
        "__size": 8,
        "__entries": 32,
        "front_ptr": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "mdid1": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_ixe_dbg_rpu_queue_st": {
        "__offset": 41947648,
        "__size": 8,
        "__entries": 8,
        "front_ptr": [
            0,
            14,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            14,
            11,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_ixe_dbg_rdfq_list_ptrs": {
        "__offset": 41951232,
        "__size": 8,
        "__entries": 768,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_wrq_list_ptrs": {
        "__offset": 41957376,
        "__size": 8,
        "__entries": 256,
        "next_ptr": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "mdid1": [
            8,
            8,
            "SRW HRW",
            0
        ]
    },
    "c1_ixe_dbg_wr_md_ram": {
        "__offset": 41959424,
        "__size": 64,
        "__struct_size": 56,
        "__entries": 256,
        "trs_idx": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            11,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            40,
            6,
            "SRW HRW",
            0
        ],
        "req_type": [
            61,
            2,
            "SRW HRW",
            0
        ],
        "eom": [
            63,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "rendezvous_id": [
            84,
            8,
            "SRW HRW",
            0
        ],
        "rendezvous": [
            92,
            1,
            "SRW HRW",
            0
        ],
        "pktid": [
            96,
            14,
            "SRW HRW",
            0
        ],
        "vni": [
            112,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_1": [
            128,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_2": [
            144,
            16,
            "SRW HRW",
            0
        ],
        "options": [
            160,
            9,
            "SRW HRW",
            0
        ],
        "auto_unlinked": [
            191,
            1,
            "SRW HRW",
            0
        ],
        "start_addr": [
            192,
            57,
            "SRW HRW",
            0
        ],
        "sngl_pkt": [
            251,
            1,
            "SRW HRW",
            0
        ],
        "opcode": [
            252,
            4,
            "SRW HRW",
            0
        ],
        "mlength": [
            256,
            32,
            "SRW HRW",
            0
        ],
        "rlength": [
            288,
            32,
            "SRW HRW",
            0
        ],
        "remote_offset": [
            320,
            56,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            376,
            1,
            "SRW HRW",
            0
        ],
        "enc_hdr_len": [
            380,
            2,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            382,
            2,
            "SRW HRW",
            0
        ],
        "initiator": [
            384,
            32,
            "SRW HRW",
            0
        ]
    },
    "c2_ixe_dbg_wr_md_ram": {
        "__offset": 41959424,
        "__size": 64,
        "__struct_size": 56,
        "__entries": 256,
        "trs_idx": [
            0,
            13,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            13,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            40,
            6,
            "SRW HRW",
            0
        ],
        "req_type": [
            61,
            2,
            "SRW HRW",
            0
        ],
        "eom": [
            63,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "rendezvous_id": [
            84,
            8,
            "SRW HRW",
            0
        ],
        "rendezvous": [
            92,
            1,
            "SRW HRW",
            0
        ],
        "pktid": [
            96,
            14,
            "SRW HRW",
            0
        ],
        "vni": [
            112,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_1": [
            128,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_2": [
            144,
            16,
            "SRW HRW",
            0
        ],
        "options": [
            160,
            9,
            "SRW HRW",
            0
        ],
        "auto_unlinked": [
            191,
            1,
            "SRW HRW",
            0
        ],
        "start_addr": [
            192,
            57,
            "SRW HRW",
            0
        ],
        "sngl_pkt": [
            251,
            1,
            "SRW HRW",
            0
        ],
        "opcode": [
            252,
            4,
            "SRW HRW",
            0
        ],
        "mlength": [
            256,
            32,
            "SRW HRW",
            0
        ],
        "rlength": [
            288,
            32,
            "SRW HRW",
            0
        ],
        "remote_offset": [
            320,
            56,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            376,
            1,
            "SRW HRW",
            0
        ],
        "enc_hdr_len": [
            380,
            2,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            382,
            2,
            "SRW HRW",
            0
        ],
        "initiator": [
            384,
            32,
            "SRW HRW",
            0
        ]
    },
    "c1_ixe_dbg_put_resp_ram": {
        "__offset": 41975808,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 512,
        "trs_idx": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            11,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            42,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            48,
            14,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "vni": [
            96,
            16,
            "SRW HRW",
            0
        ],
        "return_code": [
            122,
            6,
            "SRW HRW",
            0
        ],
        "mlength": [
            128,
            32,
            "SRW HRW",
            0
        ],
        "resp_size": [
            180,
            3,
            "SRW HRW",
            0
        ],
        "eom": [
            183,
            1,
            "SRW HRW",
            0
        ],
        "opcode": [
            184,
            4,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            190,
            2,
            "SRW HRW",
            0
        ],
        "amo_result0": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "amo_result1": [
            256,
            64,
            "SRW HRW",
            0
        ]
    },
    "c2_ixe_dbg_put_resp_ram": {
        "__offset": 41975808,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 512,
        "trs_idx": [
            0,
            13,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            13,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            42,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            48,
            14,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "vni": [
            96,
            16,
            "SRW HRW",
            0
        ],
        "return_code": [
            122,
            6,
            "SRW HRW",
            0
        ],
        "mlength": [
            128,
            32,
            "SRW HRW",
            0
        ],
        "resp_size": [
            180,
            3,
            "SRW HRW",
            0
        ],
        "eom": [
            183,
            1,
            "SRW HRW",
            0
        ],
        "opcode": [
            184,
            4,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            190,
            2,
            "SRW HRW",
            0
        ],
        "amo_result0": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "amo_result1": [
            256,
            64,
            "SRW HRW",
            0
        ]
    },
    "c1_ixe_dbg_get_req_ram": {
        "__offset": 42008576,
        "__size": 32,
        "__entries": 256,
        "trs_idx": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            11,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dma_len": [
            28,
            13,
            "SRW HRW",
            0
        ],
        "eom": [
            41,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            42,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            48,
            14,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            63,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "opcode": [
            84,
            4,
            "SRW HRW",
            0
        ],
        "vni": [
            96,
            16,
            "SRW HRW",
            0
        ],
        "acid": [
            112,
            10,
            "SRW HRW",
            0
        ],
        "return_code": [
            122,
            6,
            "SRW HRW",
            0
        ],
        "mlength": [
            128,
            32,
            "SRW HRW",
            0
        ],
        "rlength": [
            160,
            32,
            "SRW HRW",
            0
        ],
        "start_addr": [
            192,
            57,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            254,
            2,
            "SRW HRW",
            0
        ]
    },
    "c2_ixe_dbg_get_req_ram": {
        "__offset": 42008576,
        "__size": 32,
        "__entries": 256,
        "trs_idx": [
            0,
            13,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            13,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            27,
            1,
            "SRW HRW",
            0
        ],
        "dma_len": [
            28,
            13,
            "SRW HRW",
            0
        ],
        "eom": [
            41,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            42,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            48,
            14,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            63,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            64,
            20,
            "SRW HRW",
            0
        ],
        "opcode": [
            84,
            4,
            "SRW HRW",
            0
        ],
        "vni": [
            96,
            16,
            "SRW HRW",
            0
        ],
        "acid": [
            112,
            10,
            "SRW HRW",
            0
        ],
        "return_code": [
            122,
            6,
            "SRW HRW",
            0
        ],
        "mlength": [
            128,
            32,
            "SRW HRW",
            0
        ],
        "rlength": [
            160,
            32,
            "SRW HRW",
            0
        ],
        "start_addr": [
            192,
            57,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            254,
            2,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_wr_ev_ram": {
        "__offset": 42016768,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 256,
        "ptlte_index": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "ct_handle": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "buffer_id": [
            32,
            16,
            "SRW HRW",
            0
        ],
        "eq_handle": [
            48,
            11,
            "SRW HRW",
            0
        ],
        "header_data": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "match_bits": [
            128,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_rpu_list_ptrs": {
        "__offset": 42024960,
        "__size": 8,
        "__entries": 2048,
        "next_ptr": [
            0,
            14,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_rpu_st_ram": {
        "__offset": 42074112,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 2048,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            27,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_pbuf_list_ptrs": {
        "__offset": 42139648,
        "__size": 8,
        "__entries": 2048,
        "next_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_pbuf_sb_ram": {
        "__offset": 42205184,
        "__size": 8,
        "__entries": 2048,
        "eth_checksum": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "eth_flags": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "rmu_sideband": [
            24,
            38,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_pbuf_pkt_ram": {
        "__offset": 42467328,
        "__size": 128,
        "__struct_size": 72,
        "__entries": 4096,
        "data0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "data2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "data3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "data4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "data5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "data6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "data7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "ecc": [
            512,
            11,
            "SRW HRW",
            0
        ],
        "sop": [
            524,
            1,
            "SRW HRW",
            0
        ],
        "eop": [
            525,
            1,
            "SRW HRW",
            0
        ],
        "eopb": [
            526,
            1,
            "SRW HRW",
            0
        ],
        "par": [
            527,
            1,
            "SRW HRW",
            0
        ],
        "tc": [
            528,
            3,
            "SRW HRW",
            0
        ]
    },
    "c_ixe_dbg_cfg_lsa_trig_cmn": {
        "__offset": 42991616,
        "__size": 8,
        "__entries": 2,
        "cap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "trig_reset": [
            8,
            1,
            "SRW HRO",
            1
        ]
    },
    "c1_ixe_dbg_cfg_lsa_trig": {
        "__offset": 42992128,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_ixe_dbg_cfg_lsa_trig": {
        "__offset": 42992128,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c_lpe_cfg_crnc": {
        "__offset": 159383552,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_lpe_sts_crnc": {
        "__offset": 159383560,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_msc_shadow_action": {
        "__offset": 159383608,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_lpe_msc_shadow": {
        "__offset": 159383616,
        "__size": 64,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_cfg_lsa_sel_idx": {
        "__offset": 159383792,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_lpe_err_elapsed_time": {
        "__offset": 159383808,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_err_flg": {
        "__offset": 159383816,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "le_oversubscribed": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "illegal_op": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "src_error": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "delayed": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "restricted_unicast": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "no_space": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "invalid_endpoint": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "entry_not_found": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "op_violation": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "eq_disabled": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "pt_disabled_fc": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "pt_disabled_dis": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "pt_disabled_rst": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "illegal_cq_op": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fifo_overrun": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "cdt_cnt_uflow": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "mrr_mem_cor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "free_list_mem_cor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "plec_mem_cor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_mem_cor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_front_mem_cor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_back_mem_cor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_list_mem_cor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "petcq_list_mem_cor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "list_entry_mem_cor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_front_mem_cor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_back_mem_cor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_list_mem_cor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "rget_ram_mem_cor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "rrq_fifo_cor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fifo_cor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "rdy_pleq_cor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "mrr_mem_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "free_list_mem_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "plec_mem_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_mem_ucor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_front_mem_ucor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_back_mem_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "ixemrq_list_mem_ucor": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "petcq_list_mem_ucor": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "list_entry_mem_ucor": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_front_mem_ucor": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_back_mem_ucor": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "cqmrq_list_mem_ucor": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "rget_ram_mem_ucor": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "rrq_fifo_ucor": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_fifo_ucor": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "rdy_pleq_ucor": [
            63,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_lpe_err_first_flg": {
        "__offset": 159383824,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_lpe_err_first_flg_ts": {
        "__offset": 159383832,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_err_clr": {
        "__offset": 159383840,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_lpe_err_irqa_msk": {
        "__offset": 159383848,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_lpe_err_irqb_msk": {
        "__offset": 159383856,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_lpe_err_first_flg_msk": {
        "__offset": 159383864,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_lpe_err_info_msk": {
        "__offset": 159383872,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_lpe_err_info_mem": {
        "__offset": 159383936,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            11,
            14,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            25,
            5,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            43,
            14,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            57,
            5,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_lpe_err_info_cdt_cnt_uflow": {
        "__offset": 159383944,
        "__size": 8,
        "__entries": 1,
        "cdt_cnt_id": [
            0,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_lpe_err_info_net_hdr": {
        "__offset": 159383952,
        "__size": 8,
        "__entries": 1,
        "initiator": [
            0,
            32,
            "SRW HWO",
            0
        ],
        "ptlte_index": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "src_error": [
            43,
            1,
            "SRW HWO",
            0
        ],
        "tc": [
            44,
            3,
            "SRW HWO",
            0
        ],
        "opcode": [
            48,
            4,
            "SRW HWO",
            0
        ],
        "net_hdr_err_id": [
            52,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_lpe_cfg_tc_arb_quanta": {
        "__offset": 159384576,
        "__size": 8,
        "__entries": 1,
        "arb_quanta": [
            0,
            8,
            "SRW HRO",
            100
        ]
    },
    "c_lpe_cfg_tc_arb_weights": {
        "__offset": 159384584,
        "__size": 8,
        "__entries": 1,
        "tc0_weight": [
            0,
            8,
            "SRW HRO",
            1
        ],
        "tc1_weight": [
            8,
            8,
            "SRW HRO",
            1
        ],
        "tc2_weight": [
            16,
            8,
            "SRW HRO",
            1
        ],
        "tc3_weight": [
            24,
            8,
            "SRW HRO",
            1
        ],
        "tc4_weight": [
            32,
            8,
            "SRW HRO",
            1
        ],
        "tc5_weight": [
            40,
            8,
            "SRW HRO",
            1
        ],
        "tc6_weight": [
            48,
            8,
            "SRW HRO",
            1
        ],
        "tc7_weight": [
            56,
            8,
            "SRW HRO",
            1
        ]
    },
    "c_lpe_cfg_fq_tc_map": {
        "__offset": 159384592,
        "__size": 8,
        "__entries": 1,
        "base0": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "hash_mask0": [
            4,
            3,
            "SRW HRO",
            0
        ],
        "base1": [
            8,
            4,
            "SRW HRO",
            1
        ],
        "hash_mask1": [
            12,
            3,
            "SRW HRO",
            0
        ],
        "base2": [
            16,
            4,
            "SRW HRO",
            2
        ],
        "hash_mask2": [
            20,
            3,
            "SRW HRO",
            0
        ],
        "base3": [
            24,
            4,
            "SRW HRO",
            3
        ],
        "hash_mask3": [
            28,
            3,
            "SRW HRO",
            0
        ],
        "base4": [
            32,
            4,
            "SRW HRO",
            4
        ],
        "hash_mask4": [
            36,
            3,
            "SRW HRO",
            0
        ],
        "base5": [
            40,
            4,
            "SRW HRO",
            5
        ],
        "hash_mask5": [
            44,
            3,
            "SRW HRO",
            0
        ],
        "base6": [
            48,
            4,
            "SRW HRO",
            6
        ],
        "hash_mask6": [
            52,
            3,
            "SRW HRO",
            0
        ],
        "base7": [
            56,
            4,
            "SRW HRO",
            7
        ],
        "hash_mask7": [
            60,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_lpe_cfg_cdt_limits": {
        "__offset": 159384600,
        "__size": 8,
        "__entries": 1,
        "ixemrq_wc_cdts": [
            0,
            4,
            "SRW HRO",
            8
        ],
        "cqmrq_wc_cdts": [
            4,
            4,
            "SRW HRO",
            8
        ],
        "rdy_ple_cdts": [
            8,
            4,
            "SRW HRO",
            12
        ],
        "event_cdts": [
            12,
            5,
            "SRW HRO",
            16
        ],
        "ixe_put_cdts": [
            20,
            4,
            "SRW HRO",
            8
        ],
        "ixe_get_cdts": [
            24,
            4,
            "SRW HRO",
            8
        ],
        "ixe_mst_cdts": [
            28,
            4,
            "SRW HRO",
            8
        ],
        "rrq_cdts": [
            32,
            3,
            "SRW HRO",
            7
        ]
    },
    "c_lpe_cfg_get_ctrl": {
        "__offset": 159384616,
        "__size": 8,
        "__entries": 1,
        "get_index": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "get_index_ext": [
            16,
            5,
            "SRW HRO",
            0
        ],
        "get_pid_shift": [
            21,
            3,
            "SRW HRO",
            0
        ],
        "transaction_type": [
            24,
            4,
            "SRW HRO",
            0
        ],
        "get_en": [
            31,
            1,
            "SRW HRO",
            0
        ],
        "dfa_nid": [
            32,
            20,
            "SRW HRO",
            0
        ]
    },
    "c_lpe_cfg_initiator_ctrl": {
        "__offset": 159384624,
        "__size": 8,
        "__entries": 1,
        "pid_bits": [
            0,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_lpe_cfg_ethernet_threshold": {
        "__offset": 159384632,
        "__size": 8,
        "__entries": 1,
        "threshold": [
            0,
            14,
            "SRW HRO",
            1500
        ]
    },
    "c_lpe_cfg_min_free_shft": {
        "__offset": 159384640,
        "__size": 8,
        "__entries": 1,
        "min_free_shft": [
            0,
            4,
            "SRW HRO",
            6
        ]
    },
    "c_lpe_cfg_event_cnts": {
        "__offset": 159384648,
        "__size": 8,
        "__entries": 1,
        "enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "init": [
            1,
            1,
            "SWO HRO",
            0
        ],
        "init_done": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "ovf_cnt": [
            4,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_cfg_matcher_en": {
        "__offset": 159384656,
        "__size": 8,
        "__entries": 1,
        "pe0_matcher_en": [
            0,
            8,
            "SRW HRO",
            255
        ],
        "pe1_matcher_en": [
            8,
            8,
            "SRW HRO",
            255
        ],
        "pe2_matcher_en": [
            16,
            8,
            "SRW HRO",
            255
        ],
        "pe3_matcher_en": [
            24,
            8,
            "SRW HRO",
            255
        ]
    },
    "c_lpe_cfg_lsa_pe_matcher_sel": {
        "__offset": 159384664,
        "__size": 8,
        "__entries": 1,
        "pe_sel": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "matcher_sel": [
            4,
            3,
            "SRW HRO",
            0
        ]
    },
    "c1_lpe_cfg_get_fq_hash": {
        "__offset": 159384672,
        "__size": 8,
        "__entries": 1,
        "hash0": [
            0,
            20,
            "SRW HRO",
            348745
        ],
        "hash1": [
            20,
            20,
            "SRW HRO",
            697490
        ],
        "hash2": [
            40,
            20,
            "SRW HRO",
            2340
        ]
    },
    "c_lpe_cfg_pe_le_pools": {
        "__offset": 159384704,
        "__size": 8,
        "__entries": 64,
        "num_reserved": [
            0,
            15,
            "SRW HRO",
            0
        ],
        "max_alloc": [
            32,
            15,
            "SRW HRO",
            1024
        ]
    },
    "c_lpe_sts_pe_le_alloc": {
        "__offset": 159385600,
        "__size": 8,
        "__entries": 64,
        "num_allocated": [
            0,
            15,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_cfg_pe_le_shared": {
        "__offset": 159386112,
        "__size": 8,
        "__entries": 4,
        "num_shared_allocated": [
            0,
            15,
            "SRO HWO",
            0
        ],
        "num_total_allocated": [
            16,
            15,
            "SRO HWO",
            0
        ],
        "num_shared": [
            32,
            15,
            "SRW HRO",
            16384
        ],
        "num_total": [
            48,
            15,
            "SRW HRO",
            16384
        ]
    },
    "c_lpe_sts_init_done": {
        "__offset": 159386152,
        "__size": 8,
        "__entries": 1,
        "ptlte_init_done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "free_mask_init_done": [
            1,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_cdts_in_use": {
        "__offset": 159386160,
        "__size": 8,
        "__entries": 1,
        "ixemrq_wc_cdts_in_use": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "cqmrq_wc_cdts_in_use": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "rdy_ple_cdts_in_use": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "event_cdts_in_use": [
            12,
            5,
            "SRO HWO",
            0
        ],
        "ixe_put_cdts_in_use": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "ixe_get_cdts_in_use": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "ixe_mst_cdts_in_use": [
            28,
            4,
            "SRO HWO",
            0
        ],
        "pe0_rrq_cdts_in_use": [
            32,
            3,
            "SRO HWO",
            0
        ],
        "pe1_rrq_cdts_in_use": [
            36,
            3,
            "SRO HWO",
            0
        ],
        "pe2_rrq_cdts_in_use": [
            40,
            3,
            "SRO HWO",
            0
        ],
        "pe3_rrq_cdts_in_use": [
            44,
            3,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_msc_le_pool_free": {
        "__offset": 159386176,
        "__size": 8,
        "__entries": 4,
        "le_pool": [
            0,
            4,
            "SWS HRO",
            0
        ],
        "free_en": [
            4,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_lpe_msc_load_stats_doorbell": {
        "__offset": 159386208,
        "__size": 8,
        "__entries": 1,
        "doorbell": [
            0,
            1,
            "SWS HRW",
            0
        ]
    },
    "c_lpe_sts_pe_free_mask": {
        "__offset": 159387648,
        "__size": 8,
        "__entries": 1024,
        "free_mask": [
            0,
            64,
            "SRW1 HRW",
            18446744073709551615
        ]
    },
    "c_lpe_sts_load_stats": {
        "__offset": 159395840,
        "__size": 8,
        "__entries": 4,
        "load": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "max": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_load_stats_ptlte": {
        "__offset": 159395872,
        "__size": 8,
        "__entries": 4,
        "load": [
            0,
            52,
            "SRO HWO",
            0
        ],
        "max": [
            52,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_net_match_attempts": {
        "__offset": 159396096,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_app_match_attempts": {
        "__offset": 159396128,
        "__size": 8,
        "__entries": 4,
        "count": [
            0,
            56,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_net_max_attempts": {
        "__offset": 159396352,
        "__size": 8,
        "__entries": 4,
        "max": [
            0,
            15,
            "SRW HRW",
            0
        ],
        "num_pbuf_entries": [
            16,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_sts_app_max_attempts": {
        "__offset": 159396384,
        "__size": 8,
        "__entries": 4,
        "max": [
            0,
            15,
            "SRW HRW",
            0
        ],
        "num_pbuf_entries": [
            16,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_lpe_cfg_ptl_table": {
        "__offset": 159449088,
        "__size": 32,
        "__entries": 2048,
        "clr_remote_offset": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "en_flowctrl": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "use_long_event": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "lossless": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "en_event_match": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "eq_handle": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "eq_handle_no_rget": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "le_pool": [
            48,
            4,
            "SRW HRO",
            0
        ],
        "en_restricted_unicast_lm": [
            52,
            1,
            "SRW HRO",
            0
        ],
        "use_logical": [
            53,
            1,
            "SRW HRO",
            0
        ],
        "is_matching": [
            54,
            1,
            "SRW HRO",
            0
        ],
        "do_space_check": [
            55,
            1,
            "SRW HRO",
            0
        ],
        "cntr_pool": [
            56,
            2,
            "SRW HRO",
            0
        ],
        "pe_num": [
            58,
            2,
            "SRW HRO",
            0
        ],
        "en_align_lm": [
            60,
            1,
            "SRW HRO",
            0
        ],
        "en_match_on_vni": [
            61,
            1,
            "SRW HRO",
            0
        ],
        "en_sw_hw_st_chng": [
            63,
            1,
            "SRW HRO",
            1
        ],
        "prio_tail": [
            64,
            14,
            "SRW HRW",
            0
        ],
        "prio_head": [
            80,
            14,
            "SRW HRW",
            0
        ],
        "prio_append_disabled": [
            94,
            1,
            "SRW HRW",
            0
        ],
        "prio_list_vld": [
            95,
            1,
            "SRW HRW",
            0
        ],
        "ovf_tail": [
            96,
            14,
            "SRW HRW",
            0
        ],
        "ovf_head": [
            112,
            14,
            "SRW HRW",
            0
        ],
        "ovf_append_disabled": [
            126,
            1,
            "SRW HRW",
            0
        ],
        "ovf_list_vld": [
            127,
            1,
            "SRW HRW",
            0
        ],
        "swreq_tail": [
            128,
            14,
            "SRW HRW",
            0
        ],
        "swreq_head": [
            144,
            14,
            "SRW HRW",
            0
        ],
        "swreq_append_disabled": [
            158,
            1,
            "SRW HRW",
            0
        ],
        "swreq_list_vld": [
            159,
            1,
            "SRW HRW",
            0
        ],
        "unexp_tail": [
            160,
            14,
            "SRW HRW",
            0
        ],
        "unexp_head": [
            176,
            14,
            "SRW HRW",
            0
        ],
        "unexp_list_vld": [
            191,
            1,
            "SRW HRW",
            0
        ],
        "ptl_state": [
            192,
            3,
            "SRW HRW",
            0
        ],
        "drop_count": [
            224,
            24,
            "SRW HRW",
            0
        ],
        "signal_invalid": [
            248,
            1,
            "SRW HRO",
            0
        ],
        "signal_underflow": [
            249,
            1,
            "SRW HRO",
            0
        ],
        "signal_overflow": [
            250,
            1,
            "SRW HRO",
            0
        ],
        "signal_inexact": [
            251,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_lpe_dbg_ixemrq_queue_st": {
        "__offset": 159514624,
        "__size": 8,
        "__entries": 2048,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "tc": [
            12,
            3,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_lpe_dbg_ixemrq_list_ptrs": {
        "__offset": 159531008,
        "__size": 8,
        "__entries": 2048,
        "next_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "tc": [
            12,
            3,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_cqmrq_queue_st": {
        "__offset": 159547392,
        "__size": 8,
        "__entries": 2048,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "tc": [
            12,
            3,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_lpe_dbg_cqmrq_list_ptrs": {
        "__offset": 159563776,
        "__size": 8,
        "__entries": 512,
        "next_ptr": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "tc": [
            12,
            3,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_getfq_queue_st": {
        "__offset": 159567872,
        "__size": 8,
        "__entries": 16,
        "front_ptr": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "empty": [
            28,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_lpe_dbg_getfq_list_ptrs": {
        "__offset": 159569920,
        "__size": 8,
        "__entries": 256,
        "next_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_petcq_queue_st": {
        "__offset": 159571968,
        "__size": 8,
        "__entries": 32,
        "front_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            12,
            12,
            "SRW HRW",
            0
        ],
        "empty": [
            24,
            1,
            "SRO HWO",
            1
        ]
    },
    "c_lpe_dbg_petcq_list_ptrs": {
        "__offset": 159580160,
        "__size": 8,
        "__entries": 2560,
        "next_ptr": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_mrr": {
        "__offset": 159645696,
        "__size": 64,
        "__struct_size": 56,
        "__entries": 2560,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            31,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_dbg_rget_ram": {
        "__offset": 159809536,
        "__size": 64,
        "__struct_size": 56,
        "__entries": 256,
        "vni": [
            0,
            16,
            "SRW HRW",
            0
        ],
        "buffer_id": [
            16,
            16,
            "SRW HRW",
            0
        ],
        "eq": [
            32,
            11,
            "SRW HRW",
            0
        ],
        "ct": [
            43,
            11,
            "SRW HRW",
            0
        ],
        "ac": [
            54,
            10,
            "SRW HRW",
            0
        ],
        "ptlte_index": [
            64,
            11,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            76,
            20,
            "SRW HRW",
            0
        ],
        "eager_len": [
            96,
            20,
            "SRW HRW",
            0
        ],
        "rendezvous_id": [
            120,
            8,
            "SRW HRW",
            0
        ],
        "hdr_data": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "addr": [
            192,
            57,
            "SRW HRW",
            0
        ],
        "remote_offset": [
            256,
            56,
            "SRW HRW",
            0
        ],
        "event_ct_reply": [
            312,
            1,
            "SRW HRW",
            0
        ],
        "event_ct_bytes": [
            313,
            1,
            "SRW HRW",
            0
        ],
        "dscp": [
            314,
            6,
            "SRW HRW",
            0
        ],
        "request_len": [
            320,
            32,
            "SRW HRW",
            0
        ],
        "initiator_pid": [
            375,
            9,
            "SRW HRW",
            0
        ],
        "cmdq_id": [
            384,
            9,
            "SRW HRW",
            0
        ],
        "match_bits_up": [
            432,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_sts_event_cnts": {
        "__offset": 159842304,
        "__size": 8,
        "__entries": 512,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_lpe_sts_list_entries": {
        "__offset": 163577856,
        "__size": 64,
        "__struct_size": 48,
        "__entries": 65536,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_mb_cfg_crnc": {
        "__offset": 268435456,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_mb_sts_crnc": {
        "__offset": 268435464,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_mb_cfg_rt_offset": {
        "__offset": 268435488,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_mb_msc_shadow_action": {
        "__offset": 268435512,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_mb_msc_shadow": {
        "__offset": 268435520,
        "__size": 40,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_mb_err_elapsed_time": {
        "__offset": 268435712,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_mb_err_flg": {
        "__offset": 268435720,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_ring_sync_error": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_ring_ecc_sbe": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_ring_ecc_mbe": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_ring_cmd_unknown": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_error": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_addr_invalid": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_cmd_invalid": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_be_invalid": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_cor_error": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_uncor_error": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_burst_error": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_mcast_nack": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_rsvd_error": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_wrapped": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_timeout": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_axi_req_error": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_axi_ring_error": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_axi_wstrb_error": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_wr_axi_parity_error": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_error": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_addr_invalid": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_cmd_invalid": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_be_invalid": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_cor_error": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_uncor_error": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_burst_error": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_mcast_nack": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_rsvd_error": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_wrapped": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_timeout": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_axi_req_error": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "crmc_rd_axi_ring_error": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "cmc_wr_error": [
            48,
            4,
            "SRW1 HRW",
            0
        ],
        "cmc_rd_error": [
            52,
            4,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "flash_cache0_cor": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "flash_cache0_ucor": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "flash_cache1_cor": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "flash_cache1_ucor": [
            62,
            1,
            "SRW1 HRW",
            0
        ],
        "spi_ecc_error": [
            63,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_mb_err_first_flg": {
        "__offset": 268435728,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_mb_err_first_flg_ts": {
        "__offset": 268435736,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_mb_err_clr": {
        "__offset": 268435744,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_mb_err_irqa_msk": {
        "__offset": 268435752,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mb_err_irqb_msk": {
        "__offset": 268435760,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mb_err_first_flg_msk": {
        "__offset": 268435768,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mb_err_info_msk": {
        "__offset": 268435776,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mb_err_info_mem": {
        "__offset": 268435792,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            9,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            13,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            28,
            2,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            9,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            13,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            60,
            2,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_mb_err_info_crmc": {
        "__offset": 268435800,
        "__size": 8,
        "__entries": 1,
        "ring_id": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "ring": [
            12,
            3,
            "SRW HWO",
            0
        ],
        "crnc_ring_sts": [
            16,
            4,
            "SRW HWO",
            0
        ],
        "crmc_ring_sts": [
            20,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_mb_err_info_cmc_wr": {
        "__offset": 268435808,
        "__size": 24,
        "__entries": 1,
        "mst_awaddr": [
            0,
            32,
            "SRW HWO",
            0
        ],
        "mst_awuser": [
            32,
            32,
            "SRW HWO",
            0
        ],
        "mst_wdata": [
            64,
            64,
            "SRW HWO",
            0
        ],
        "mst_wderr": [
            128,
            8,
            "SRW HWO",
            0
        ],
        "mst_wstrb": [
            136,
            8,
            "SRW HWO",
            0
        ],
        "mst_awid": [
            144,
            4,
            "SRW HWO",
            0
        ],
        "mst_awregion": [
            148,
            4,
            "SRW HWO",
            0
        ],
        "mst_awlen": [
            152,
            8,
            "SRW HWO",
            0
        ],
        "mst_awsize": [
            160,
            3,
            "SRW HWO",
            0
        ],
        "mst_awburst": [
            163,
            2,
            "SRW HWO",
            0
        ],
        "mst_awmid": [
            165,
            4,
            "SRW HWO",
            0
        ],
        "mst_awlock": [
            169,
            1,
            "SRW HWO",
            0
        ],
        "mst_awqos": [
            170,
            4,
            "SRW HWO",
            0
        ],
        "mst_awprot": [
            174,
            3,
            "SRW HWO",
            0
        ],
        "mst_awcache": [
            177,
            4,
            "SRW HWO",
            0
        ],
        "slv_bresp": [
            181,
            2,
            "SRW HWO",
            0
        ],
        "slv_bid": [
            183,
            4,
            "SRW HWO",
            0
        ],
        "cmc_port": [
            187,
            2,
            "SRW HWO",
            0
        ],
        "ring": [
            189,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_mb_err_info_cmc_rd": {
        "__offset": 268435840,
        "__size": 24,
        "__entries": 1,
        "mst_araddr": [
            0,
            32,
            "SRW HWO",
            0
        ],
        "mst_aruser": [
            32,
            32,
            "SRW HWO",
            0
        ],
        "slv_rdata": [
            64,
            64,
            "SRW HWO",
            0
        ],
        "slv_rderr": [
            128,
            8,
            "SRW HWO",
            0
        ],
        "slv_ruser": [
            136,
            8,
            "SRW HWO",
            0
        ],
        "mst_arid": [
            144,
            4,
            "SRW HWO",
            0
        ],
        "mst_arregion": [
            148,
            4,
            "SRW HWO",
            0
        ],
        "mst_arlen": [
            152,
            8,
            "SRW HWO",
            0
        ],
        "mst_arsize": [
            160,
            3,
            "SRW HWO",
            0
        ],
        "mst_arburst": [
            163,
            2,
            "SRW HWO",
            0
        ],
        "mst_armid": [
            165,
            4,
            "SRW HWO",
            0
        ],
        "mst_arlock": [
            169,
            1,
            "SRW HWO",
            0
        ],
        "mst_arqos": [
            170,
            4,
            "SRW HWO",
            0
        ],
        "mst_arprot": [
            174,
            3,
            "SRW HWO",
            0
        ],
        "mst_arcache": [
            177,
            4,
            "SRW HWO",
            0
        ],
        "slv_rresp": [
            181,
            2,
            "SRW HWO",
            0
        ],
        "slv_rid": [
            183,
            4,
            "SRW HWO",
            0
        ],
        "cmc_port": [
            187,
            2,
            "SRW HWO",
            0
        ],
        "ring": [
            189,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_mb_err_info_spi": {
        "__offset": 268435872,
        "__size": 8,
        "__entries": 1,
        "address": [
            3,
            29,
            "SRW HWO",
            0
        ],
        "status": [
            32,
            8,
            "SRW HWO",
            0
        ]
    },
    "c_mb_ext_err_flg": {
        "__offset": 268435976,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_cadr_unexpected_cmd": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_cadr_unknown_cmd": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_wr_decerr": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_wr_slverr": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_rd_decerr": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_rd_slverr": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "jai_axi_rd_parity_error": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_spi_err": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_spi_err": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_fail": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_fail": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_abort": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_abort": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_len_err": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_len_err": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_cont_err": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_cont_err": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_axi_decerr": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_axi_decerr": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p1_axi_slverr": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_csr_init_p2_axi_slverr": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_serdes_rom_load_spi_err": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_serdes_rom_load_error": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_serdes_rom_load_abort": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_serdes_rom_load_fail": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_hg_spi_error": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_hg_addr_error": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_sbus_wr_error": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "flm_sbus_rd_error": [
            29,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_mb_ext_err_first_flg": {
        "__offset": 268435984,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_mb_ext_err_first_flg_ts": {
        "__offset": 268435992,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_mb_ext_err_clr": {
        "__offset": 268436000,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_mb_ext_err_irqa_msk": {
        "__offset": 268436008,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mb_ext_err_irqb_msk": {
        "__offset": 268436016,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mb_ext_err_first_flg_msk": {
        "__offset": 268436024,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mb_ext_err_info_msk": {
        "__offset": 268436032,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mb_cfg_misc": {
        "__offset": 268451840,
        "__size": 8,
        "__entries": 1,
        "nic_warm_rst0": [
            0,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst1": [
            1,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst2": [
            2,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst3": [
            3,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst4": [
            4,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst5": [
            5,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst6": [
            6,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst7": [
            7,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst8": [
            8,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst9": [
            9,
            1,
            "SRW HRW",
            1
        ],
        "nic_warm_rst_mask": [
            16,
            10,
            "SRW HRO",
            0
        ],
        "mb_warm_rst_mask": [
            26,
            1,
            "SRW HRO",
            0
        ],
        "pi_warm_rst_mask": [
            27,
            1,
            "SRW HRO",
            0
        ],
        "halt_clock_en": [
            31,
            1,
            "SRW HRO",
            0
        ],
        "cold_rst_enable": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "cold_rst": [
            48,
            1,
            "SRW HRO",
            0
        ],
        "mb_cold_rst_enable": [
            49,
            1,
            "SRW HRO",
            0
        ],
        "cold_rst_on_perst": [
            50,
            1,
            "SRW HRO",
            0
        ],
        "cold_rst_on_hot_rst": [
            51,
            1,
            "SRW HRO",
            0
        ],
        "skip_rom_load_on_forced_cold_rst": [
            52,
            1,
            "SRW HRO",
            0
        ],
        "ignore_link_req_rst": [
            53,
            1,
            "SRW HRO",
            0
        ],
        "ignore_gpout_all_done": [
            54,
            1,
            "SRW HRO",
            0
        ],
        "ignore_gpout_efuse_done": [
            55,
            1,
            "SRW HRO",
            0
        ],
        "ignore_gpout_temp_pushed": [
            56,
            1,
            "SRW HRO",
            0
        ],
        "ignore_ancil_osc_clk_rdy": [
            57,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_sts_rev": {
        "__offset": 268451848,
        "__size": 8,
        "__entries": 1,
        "rev": [
            0,
            16,
            "SRO HWO",
            2
        ],
        "device_id": [
            16,
            16,
            "SRO HWO",
            1281
        ],
        "vendor_id": [
            32,
            16,
            "SRO HWO",
            6107
        ],
        "proto": [
            48,
            12,
            "SRO HWO",
            0
        ],
        "platform": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_mb_cfg_event_cnts": {
        "__offset": 268451856,
        "__size": 8,
        "__entries": 1,
        "enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "init": [
            1,
            1,
            "SWO HRO",
            0
        ],
        "init_done": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "warm_rst_disable": [
            3,
            1,
            "SWO HRO",
            0
        ],
        "ovf_cnt": [
            4,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_mb_dbg_scratch": {
        "__offset": 268451872,
        "__size": 8,
        "__entries": 8,
        "scratch": [
            0,
            64,
            "SRW HNA",
            0
        ]
    },
    "c1_mb_cfg_rstc": {
        "__offset": 268451936,
        "__size": 8,
        "__entries": 1,
        "pcie_ref_clk_sel": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "phy_pwr_stagger0": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "phy_pwr_stagger1": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "phy_pwr_stagger2": [
            32,
            8,
            "SRW HRO",
            0
        ],
        "phy_pwr_stagger3": [
            48,
            8,
            "SRW HRO",
            0
        ]
    },
    "c2_mb_cfg_rstc": {
        "__offset": 268451936,
        "__size": 8,
        "__entries": 1,
        "pcie_ref_clk_sel": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "phy_config_done_mask": [
            16,
            16,
            "SRW HRO",
            0
        ]
    },
    "c1_mb_sts_rstc": {
        "__offset": 268451944,
        "__size": 24,
        "__entries": 1,
        "efuse_data_63_0": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "efuse_data_127_64": [
            64,
            64,
            "SRO HWO",
            0
        ],
        "memmaster_rei_fail": [
            128,
            1,
            "SRO HWO",
            0
        ]
    },
    "c2_mb_sts_rstc": {
        "__offset": 268451952,
        "__size": 32,
        "__entries": 1,
        "efuse_data_63_0": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "efuse_data_127_64": [
            64,
            64,
            "SRO HWO",
            0
        ],
        "efuse_data_191_128": [
            128,
            64,
            "SRO HWO",
            0
        ],
        "efuse_data_255_192": [
            192,
            64,
            "SRO HWO",
            0
        ]
    },
    "c_mb_cfg_crmc": {
        "__offset": 268488704,
        "__size": 8,
        "__entries": 3,
        "ring_timeout": [
            0,
            8,
            "SRW HRO",
            255
        ],
        "rready_timeout_disable": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "bready_timeout_disable": [
            9,
            1,
            "SRW HRO",
            0
        ],
        "rd_addr_invalid_decerr_disable": [
            10,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_sts_crmc": {
        "__offset": 268488800,
        "__size": 8,
        "__entries": 3,
        "ring_out_state": [
            0,
            2,
            "SRO HWO",
            0
        ],
        "wr_state": [
            2,
            3,
            "SRO HWO",
            0
        ],
        "rd_state": [
            5,
            3,
            "SRO HWO",
            0
        ],
        "ring_sync_error": [
            16,
            1,
            "SRW1C HWO",
            0
        ],
        "ring_ecc_sbe": [
            17,
            1,
            "SRW1C HWO",
            0
        ],
        "ring_ecc_mbe": [
            18,
            1,
            "SRW1C HWO",
            0
        ],
        "ring_cmd_unknown": [
            19,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_error": [
            20,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_addr_invalid": [
            21,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_cmd_invalid": [
            22,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_be_invalid": [
            23,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_cor_error": [
            24,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_uncor_error": [
            25,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_burst_error": [
            26,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_mcast_nack": [
            27,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_rsvd_error": [
            28,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_wrapped": [
            29,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_timeout": [
            30,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_axi_req_error": [
            31,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_axi_ring_error": [
            32,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_axi_wstrb_error": [
            33,
            1,
            "SRW1C HWO",
            0
        ],
        "wr_axi_parity_error": [
            34,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_error": [
            35,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_addr_invalid": [
            36,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_cmd_invalid": [
            37,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_be_invalid": [
            38,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_cor_error": [
            39,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_uncor_error": [
            40,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_burst_error": [
            41,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_mcast_nack": [
            42,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_rsvd_error": [
            43,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_wrapped": [
            44,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_timeout": [
            45,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_axi_req_error": [
            46,
            1,
            "SRW1C HWO",
            0
        ],
        "rd_axi_ring_error": [
            47,
            1,
            "SRW1C HWO",
            0
        ]
    },
    "c_mb_dbg_cfg_sbus_master": {
        "__offset": 268492800,
        "__size": 8,
        "__entries": 1,
        "execute": [
            0,
            1,
            "SRWS HRW",
            0
        ],
        "rcv_data_valid_sel": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "mode": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "stop_on_overrun": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "stop_on_write_error": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "command": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "receiver_address": [
            16,
            8,
            "SRW HRO",
            0
        ],
        "data_address": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "data": [
            32,
            32,
            "SRW HRO",
            0
        ]
    },
    "c_mb_dbg_sts_sbus_master": {
        "__offset": 268492816,
        "__size": 8,
        "__entries": 1,
        "done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "rcv_data_valid": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "overrun": [
            2,
            1,
            "SRW1C HRW",
            0
        ],
        "write_error": [
            3,
            1,
            "SRW1C HRW",
            0
        ],
        "result_code": [
            4,
            3,
            "SRO HWO",
            0
        ],
        "command": [
            8,
            8,
            "SRO HWO",
            0
        ],
        "receiver_address": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "data_address": [
            24,
            8,
            "SRO HWO",
            0
        ],
        "data": [
            32,
            32,
            "SRO HWO",
            0
        ]
    },
    "c_mb_cfg_rtc": {
        "__offset": 268496896,
        "__size": 8,
        "__entries": 1,
        "rtc_enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "rtc_load": [
            1,
            1,
            "SRWS HRW",
            0
        ],
        "rtc_update": [
            2,
            1,
            "SRWS HRW",
            0
        ],
        "rtc_etc_sec_change_mask": [
            4,
            3,
            "SRW HRO",
            2
        ],
        "etc_enable": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "etc_load": [
            17,
            1,
            "SRW HRW",
            0
        ],
        "etc_ns_lock_resolution": [
            20,
            3,
            "SRW HRO",
            2
        ]
    },
    "c_mb_sts_rtc": {
        "__offset": 268496904,
        "__size": 8,
        "__entries": 1,
        "rtc_minus_etc_sec": [
            0,
            48,
            "SRO HWO",
            0
        ],
        "rtc_lt_etc_sec": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "rtc_minus_etc_sec_change": [
            49,
            1,
            "SRW1C HWO",
            0
        ],
        "etc_ns_locked": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "etc_ns_lost_lock": [
            51,
            1,
            "SRW1C HWO",
            0
        ]
    },
    "c_mb_cfg_rtc_time": {
        "__offset": 268496912,
        "__size": 16,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRO",
            0
        ],
        "seconds_33_0": [
            30,
            34,
            "SRW HRO",
            0
        ],
        "seconds_47_34": [
            64,
            14,
            "SRW HRO",
            0
        ]
    },
    "c_mb_cfg_rtc_inc": {
        "__offset": 268496928,
        "__size": 8,
        "__entries": 1,
        "fractional_ns": [
            0,
            32,
            "SRW HRO",
            0
        ],
        "nanoseconds": [
            32,
            10,
            "SRW HRO",
            1
        ]
    },
    "c_mb_sts_rtc_current_time": {
        "__offset": 268496944,
        "__size": 16,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds_33_0": [
            30,
            34,
            "SRO HWO",
            0
        ],
        "seconds_47_34": [
            64,
            14,
            "SRO HWO",
            0
        ]
    },
    "c_mb_sts_rtc_last_time": {
        "__offset": 268496960,
        "__size": 16,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds_33_0": [
            30,
            34,
            "SRO HWO",
            0
        ],
        "seconds_47_34": [
            64,
            14,
            "SRO HWO",
            0
        ]
    },
    "c_mb_sts_rtc_etc_cur_time": {
        "__offset": 268496976,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_mb_sts_rtc_etc_last_time": {
        "__offset": 268496984,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_mb_sts_event_cnts": {
        "__offset": 268566528,
        "__size": 8,
        "__entries": 256,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_mb_dbg_cfg_lsa_trig_cmn": {
        "__offset": 268627968,
        "__size": 8,
        "__entries": 2,
        "cap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "trig_reset": [
            8,
            1,
            "SRW HRO",
            1
        ]
    },
    "c1_mb_dbg_cfg_lsa_trig": {
        "__offset": 268628480,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_mb_dbg_cfg_lsa_trig": {
        "__offset": 268628480,
        "__size": 88,
        "__entries": 4,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c1_mb_dbg_cfg_lsa_cap": {
        "__offset": 268628992,
        "__size": 8,
        "__entries": 2,
        "cap_reset": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "stop_clock_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "retrig_en": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "cap_mode": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "multi_trig_mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "t0_bcast_send_en": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_send_en": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "t0_bcast_rcv_en": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_rcv_en": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel_en": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt0": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt1": [
            48,
            16,
            "SRW HRO",
            0
        ]
    },
    "c2_mb_dbg_cfg_lsa_cap": {
        "__offset": 268628992,
        "__size": 48,
        "__entries": 2,
        "cap_reset": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "stop_clock_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "retrig_en": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_en": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "cap_mode": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "multi_trig_mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "t0_bcast_send_en": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_send_en": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "t0_bcast_rcv_en": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_rcv_en": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel_en": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt0": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt1": [
            48,
            16,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cap_cnt": [
            344,
            9,
            "SRW HRO",
            0
        ],
        "cap_cnt_en": [
            353,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_dbg_sts_lsa_cap": {
        "__offset": 268629504,
        "__size": 8,
        "__entries": 2,
        "trig0_detected": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "trig1_detected": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "trig01_detected": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter0_done": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter1_done": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "next_write_ptr": [
            8,
            9,
            "SRO HWO",
            0
        ],
        "write_ptr_wrap": [
            17,
            1,
            "SRO HWO",
            0
        ],
        "ram_full": [
            18,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter0": [
            32,
            16,
            "SRO HWO",
            0
        ],
        "wait_counter1": [
            48,
            16,
            "SRO HWO",
            0
        ]
    },
    "c_mb_dbg_cfg_lsa_snap": {
        "__offset": 268630016,
        "__size": 8,
        "__entries": 2,
        "snap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "snap_req": [
            8,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_dbg_sts_lsa_snap_data": {
        "__offset": 268630528,
        "__size": 40,
        "__entries": 2,
        "qw0": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "qw1": [
            64,
            64,
            "SRO HWO",
            0
        ],
        "qw2": [
            128,
            64,
            "SRO HWO",
            0
        ],
        "qw3": [
            192,
            64,
            "SRO HWO",
            0
        ],
        "qw4": [
            256,
            24,
            "SRO HWO",
            0
        ]
    },
    "c_mb_dbg_sts_lsa0_cap_data": {
        "__offset": 268632064,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 512,
        "qw0": [
            0,
            64,
            "SRW",
            0
        ],
        "qw1": [
            64,
            64,
            "SRW",
            0
        ],
        "qw2": [
            128,
            64,
            "SRW",
            0
        ],
        "qw3": [
            192,
            64,
            "SRW",
            0
        ],
        "qw4": [
            256,
            24,
            "SRW",
            0
        ],
        "cap_bus_id": [
            280,
            8,
            "SRW",
            0
        ],
        "timestamp": [
            288,
            30,
            "SRW",
            0
        ],
        "reserved": [
            318,
            2,
            "SRW",
            0
        ]
    },
    "c_mb_dbg_sts_lsa1_cap_data": {
        "__offset": 268664832,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 512,
        "qw0": [
            0,
            64,
            "SRW",
            0
        ],
        "qw1": [
            64,
            64,
            "SRW",
            0
        ],
        "qw2": [
            128,
            64,
            "SRW",
            0
        ],
        "qw3": [
            192,
            64,
            "SRW",
            0
        ],
        "qw4": [
            256,
            24,
            "SRW",
            0
        ],
        "cap_bus_id": [
            280,
            8,
            "SRW",
            0
        ],
        "timestamp": [
            288,
            30,
            "SRW",
            0
        ],
        "reserved": [
            318,
            2,
            "SRW",
            0
        ]
    },
    "c_mb_cfg_flash_interface": {
        "__offset": 268453888,
        "__size": 8,
        "__entries": 1,
        "spi_page_cmd": [
            0,
            8,
            "SRW HRO",
            19
        ],
        "spi_page_size": [
            8,
            2,
            "SRW HRO",
            1
        ],
        "spi_page_addr_width": [
            10,
            2,
            "SRW HRO",
            2
        ],
        "spi_status_busy_inv": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "spi_status_busy_bit": [
            13,
            3,
            "SRW HRO",
            0
        ],
        "spi_status_cmd": [
            16,
            8,
            "SRW HRO",
            15
        ],
        "spi_status_addr": [
            24,
            8,
            "SRW HRO",
            192
        ],
        "spi_read_cmd": [
            32,
            8,
            "SRW HRO",
            3
        ],
        "spi_read_addr_width": [
            40,
            3,
            "SRW HRO",
            2
        ],
        "spi_read_dummy_cnt": [
            43,
            4,
            "SRW HRO",
            8
        ],
        "spi_bits_read_addr": [
            47,
            2,
            "SRW HRO",
            0
        ],
        "spi_bits_read_data": [
            49,
            2,
            "SRW HRO",
            0
        ],
        "spi_page_mode": [
            51,
            2,
            "SRW HRO",
            0
        ],
        "spi_clk_freq": [
            53,
            3,
            "SRW HRO",
            7
        ],
        "spi_in_delay": [
            56,
            4,
            "SRW HRO",
            0
        ],
        "drive_io3": [
            60,
            1,
            "SRW HRO",
            1
        ],
        "spi_clk_freq_alt": [
            61,
            1,
            "SRW HRO",
            0
        ],
        "spi_reset": [
            63,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_sts_flash_interface": {
        "__offset": 268453896,
        "__size": 8,
        "__entries": 1,
        "spi_status": [
            0,
            8,
            "SRO HWO",
            0
        ],
        "flash_sel": [
            8,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_mb_cfg_flash_csr_init_p1": {
        "__offset": 268453904,
        "__size": 8,
        "__entries": 1,
        "init_enable": [
            37,
            1,
            "SRW HRO",
            1
        ],
        "exit_on_spi_error": [
            38,
            1,
            "SRW HRO",
            0
        ],
        "size": [
            40,
            11,
            "SRW HRO",
            15
        ]
    },
    "c_mb_cfg_flash_csr_init_p2": {
        "__offset": 268453912,
        "__size": 8,
        "__entries": 1,
        "address": [
            0,
            37,
            "SRW HRO",
            256
        ],
        "init_enable": [
            37,
            1,
            "SRW HRO",
            0
        ],
        "exit_on_spi_error": [
            38,
            1,
            "SRW HRO",
            1
        ],
        "size": [
            40,
            11,
            "SRW HRO",
            15
        ]
    },
    "c_mb_cfg_flash_pcie_serdes": {
        "__offset": 268453920,
        "__size": 8,
        "__entries": 1,
        "address": [
            0,
            37,
            "SRW HRO",
            4096
        ],
        "flash_load_enable": [
            37,
            1,
            "SRW HRW",
            0
        ],
        "exit_on_spi_error": [
            38,
            1,
            "SRW HRO",
            1
        ],
        "sbus_mux_sel": [
            39,
            1,
            "SRW HRO",
            0
        ],
        "size": [
            40,
            16,
            "SRW HRO",
            24575
        ],
        "cache_threshold": [
            56,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_mb_cfg_flash_exp_rom": {
        "__offset": 268453928,
        "__size": 8,
        "__entries": 1,
        "address": [
            0,
            37,
            "SRW HRO",
            16777216
        ]
    },
    "c_mb_cfg_flash_page0": {
        "__offset": 268455936,
        "__size": 8,
        "__entries": 1,
        "page": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "prefetch_size": [
            16,
            13,
            "SRW HRO",
            15
        ]
    },
    "c_mb_cfg_flash_page1": {
        "__offset": 268455944,
        "__size": 8,
        "__entries": 1,
        "page": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "prefetch_size": [
            16,
            13,
            "SRW HRO",
            15
        ],
        "cache_select": [
            29,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_mb_msc_flash_window0": {
        "__offset": 272629760,
        "__size": 8,
        "__entries": 262144,
        "data": [
            0,
            64,
            "SRO",
            0
        ]
    },
    "c_mb_msc_flash_window1": {
        "__offset": 274726912,
        "__size": 8,
        "__entries": 262144,
        "data": [
            0,
            64,
            "SRW",
            0
        ]
    },
    "c_mst_cfg_crnc": {
        "__offset": 167772160,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_mst_sts_crnc": {
        "__offset": 167772168,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_mst_cfg_rt_offset": {
        "__offset": 167772192,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_mst_msc_shadow_action": {
        "__offset": 167772216,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_mst_msc_shadow": {
        "__offset": 167772224,
        "__size": 64,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_mst_dbg_cfg_lsa_sel_idx": {
        "__offset": 167772400,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            3,
            "SRW HRO",
            7
        ]
    },
    "c_mst_err_elapsed_time": {
        "__offset": 167772416,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_mst_err_flg": {
        "__offset": 167772424,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "lnk_list_ptrs_cor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "lnk_list_ptrs_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "req_fifo_unrun": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "req_fifo_ovrun": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "req_fifo_crdt_unflw": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "match_crdt_unflw_get": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "match_crdt_unflw_put": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "evnt_fifo_cor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "evnt_fifo_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "evnt_fifo_unrun": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "evnt_fifo_ovrun": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_crdt_unflw": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "req_fifo_cor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "req_fifo_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_table_cor": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_table_ucor": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_data_ram_cor": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "ll_data_ram_ucor": [
            56,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_mst_err_first_flg": {
        "__offset": 167772432,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_mst_err_first_flg_ts": {
        "__offset": 167772440,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_mst_err_clr": {
        "__offset": 167772448,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_mst_err_irqa_msk": {
        "__offset": 167772456,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mst_err_irqb_msk": {
        "__offset": 167772464,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_mst_err_first_flg_msk": {
        "__offset": 167772472,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mst_err_info_msk": {
        "__offset": 167772480,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_mst_err_info_mem": {
        "__offset": 167772544,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            12,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            6,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            12,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            6,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_mst_cfg_rc_update": {
        "__offset": 167773184,
        "__size": 8,
        "__entries": 1,
        "return_code": [
            0,
            6,
            "SRWS HRO",
            0
        ],
        "mst_idx": [
            8,
            11,
            "SRWS HRO",
            0
        ],
        "buffer_idx": [
            24,
            16,
            "SRWS HRO",
            0
        ],
        "portal_idx": [
            40,
            11,
            "SRWS HRO",
            0
        ],
        "ptl_list": [
            52,
            2,
            "SRWS HRO",
            0
        ],
        "ptl_vld": [
            56,
            1,
            "SRWS HRO",
            0
        ],
        "portal_vld": [
            57,
            1,
            "SRWS HRO",
            0
        ],
        "buffer_vld": [
            58,
            1,
            "SRWS HRO",
            0
        ]
    },
    "c_mst_cfg_crdt_limits": {
        "__offset": 167773192,
        "__size": 8,
        "__entries": 1,
        "get_q_depth": [
            0,
            4,
            "SRW HRO",
            8
        ],
        "put_q_depth": [
            8,
            4,
            "SRW HRO",
            8
        ],
        "ee_q_depth": [
            16,
            5,
            "SRW HRO",
            16
        ],
        "req_fifo_depth": [
            24,
            3,
            "SRW HRO",
            4
        ]
    },
    "c_mst_cfg_queue_tc_sel": {
        "__offset": 167773200,
        "__size": 8,
        "__entries": 1,
        "tc_bit_mask": [
            0,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_mst_sts_rc_sts": {
        "__offset": 167837696,
        "__size": 8,
        "__entries": 1,
        "done": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "match": [
            1,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_mst_sts_req_fifo0_15_cnts": {
        "__offset": 167837704,
        "__size": 8,
        "__entries": 1,
        "req_fifo0_cnt": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo1_cnt": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo2_cnt": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo3_cnt": [
            12,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo4_cnt": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo5_cnt": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo6_cnt": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo7_cnt": [
            28,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo8_cnt": [
            32,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo9_cnt": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo10_cnt": [
            40,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo11_cnt": [
            44,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo12_cnt": [
            48,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo13_cnt": [
            52,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo14_cnt": [
            56,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo15_cnt": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_mst_sts_req_fifo16_31_cnts": {
        "__offset": 167837712,
        "__size": 8,
        "__entries": 1,
        "req_fifo16_cnt": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo17_cnt": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo18_cnt": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo19_cnt": [
            12,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo20_cnt": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo21_cnt": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo22_cnt": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo23_cnt": [
            28,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo24_cnt": [
            32,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo25_cnt": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo26_cnt": [
            40,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo27_cnt": [
            44,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo28_cnt": [
            48,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo29_cnt": [
            52,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo30_cnt": [
            56,
            4,
            "SRO HWO",
            0
        ],
        "req_fifo31_cnt": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_mst_sts_num_req": {
        "__offset": 167837720,
        "__size": 8,
        "__entries": 1,
        "cnt": [
            0,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_mst_sts_credit_cnts": {
        "__offset": 167837728,
        "__size": 8,
        "__entries": 1,
        "match_get_val": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "match_put_val": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "ee_val": [
            8,
            5,
            "SRO HWO",
            0
        ],
        "req_fifox_ptr": [
            16,
            5,
            "SRW HRO",
            0
        ],
        "req_fifox_val": [
            24,
            4,
            "SRO HWO",
            0
        ]
    },
    "c_mst_dbg_mst_table": {
        "__offset": 167903232,
        "__size": 64,
        "__entries": 2048,
        "cntr_pool_id": [
            0,
            2,
            "SRW HRW",
            0
        ],
        "rendezvous": [
            4,
            1,
            "SRW HRW",
            0
        ],
        "rendezvous_id": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "vni": [
            16,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_1": [
            32,
            16,
            "SRW HRW",
            0
        ],
        "lpe_stat_2": [
            48,
            16,
            "SRW HRW",
            0
        ],
        "auto_unlinked": [
            64,
            1,
            "SRW HRW",
            0
        ],
        "dma_hdr_len": [
            72,
            6,
            "SRW HRW",
            0
        ],
        "event_ct_bytes": [
            80,
            1
        ],
        "event_ct_comm": [
            81,
            1
        ],
        "event_success_disable": [
            82,
            1
        ],
        "event_comm_disable": [
            83,
            1
        ],
        "use_once": [
            84,
            1
        ],
        "event_use_long_fmt": [
            85,
            1
        ],
        "event_start_at_base": [
            86,
            1
        ],
        "unrestricted_end_ro": [
            87,
            1
        ],
        "unrestricted_body_ro": [
            88,
            1
        ],
        "acid": [
            89,
            10,
            "SRW HRW",
            0
        ],
        "ct_handle": [
            104,
            11,
            "SRW HRW",
            0
        ],
        "eq_handle": [
            116,
            11,
            "SRW HRW",
            0
        ],
        "portal_index": [
            128,
            11,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            140,
            2,
            "SRW HRW",
            0
        ],
        "buffer_id": [
            144,
            16,
            "SRW HRW",
            0
        ],
        "initiator": [
            160,
            32,
            "SRW HRW",
            0
        ],
        "hdr_data": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "match_bits": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "mlength": [
            320,
            32,
            "SRW HRW",
            0
        ],
        "rlength": [
            352,
            32,
            "SRW HRW",
            0
        ],
        "remote_offset": [
            384,
            56,
            "SRW HRW",
            0
        ],
        "return_code": [
            440,
            6,
            "SRW HRW",
            0
        ],
        "start_addr": [
            448,
            57,
            "SRW HRW",
            0
        ]
    },
    "c1_mst_dbg_req_q": {
        "__offset": 168099840,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 2048,
        "ecn": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "src_error": [
            1,
            1,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            2,
            1,
            "SRW HRW",
            0
        ],
        "flush": [
            3,
            1,
            "SRW HRW",
            0
        ],
        "eom": [
            4,
            1,
            "SRW HRW",
            0
        ],
        "trs_isx_vld": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "trs_idx": [
            12,
            11,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            24,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            28,
            11,
            "SRW HRW",
            0
        ],
        "pbuf_id": [
            40,
            11,
            "SRW HRW",
            0
        ],
        "header_len": [
            52,
            6,
            "SRW HRW",
            0
        ],
        "pkt_xfer_len": [
            64,
            12,
            "SRW HRW",
            0
        ],
        "tc": [
            80,
            3,
            "SRW HRW",
            0
        ],
        "dscp": [
            84,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            96,
            14,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            128,
            20,
            "SRW HRW",
            0
        ],
        "opcode": [
            148,
            4,
            "SRW HRW",
            0
        ],
        "restricted": [
            156,
            1,
            "SRW HRW",
            0
        ],
        "offset": [
            160,
            32,
            "SRW HRW",
            0
        ]
    },
    "c2_mst_dbg_req_q": {
        "__offset": 168099840,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 2048,
        "ecn": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "src_error": [
            1,
            1,
            "SRW HRW",
            0
        ],
        "ib_epoch": [
            2,
            1,
            "SRW HRW",
            0
        ],
        "flush": [
            3,
            1,
            "SRW HRW",
            0
        ],
        "eom": [
            4,
            1,
            "SRW HRW",
            0
        ],
        "trs_idx_vld": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "trs_idx": [
            12,
            13,
            "SRW HRW",
            0
        ],
        "mst_idx_vld": [
            28,
            1,
            "SRW HRW",
            0
        ],
        "mst_idx": [
            32,
            11,
            "SRW HRW",
            0
        ],
        "pbuf_id": [
            44,
            11,
            "SRW HRW",
            0
        ],
        "header_len": [
            56,
            6,
            "SRW HRW",
            0
        ],
        "pkt_xfer_len": [
            64,
            12,
            "SRW HRW",
            0
        ],
        "tc": [
            80,
            3,
            "SRW HRW",
            0
        ],
        "dscp": [
            84,
            6,
            "SRW HRW",
            0
        ],
        "pktid": [
            96,
            14,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            128,
            20,
            "SRW HRW",
            0
        ],
        "opcode": [
            148,
            4,
            "SRW HRW",
            0
        ],
        "restricted": [
            156,
            1,
            "SRW HRW",
            0
        ],
        "offset": [
            160,
            32,
            "SRW HRW",
            0
        ]
    },
    "c_mst_dbg_lnk_list_ptrs": {
        "__offset": 168165376,
        "__size": 8,
        "__entries": 2048,
        "next_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_mst_dbg_lnk_list_st": {
        "__offset": 168181760,
        "__size": 8,
        "__entries": 32,
        "front_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "back_ptr": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "empty": [
            32,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_mst_dbg_match_done": {
        "__offset": 168182016,
        "__size": 8,
        "__entries": 1,
        "mst_idx": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "wr_en": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "mst_idx_st": [
            20,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_mst_dbg_req_fifo_halt": {
        "__offset": 168182024,
        "__size": 8,
        "__entries": 1,
        "halt_fifo_mask": [
            0,
            32,
            "SRW HRO",
            4294967295
        ]
    },
    "c_oxe_cfg_crnc": {
        "__offset": 176160768,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_sts_crnc": {
        "__offset": 176160776,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_cfg_rt_offset": {
        "__offset": 176160800,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_msc_shadow_action": {
        "__offset": 176160824,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_oxe_msc_shadow": {
        "__offset": 176160832,
        "__size": 64,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_cfg_lsa_sel_idx": {
        "__offset": 176161008,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            8,
            "SRW HRO",
            255
        ]
    },
    "c_oxe_err_elapsed_time": {
        "__offset": 176161024,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_err_flg": {
        "__offset": 176161032,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_cdt_err": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_cdt_err": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "cells_mem_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "pkl_mem_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_sb_mcu_mem_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_sb_sct_mem_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "dmu_mem_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "rec_mem_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "atreq_mem_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "atrsp_mem_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "tso_flit_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "sb_fifo_cor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_cor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_cor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "at_resp_bus_cor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_cmd_cor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_cmd_cor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_cmd_cor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_cmd_cor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "cells_mem_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "pkl_mem_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_sb_mcu_mem_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pct_sb_sct_mem_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "dmu_mem_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "rec_mem_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "atreq_mem_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "atrsp_mem_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "tso_flit_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "sb_fifo_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hdr_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_data_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "at_resp_bus_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_cmd_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "lpe_cmd_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "tou_cmd_ucor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_cmd_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_ignore_err": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_ignore_err": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_ignore_err": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_ignore_err": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "cmd_unexpected": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "rarb_hw_err": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_unsuccess_cmpl": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "pcie_error_poisoned": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "at_overrun_err": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "mdr_pipe_ucor": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "cell_xlate_parity_err": [
            62,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_oxe_err_first_flg": {
        "__offset": 176161040,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_oxe_err_first_flg_ts": {
        "__offset": 176161048,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_err_clr": {
        "__offset": 176161056,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_oxe_err_irqa_msk": {
        "__offset": 176161064,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_oxe_err_irqb_msk": {
        "__offset": 176161072,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_oxe_err_first_flg_msk": {
        "__offset": 176161080,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_oxe_err_info_msk": {
        "__offset": 176161088,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_oxe_err_info_mem": {
        "__offset": 176161152,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            12,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            5,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            12,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            5,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_fifo_err": {
        "__offset": 176161160,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            8,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_cc": {
        "__offset": 176161168,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            5,
            "SRW HWO",
            0
        ],
        "sub_id": [
            8,
            4,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_pcie_uc": {
        "__offset": 176161176,
        "__size": 8,
        "__entries": 1,
        "pcie_tag": [
            0,
            9,
            "SRW HWO",
            0
        ],
        "cmpl_status": [
            12,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_pcie_ep": {
        "__offset": 176161184,
        "__size": 8,
        "__entries": 1,
        "pcie_tag": [
            0,
            9,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_rarb": {
        "__offset": 176161192,
        "__size": 8,
        "__entries": 1,
        "hdr_ucor": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "data_ucor": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "bad_vld": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "bad_size": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "bad_cmd": [
            4,
            1,
            "SRW HWO",
            0
        ],
        "unexpected_cmpl_tag": [
            5,
            1,
            "SRW HWO",
            0
        ],
        "cmpl_tag_out_of_range": [
            6,
            1,
            "SRW HWO",
            0
        ],
        "pcie_tag": [
            7,
            9,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_unexpctd": {
        "__offset": 176161200,
        "__size": 8,
        "__entries": 1,
        "mcu_unexpc_cmd": [
            0,
            7,
            "SRW HWO",
            0
        ],
        "ixe_unexp_cmd": [
            8,
            1,
            "SRW HWO",
            0
        ],
        "lpe_unexp_cmd": [
            9,
            1,
            "SRW HWO",
            0
        ],
        "tou_unexp_cmd": [
            10,
            1,
            "SRW HWO",
            0
        ],
        "cq_unexp_cmd": [
            11,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_cell_xlate": {
        "__offset": 176161208,
        "__size": 8,
        "__entries": 1,
        "free_list_perr": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "vptr_table_perr": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "tt1_perr": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "tt2_perr": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "tt3_perr": [
            4,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_err_info_ignore_err": {
        "__offset": 176161248,
        "__size": 8,
        "__entries": 1,
        "spt_err": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "smt_err": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "sct_err": [
            2,
            1,
            "SRW HWO",
            0
        ],
        "srb_err": [
            3,
            1,
            "SRW HWO",
            0
        ],
        "bc": [
            4,
            4,
            "SRW HWO",
            0
        ],
        "mcu_num": [
            8,
            7,
            "SRW HWO",
            0
        ]
    },
    "c_oxe_cfg_common": {
        "__offset": 176161792,
        "__size": 8,
        "__entries": 1,
        "occ_bin0_sz": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "occ_bin1_sz": [
            10,
            10,
            "SRW HRO",
            0
        ],
        "occ_bin2_sz": [
            20,
            10,
            "SRW HRO",
            0
        ],
        "occ_bin3_sz": [
            30,
            10,
            "SRW HRO",
            0
        ],
        "ioi_enable": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "mcu_meas_unit": [
            41,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_cdt": {
        "__offset": 176161800,
        "__size": 8,
        "__entries": 1,
        "pct_flit_cdts": [
            0,
            5,
            "SRW HRO",
            16
        ],
        "pct_req_cdts": [
            8,
            5,
            "SRW HRO",
            16
        ],
        "out_flit_cdts": [
            16,
            8,
            "SRW HRO",
            176
        ],
        "out_pkt_cdts": [
            24,
            7,
            "SRW HRO",
            64
        ],
        "out_flit_threshold": [
            32,
            8,
            "SRW HRO",
            176
        ]
    },
    "c_oxe_cfg_fab_param": {
        "__offset": 176161808,
        "__size": 8,
        "__entries": 1,
        "ver": [
            0,
            4,
            "SRW HRO",
            3
        ],
        "req_32b_enabled": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "rsp_32b_enabled": [
            5,
            1,
            "SRW HRO",
            0
        ],
        "req_40b_enabled": [
            6,
            1,
            "SRW HRO",
            0
        ],
        "rsp_40b_enabled": [
            7,
            1,
            "SRW HRO",
            0
        ],
        "ttl": [
            8,
            8,
            "SRW HRO",
            90
        ],
        "protocol": [
            16,
            8,
            "SRW HRO",
            119
        ],
        "ecn_enable": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "min_req_size": [
            32,
            6,
            "SRW HRO",
            60
        ],
        "min_rsp_size": [
            40,
            6,
            "SRW HRO",
            60
        ]
    },
    "c_oxe_cfg_fab_sfa": {
        "__offset": 176161816,
        "__size": 8,
        "__entries": 1,
        "nid": [
            0,
            20,
            "SRW HRO",
            349610
        ]
    },
    "c_oxe_cfg_dummy_addr": {
        "__offset": 176161824,
        "__size": 8,
        "__entries": 1,
        "ac": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "subaddr": [
            12,
            45,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_use_lo_priority": {
        "__offset": 176161832,
        "__size": 8,
        "__entries": 1,
        "priority_switch_cnt": [
            0,
            12,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_response_len": {
        "__offset": 176161840,
        "__size": 8,
        "__entries": 1,
        "payload_shift": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "put_hdr_len": [
            8,
            8,
            "SRW HRO",
            40
        ],
        "hrp_hdr_len": [
            16,
            8,
            "SRW HRO",
            4
        ],
        "get_hdr_len": [
            24,
            8,
            "SRW HRO",
            40
        ],
        "payload_scale": [
            32,
            3,
            "SRW HRO",
            1
        ]
    },
    "c_oxe_cfg_pause_quanta": {
        "__offset": 176161848,
        "__size": 8,
        "__entries": 1,
        "sub_value": [
            0,
            24,
            "SRW HRO",
            512000
        ],
        "sub_period": [
            24,
            8,
            "SRW HRO",
            20
        ]
    },
    "c_oxe_cfg_fgfc": {
        "__offset": 176161856,
        "__size": 8,
        "__entries": 1,
        "extra_bytes": [
            0,
            4,
            "SRW HRO",
            4
        ],
        "round_pos": [
            4,
            4,
            "SRW HRO",
            4
        ],
        "enable": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "cdt_adj": [
            16,
            14,
            "SRW HRO",
            2115
        ],
        "cdt_limit": [
            32,
            24,
            "SRW HRO",
            16777215
        ]
    },
    "c_oxe_cfg_pct_cdt": {
        "__offset": 176161864,
        "__size": 8,
        "__entries": 1,
        "spt_cdt_limit": [
            0,
            11,
            "SRW HRO",
            2047
        ],
        "smt_cdt_limit": [
            16,
            9,
            "SRW HRO",
            256
        ],
        "sct_cdt_limit": [
            32,
            13,
            "SRW HRO",
            4096
        ],
        "srb_cdt_limit": [
            48,
            12,
            "SRW HRO",
            2047
        ]
    },
    "c_oxe_cfg_idc_priority_limit": {
        "__offset": 176161872,
        "__size": 8,
        "__entries": 1,
        "occ_blimit": [
            0,
            11,
            "SRW HRO",
            128
        ],
        "occ_climit": [
            16,
            11,
            "SRW HRO",
            128
        ]
    },
    "c_oxe_cfg_buf_bc_param": {
        "__offset": 176162048,
        "__size": 8,
        "__entries": 10,
        "bc_reserv_buf_cdt": [
            0,
            11,
            "SRW HRO",
            40
        ],
        "bc_max_mtu": [
            16,
            8,
            "SRW HRO",
            40
        ]
    },
    "c_oxe_cfg_pct_bc_cdt": {
        "__offset": 176162304,
        "__size": 8,
        "__entries": 10,
        "spt_cdt_rsvd": [
            0,
            11,
            "SRW HRO",
            4
        ],
        "smt_cdt_rsvd": [
            16,
            9,
            "SRW HRO",
            4
        ],
        "sct_cdt_rsvd": [
            32,
            13,
            "SRW HRO",
            4
        ],
        "srb_cdt_rsvd": [
            48,
            12,
            "SRW HRO",
            16
        ],
        "ignore_spt": [
            60,
            1,
            "SRW HRO",
            0
        ],
        "ignore_smt": [
            61,
            1,
            "SRW HRO",
            0
        ],
        "ignore_sct": [
            62,
            1,
            "SRW HRO",
            0
        ],
        "ignore_srb": [
            63,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_buf_sh_cdt": {
        "__offset": 176162560,
        "__size": 8,
        "__entries": 10,
        "buf_sh_cdt": [
            0,
            11,
            "SRW HRO",
            624
        ],
        "buf_sh_bc_cdt": [
            16,
            11,
            "SRW HRO",
            624
        ],
        "buf_sh_bc_idc_cdt": [
            32,
            11,
            "SRW HRO",
            128
        ]
    },
    "c_oxe_cfg_mcu_param": {
        "__offset": 176164864,
        "__size": 8,
        "__entries": 96,
        "bc_map": [
            0,
            4,
            "SRW HRO",
            0
        ],
        "tsc_map": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "wdrr_out_sel": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "wdrr_in_sel": [
            10,
            2,
            "SRW HRO",
            0
        ],
        "stall_cnt_en0": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "stall_cnt_en1": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "pcp_map": [
            14,
            3,
            "SRW HRO",
            0
        ],
        "limit_sel": [
            17,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_mcu_priority_limit": {
        "__offset": 176165888,
        "__size": 8,
        "__entries": 96,
        "occ_blimit": [
            0,
            11,
            "SRW HRO",
            128
        ],
        "occ_climit": [
            16,
            11,
            "SRW HRO",
            128
        ]
    },
    "c_oxe_cfg_mem_rd_thresh": {
        "__offset": 176166912,
        "__size": 8,
        "__entries": 1,
        "max_pcie_req": [
            0,
            10,
            "SRW HRO",
            512
        ],
        "max_at_req": [
            16,
            9,
            "SRW HRO",
            256
        ]
    },
    "c_oxe_cfg_arb_config": {
        "__offset": 176166920,
        "__size": 8,
        "__entries": 1,
        "fill_rate": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "mfs_out_sel": [
            12,
            2,
            "SRW HRO",
            0
        ],
        "mfs_in_sel": [
            14,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_mfs_out": {
        "__offset": 176166928,
        "__size": 8,
        "__entries": 1,
        "mfs0": [
            0,
            9,
            "SRW HRO",
            66
        ],
        "mfs1": [
            12,
            9,
            "SRW HRO",
            288
        ],
        "mfs2": [
            24,
            9,
            "SRW HRO",
            48
        ],
        "mfs3": [
            36,
            9,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_mfs_in": {
        "__offset": 176166936,
        "__size": 8,
        "__entries": 1,
        "mfs0": [
            0,
            9,
            "SRW HRO",
            66
        ],
        "mfs1": [
            12,
            9,
            "SRW HRO",
            288
        ],
        "mfs2": [
            24,
            9,
            "SRW HRO",
            48
        ],
        "mfs3": [
            36,
            9,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_drr_out": {
        "__offset": 176166944,
        "__size": 8,
        "__entries": 1,
        "quanta_val0": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val1": [
            12,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val2": [
            24,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val3": [
            36,
            12,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_drr_in": {
        "__offset": 176166952,
        "__size": 8,
        "__entries": 1,
        "quanta_val0": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val1": [
            12,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val2": [
            24,
            12,
            "SRW HRO",
            0
        ],
        "quanta_val3": [
            36,
            12,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_head_out_c": {
        "__offset": 176166960,
        "__size": 8,
        "__entries": 1,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_head_in_c": {
        "__offset": 176166968,
        "__size": 8,
        "__entries": 1,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_pcp_mask": {
        "__offset": 176166976,
        "__size": 8,
        "__entries": 8,
        "tsc_mask": [
            0,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_outstanding_limit": {
        "__offset": 176167040,
        "__size": 8,
        "__entries": 4,
        "put_limit": [
            0,
            11,
            "SRW HRO",
            2047
        ],
        "get_limit": [
            11,
            11,
            "SRW HRO",
            2047
        ],
        "ioi_ord_limit": [
            22,
            11,
            "SRW HRO",
            2047
        ],
        "ioi_unord_limit": [
            33,
            13,
            "SRW HRO",
            8191
        ]
    },
    "c_oxe_cfg_arb_leaf": {
        "__offset": 176167072,
        "__size": 8,
        "__entries": 10,
        "pri": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "parent": [
            4,
            3,
            "SRW HRO",
            7
        ],
        "mfs_out_sel": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "mfs_in_sel": [
            10,
            2,
            "SRW HRO",
            0
        ],
        "enable_in": [
            12,
            1,
            "SRW HRO",
            1
        ]
    },
    "c_oxe_cfg_arb_leaf_out_a": {
        "__offset": 176167168,
        "__size": 8,
        "__entries": 10,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_leaf_out_c": {
        "__offset": 176167296,
        "__size": 8,
        "__entries": 10,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_leaf_in_a": {
        "__offset": 176167424,
        "__size": 8,
        "__entries": 10,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_leaf_in_c": {
        "__offset": 176167552,
        "__size": 8,
        "__entries": 10,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_branch": {
        "__offset": 176167680,
        "__size": 8,
        "__entries": 5,
        "pri": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "mfs_out_sel": [
            4,
            2,
            "SRW HRO",
            0
        ],
        "mfs_in_sel": [
            6,
            2,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_branch_out_a": {
        "__offset": 176167744,
        "__size": 8,
        "__entries": 5,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_branch_out_c": {
        "__offset": 176167808,
        "__size": 8,
        "__entries": 5,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_branch_in_a": {
        "__offset": 176167872,
        "__size": 8,
        "__entries": 5,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_arb_branch_in_c": {
        "__offset": 176167936,
        "__size": 8,
        "__entries": 5,
        "fill_qty": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "limit": [
            12,
            18,
            "SRW HRO",
            0
        ],
        "enable": [
            30,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_cfg_fgfc_cnt": {
        "__offset": 176168000,
        "__size": 8,
        "__entries": 4,
        "vni_match": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "vni_mask": [
            16,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_oxe_sts_common": {
        "__offset": 176168960,
        "__size": 8,
        "__entries": 1,
        "init_done": [
            0,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_cdt": {
        "__offset": 176168968,
        "__size": 8,
        "__entries": 1,
        "pct_flit_cdts": [
            0,
            5,
            "SRO HWO",
            0
        ],
        "pct_req_cdts": [
            8,
            5,
            "SRO HWO",
            0
        ],
        "out_flit_cdts": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "out_pkt_cdts": [
            24,
            7,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_pct_cdt": {
        "__offset": 176168976,
        "__size": 8,
        "__entries": 1,
        "spt_cdts": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "smt_cdts": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "sct_cdts": [
            32,
            13,
            "SRO HWO",
            0
        ],
        "srb_cdts": [
            48,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_pct_bc_cdt": {
        "__offset": 176169216,
        "__size": 8,
        "__entries": 10,
        "spt_cdts": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "smt_cdts": [
            16,
            9,
            "SRO HWO",
            0
        ],
        "sct_cdts": [
            32,
            13,
            "SRO HWO",
            0
        ],
        "srb_cdts": [
            48,
            12,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_fgfc_cache": {
        "__offset": 176169984,
        "__size": 16,
        "__entries": 16,
        "count": [
            0,
            32,
            "SRO HWO",
            0
        ],
        "credit": [
            32,
            25,
            "SRO HWO",
            0
        ],
        "vni": [
            64,
            16,
            "SRO HWO",
            0
        ],
        "valid": [
            80,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_fgfc_cdt_cnt": {
        "__offset": 176170240,
        "__size": 8,
        "__entries": 4,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_sts_mcu_occ": {
        "__offset": 176173056,
        "__size": 8,
        "__entries": 96,
        "mcu_cell_count": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "idc_cell_count": [
            32,
            11,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_bc_occ": {
        "__offset": 176174080,
        "__size": 8,
        "__entries": 10,
        "bc_reserved": [
            0,
            11,
            "SRO HWO",
            0
        ],
        "bc_shared": [
            16,
            11,
            "SRO HWO",
            0
        ],
        "bc_idc_shared": [
            32,
            11,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_sts_sh_occ": {
        "__offset": 176175104,
        "__size": 8,
        "__entries": 1,
        "sh_cells": [
            0,
            11,
            "SRO HWO",
            0
        ]
    },
    "c_oxe_dbg_cells_b0r1": {
        "__offset": 176226304,
        "__size": 64,
        "__entries": 1024,
        "data0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "data2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "data3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "data4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "data5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "data6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "data7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_pkl": {
        "__offset": 176291840,
        "__size": 8,
        "__entries": 1024,
        "data": [
            0,
            28,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_pct_sb_mcu": {
        "__offset": 176300032,
        "__size": 8,
        "__entries": 1024,
        "data": [
            0,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_pct_sb_sct": {
        "__offset": 176308224,
        "__size": 8,
        "__entries": 1024,
        "data": [
            0,
            13,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_dmu": {
        "__offset": 176316416,
        "__size": 8,
        "__entries": 1024,
        "data": [
            0,
            7,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_rec": {
        "__offset": 176324608,
        "__size": 8,
        "__entries": 512,
        "data": [
            0,
            57,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_atreq": {
        "__offset": 176328704,
        "__size": 16,
        "__entries": 256,
        "data0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data1": [
            64,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_atrsp": {
        "__offset": 176332800,
        "__size": 8,
        "__entries": 256,
        "data": [
            0,
            54,
            "SRW HRW",
            0
        ]
    },
    "c_oxe_dbg_cells_r0": {
        "__offset": 176422912,
        "__size": 64,
        "__entries": 4096,
        "data0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "data2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "data3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "data4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "data5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "data6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "data7": [
            448,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_parbs_cfg_crnc": {
        "__offset": 150994944,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_parbs_sts_crnc": {
        "__offset": 150994952,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_parbs_cfg_rt_offset": {
        "__offset": 150994976,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_parbs_dbg_cfg_lsa_sel_idx": {
        "__offset": 150995184,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_parbs_err_elapsed_time": {
        "__offset": 150995200,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_parbs_err_flg": {
        "__offset": 150995208,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_tarb_hdr_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_tarb_hdr_ucor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_tarb_data_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_tarb_data_ucor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_tarb_hdr_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_tarb_hdr_ucor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_tarb_data_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_tarb_data_ucor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_tarb_hdr_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_tarb_hdr_ucor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_tarb_data_cor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_tarb_data_ucor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_tarb_hdr_cor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_tarb_hdr_ucor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_tarb_hdr_cor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_tarb_hdr_ucor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_tarb_data_cor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_tarb_data_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_hdr_cor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_hdr_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_data_cor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_data_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_p_fifo_overrun": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_p_fifo_underrun": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_np_fifo_overrun": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "cq_np_fifo_underrun": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_p_fifo_overrun": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "ee_p_fifo_underrun": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_p_fifo_overrun": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_p_fifo_underrun": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_np_fifo_overrun": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_np_fifo_underrun": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_np_fifo_overrun": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_np_fifo_underrun": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_p_fifo_overrun": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_p_fifo_underrun": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_np_fifo_overrun": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "atu_np_fifo_underrun": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_p_fifo_overrun": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_p_fifo_underrun": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_np_fifo_overrun": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_np_fifo_underrun": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_np_cnt_overrun": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "ord_np_cnt_underrun": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_p_cdt_underflow": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "tarb_pi_np_cdt_underflow": [
            61,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_parbs_err_first_flg": {
        "__offset": 150995216,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_parbs_err_first_flg_ts": {
        "__offset": 150995224,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_parbs_err_clr": {
        "__offset": 150995232,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_parbs_err_irqa_msk": {
        "__offset": 150995240,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_parbs_err_irqb_msk": {
        "__offset": 150995248,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_parbs_err_first_flg_msk": {
        "__offset": 150995256,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_parbs_err_info_msk": {
        "__offset": 150995264,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_parbs_err_info_mem": {
        "__offset": 150995328,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            11,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            4,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            11,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            4,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_parbs_ext_err_flg": {
        "__offset": 150995464,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "pi_rarb_hdr_cor": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "pi_rarb_hdr_ucor": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "pi_rarb_data_cor": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "pi_rarb_data_ucor": [
            4,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_parbs_ext_err_first_flg": {
        "__offset": 150995472,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_parbs_ext_err_first_flg_ts": {
        "__offset": 150995480,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_parbs_ext_err_clr": {
        "__offset": 150995488,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_parbs_ext_err_irqa_msk": {
        "__offset": 150995496,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_parbs_ext_err_irqb_msk": {
        "__offset": 150995504,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_parbs_ext_err_first_flg_msk": {
        "__offset": 150995512,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_parbs_ext_err_info_msk": {
        "__offset": 150995520,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_parbs_cfg_credit_limits": {
        "__offset": 150999040,
        "__size": 8,
        "__entries": 1,
        "tarb_pi_posted_credits": [
            0,
            6,
            "SRW HRO",
            31
        ],
        "tarb_pi_non_posted_credits": [
            8,
            6,
            "SRW HRO",
            31
        ]
    },
    "c_parbs_sts_credits_in_use": {
        "__offset": 150999048,
        "__size": 8,
        "__entries": 1,
        "tarb_pi_posted_credits": [
            0,
            6,
            "SRO HWO",
            0
        ],
        "tarb_pi_non_posted_credits": [
            8,
            6,
            "SRO HWO",
            0
        ]
    },
    "c_pct_cfg_crnc": {
        "__offset": 8388608,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_pct_sts_crnc": {
        "__offset": 8388616,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_pct_msc_shadow_action": {
        "__offset": 8388664,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_pct_msc_shadow": {
        "__offset": 8388672,
        "__size": 128,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ],
        "word5": [
            320,
            64,
            "SRW HRW",
            0
        ],
        "word6": [
            384,
            64,
            "SRW HRW",
            0
        ],
        "word7": [
            448,
            64,
            "SRW HRW",
            0
        ],
        "word8": [
            512,
            64,
            "SRW HRW",
            0
        ],
        "word9": [
            576,
            64,
            "SRW HRW",
            0
        ],
        "word10": [
            640,
            64,
            "SRW HRW",
            0
        ],
        "word11": [
            704,
            64,
            "SRW HRW",
            0
        ],
        "word12": [
            768,
            64,
            "SRW HRW",
            0
        ],
        "word13": [
            832,
            64,
            "SRW HRW",
            0
        ],
        "word14": [
            896,
            64,
            "SRW HRW",
            0
        ],
        "word15": [
            960,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_pct_dbg_cfg_lsa_sel_idx": {
        "__offset": 8388848,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            15
        ]
    },
    "c_pct_err_elapsed_time": {
        "__offset": 8388864,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c1_pct_err_flg": {
        "__offset": 8388872,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_alloc_dup": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_dealloc_dup": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_free_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_free_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_free_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_free_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "req_redo_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_clr_req_gen_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_nlist_ram_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_data_ram_cor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_ucor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_free_ucor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_free_ucor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_free_ucor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_free_ucor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_ucor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_ucor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "req_redo_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_clr_req_gen_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_nlist_ram_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_data_ram_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            45,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c2_pct_err_flg": {
        "__offset": 8388872,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_alloc_dup": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_dealloc_dup": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_cor": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_free_cor": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_free_cor": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_free_cor": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_free_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "req_redo_cor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_clr_req_gen_cor": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_nlist_ram_cor": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_data_ram_cor": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_rsp_gen_cor": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "nack_trs_rsp_gen_cor": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "flop_fifo_ucor": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_free_ucor": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_free_ucor": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_free_ucor": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_free_ucor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_ucor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_ucor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_ucor": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "req_redo_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_clr_req_gen_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_nlist_ram_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_data_ram_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_cam_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_cam_ucor": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "nack_trs_rsp_gen_ucor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "cls_rsp_gen_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "fifo_err": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "credit_uflw": [
            49,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_pct_err_first_flg": {
        "__offset": 8388880,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pct_err_first_flg_ts": {
        "__offset": 8388888,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pct_err_clr": {
        "__offset": 8388896,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pct_err_irqa_msk": {
        "__offset": 8388904,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pct_err_irqb_msk": {
        "__offset": 8388912,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pct_err_first_flg_msk": {
        "__offset": 8388920,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pct_err_info_msk": {
        "__offset": 8388928,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pct_ext_err_flg": {
        "__offset": 8388936,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_dealloc": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_alloc": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_rd_misc_unused": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_wr_misc_unused": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_rd_ram_unused": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_tbl_wr_ram_unused": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_dealloc": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_alloc": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_rd_ram_unused": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "smt_tbl_wr_ram_unused": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_dealloc": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_alloc": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_rd_misc_unused": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_wr_misc_unused": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_rd_ram_unused": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_wr_ram_unused": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "spt_tbl_set_wrong_status": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_dealloc": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_alloc": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_rd_misc_unused": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_rd_ram_unused": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "tct_tbl_wr_ram_unused": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_dealloc": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_alloc": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_rd_ram_unused": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "trs_tbl_wr_ram_unused": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_sct_miss_on_mid": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_failed_sct_alloc": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_illegal_req": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_new_conn_not_som": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_invalid_smt_not_som": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_illegal_access2_fsm": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_smt_req_cnt_exceed": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "oxe_sct_req_cnt_exceed": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_req_tct_not_in_use": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_req_tct_miss_unordered_mid": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_req_mst_missing": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_req_clr_out_of_range": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_spt_not_in_use": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_spt_status_not_pend": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_smt_pend_cnt_exceed": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_sct_pend_cnt_exceed": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_smt_invalid": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_spt_not_get_vld": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_rsp_cls_not_pend": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_spt_not_in_use": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_not_get_ack_rcvd": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_smt_pend_cnt_exceed": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_sct_pend_cnt_exceed": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_smt_invalid": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "ixe_gcomp_spt_not_get_vld": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "src_cls_spt_wrong_sct": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "src_cls_spt_not_used": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "src_cls_spt_not_opcomp": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "src_cls_bad_close": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "pkto_illegal_req": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "pkto_illegal_pkttype": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "pkto_head_fsm": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "srb_wr_rd_same_cycle": [
            59,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_miss_unrestricted_mid": [
            60,
            1,
            "SRW1 HRW",
            0
        ],
        "mbe_in_ctrls": [
            61,
            1,
            "SRW1 HRW",
            0
        ],
        "sct_cam_err": [
            62,
            1,
            "SRW1 HRW",
            0
        ],
        "mst_cam_err": [
            63,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_pct_ext_err_first_flg": {
        "__offset": 8388944,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pct_ext_err_first_flg_ts": {
        "__offset": 8388952,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pct_ext_err_clr": {
        "__offset": 8388960,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pct_ext_err_irqa_msk": {
        "__offset": 8388968,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pct_ext_err_irqb_msk": {
        "__offset": 8388976,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pct_ext_err_first_flg_msk": {
        "__offset": 8388984,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pct_ext_err_info_msk": {
        "__offset": 8388992,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pct_err_info_mem": {
        "__offset": 8389000,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            11,
            13,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            24,
            7,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            43,
            13,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            56,
            7,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_pct_err_info_fifo": {
        "__offset": 8389008,
        "__size": 8,
        "__entries": 1,
        "overrun": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "underrun": [
            1,
            1,
            "SRW HWO",
            0
        ],
        "fifo_id": [
            8,
            6,
            "SRW HWO",
            0
        ]
    },
    "c_pct_err_info_cc": {
        "__offset": 8389016,
        "__size": 8,
        "__entries": 1,
        "cc_id": [
            0,
            6,
            "SRW HWO",
            0
        ],
        "sub_id": [
            8,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_pct_err_info_ext": {
        "__offset": 8389024,
        "__size": 8,
        "__entries": 1,
        "sct_wr_err_id": [
            0,
            5,
            "SRW HWO",
            0
        ],
        "sct_rd_err_id": [
            5,
            5,
            "SRW HWO",
            0
        ],
        "smt_wr_err_id": [
            12,
            4,
            "SRW HWO",
            0
        ],
        "smt_rd_err_id": [
            16,
            4,
            "SRW HWO",
            0
        ],
        "spt_wr_err_id": [
            20,
            5,
            "SRW HWO",
            0
        ],
        "spt_rd_err_id": [
            25,
            5,
            "SRW HWO",
            0
        ],
        "tct_wr_err_id": [
            32,
            3,
            "SRW HWO",
            0
        ],
        "tct_rd_err_id": [
            35,
            3,
            "SRW HWO",
            0
        ],
        "trs_wr_err_id": [
            40,
            3,
            "SRW HWO",
            0
        ],
        "trs_rd_err_id": [
            43,
            3,
            "SRW HWO",
            0
        ],
        "mbe_err_id": [
            48,
            5,
            "SRW HWO",
            0
        ]
    },
    "c_pct_err_shutdn_msk": {
        "__offset": 8389032,
        "__size": 8,
        "__entries": 1,
        "err_shutdn_msk": [
            0,
            64,
            "SRW HRO",
            18446744073709551615
        ]
    },
    "c_pct_ext_err_shutdn_msk": {
        "__offset": 8389040,
        "__size": 8,
        "__entries": 1,
        "err_shutdn_msk": [
            0,
            64,
            "SRW HRO",
            18446744073709551615
        ]
    },
    "c_pct_cfg_eq_retry_q_handle": {
        "__offset": 8389376,
        "__size": 8,
        "__entries": 1,
        "eq_handle": [
            0,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_eq_tgt_q_handle": {
        "__offset": 8389384,
        "__size": 8,
        "__entries": 1,
        "eq_handle": [
            0,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_eq_conn_ld_q_handle": {
        "__offset": 8389392,
        "__size": 8,
        "__entries": 1,
        "eq_handle": [
            0,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_srb_retry_ptrs": {
        "__offset": 8389600,
        "__size": 8,
        "__entries": 4,
        "ptr0": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "ptr0_vld": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "ptr0_spt_idx": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "ptr0_try_num": [
            28,
            3,
            "SRW HRO",
            0
        ],
        "ptr1": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "ptr1_vld": [
            44,
            1,
            "SRW HRO",
            0
        ],
        "ptr1_spt_idx": [
            48,
            11,
            "SRW HRO",
            0
        ],
        "ptr1_try_num": [
            60,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_srb_retry_ctrl": {
        "__offset": 8389632,
        "__size": 8,
        "__entries": 1,
        "pcp_pause_st": [
            0,
            8,
            "SRO HWO",
            0
        ],
        "current_ptr": [
            8,
            3,
            "SRO HWO",
            0
        ],
        "grp_nxt": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "error": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "sw_abort": [
            28,
            1,
            "SRW HRW",
            0
        ],
        "hw_sw_sync": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "pause_mode": [
            36,
            1,
            "SRW HRO",
            0
        ]
    },
    "c1_pct_cfg_srb_retry_grp_ctrl": {
        "__offset": 8389640,
        "__size": 8,
        "__entries": 2,
        "grp_loaded": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "grp_active": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "grp_paused": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "grp_sct_idx_vld": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "grp_sct_idx": [
            4,
            12,
            "SRW HRO",
            0
        ],
        "grp_pcp": [
            16,
            3,
            "SRW HRO",
            0
        ],
        "grp_unset_clr_seqnum": [
            24,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_pct_cfg_srb_retry_grp_ctrl": {
        "__offset": 8389640,
        "__size": 8,
        "__entries": 2,
        "grp_loaded": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "grp_active": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "grp_paused": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "grp_sct_idx_vld": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "grp_sct_idx": [
            4,
            12,
            "SRW HRO",
            0
        ],
        "grp_pcp": [
            16,
            3,
            "SRW HRO",
            0
        ],
        "grp_update_clr_seqnum_en": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "grp_update_clr_seqnum": [
            25,
            12,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_pkt_misc": {
        "__offset": 8389680,
        "__size": 8,
        "__entries": 1,
        "sm_fab_hdr": [
            0,
            4,
            "SRW HRO",
            3
        ],
        "ptl_proto": [
            8,
            8,
            "SRW HRO",
            119
        ],
        "pktid_4000": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "simple_mode": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "trs_pend_rsp_nack_disable": [
            28,
            1,
            "SRW HRO",
            0
        ],
        "sfa_nid": [
            44,
            20,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_conn_load_limits": {
        "__offset": 8389688,
        "__size": 8,
        "__entries": 1,
        "conn_load_pcp0": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp1": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp2": [
            16,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp3": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp4": [
            32,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp5": [
            40,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp6": [
            48,
            8,
            "SRW HRO",
            0
        ],
        "conn_load_pcp7": [
            56,
            8,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_timing": {
        "__offset": 8389696,
        "__size": 8,
        "__entries": 1,
        "stall_ctr": [
            0,
            5,
            "SRW HRO",
            4
        ],
        "spt_timeout_epoch_sel": [
            8,
            6,
            "SRW HRO",
            16
        ],
        "sct_idle_epoch_sel": [
            16,
            6,
            "SRW HRO",
            20
        ],
        "sct_close_epoch_sel": [
            24,
            6,
            "SRW HRO",
            16
        ],
        "tct_timeout_epoch_sel": [
            32,
            6,
            "SRW HRO",
            24
        ],
        "put_get_same_sct_en": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "accept_late_spt_rsp": [
            48,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_pkto_fifo_limits": {
        "__offset": 8389888,
        "__size": 8,
        "__entries": 1,
        "mst_evnt_limit": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "trs_limit": [
            8,
            5,
            "SRW HRO",
            16
        ],
        "spt_cdt_ack_limit": [
            16,
            4,
            "SRW HRO",
            8
        ],
        "ee_limit": [
            20,
            5,
            "SRW HRO",
            16
        ],
        "cq_limit": [
            28,
            5,
            "SRW HRO",
            16
        ],
        "srb_limit": [
            36,
            4,
            "SRW HRO",
            12
        ],
        "pct_hni_limit": [
            40,
            5,
            "SRW HRO",
            16
        ],
        "piggyback_clr_limit": [
            48,
            4,
            "SRW HRO",
            4
        ],
        "smt_cdt_ack_limit": [
            56,
            4,
            "SRW HRO",
            8
        ]
    },
    "c1_pct_cfg_ixe_req_fifo_limits": {
        "__offset": 8389896,
        "__size": 8,
        "__entries": 1,
        "ixe_req_clr_limit": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "ixe_req_clr1_limit": [
            8,
            3,
            "SRW HRO",
            4
        ],
        "ixe_req_clr2_limit": [
            16,
            3,
            "SRW HRO",
            4
        ],
        "ixe_req_rsp_limit": [
            24,
            5,
            "SRW HRO",
            16
        ]
    },
    "c2_pct_cfg_ixe_req_fifo_limits": {
        "__offset": 8389896,
        "__size": 8,
        "__entries": 1,
        "ixe_req_clr_limit": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "ixe_req_clr1_limit": [
            8,
            3,
            "SRW HRO",
            4
        ],
        "ixe_req_clr2_limit": [
            16,
            3,
            "SRW HRO",
            4
        ],
        "nack_trs_rsp_limit": [
            24,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_pct_cfg_ixe_gcomp_fifo_limits": {
        "__offset": 8389904,
        "__size": 8,
        "__entries": 1,
        "ee_limit": [
            0,
            5,
            "SRW HRO",
            16
        ],
        "cq_limit": [
            8,
            5,
            "SRW HRO",
            16
        ],
        "clr_limit": [
            16,
            4,
            "SRW HRO",
            8
        ],
        "smt_cdt_ack_limit": [
            20,
            4,
            "SRW HRO",
            8
        ],
        "spt_cdt_ack_limit": [
            24,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_pct_cfg_ee_cq_fifo_limit": {
        "__offset": 8389912,
        "__size": 8,
        "__entries": 1,
        "ee_cq_limit": [
            0,
            5,
            "SRW HRO",
            16
        ]
    },
    "c_pct_cfg_tbl_fifo_limits": {
        "__offset": 8389920,
        "__size": 8,
        "__entries": 1,
        "sct_tbl_cls_limit": [
            0,
            4,
            "SRW HRO",
            8
        ],
        "sct_tbl_ee_limit": [
            4,
            5,
            "SRW HRO",
            16
        ],
        "spt_tbl_ee_limit": [
            16,
            5,
            "SRW HRO",
            16
        ],
        "tct_tbl_ee_limit": [
            24,
            5,
            "SRW HRO",
            16
        ]
    },
    "c_pct_cfg_ixe_rsp_fifo_limits": {
        "__offset": 8389928,
        "__size": 8,
        "__entries": 1,
        "clr_limit": [
            0,
            4,
            "SRW HRO",
            8
        ],
        "ee_limit": [
            4,
            5,
            "SRW HRO",
            16
        ],
        "cq_limit": [
            12,
            5,
            "SRW HRO",
            16
        ],
        "srb_dealloc_limit": [
            20,
            5,
            "SRW HRO",
            16
        ],
        "smt_cdt_ack_limit": [
            28,
            4,
            "SRW HRO",
            8
        ],
        "spt_cdt_ack_limit": [
            32,
            4,
            "SRW HRO",
            8
        ],
        "sct_cdt_ack_limit": [
            36,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_pct_cfg_src_cls_req_fifo_limit": {
        "__offset": 8389936,
        "__size": 8,
        "__entries": 1,
        "src_cls_req_limit": [
            0,
            4,
            "SRW HRO",
            8
        ]
    },
    "c_pct_cfg_tgt_clr_req_fifo_limit": {
        "__offset": 8389944,
        "__size": 8,
        "__entries": 1,
        "tgt_clr_req_limit": [
            0,
            6,
            "SRW HRO",
            32
        ],
        "mst_dealloc_fifo_limit": [
            8,
            4,
            "SRW HRO",
            8
        ]
    },
    "c1_pct_cfg_tgt_cls_rsp_fifo_limit": {
        "__offset": 8389952,
        "__size": 8,
        "__entries": 1,
        "tgt_cls_rsp_limit": [
            0,
            5,
            "SRW HRO",
            16
        ]
    },
    "c2_pct_cfg_tgt_cls_rsp_fifo_limit": {
        "__offset": 8389952,
        "__size": 8,
        "__entries": 1,
        "tgt_cls_rsp_limit": [
            0,
            4,
            "SRW HRO",
            8
        ]
    },
    "c1_pct_cfg_cls_req_gen_fifo_limit": {
        "__offset": 8389960,
        "__size": 8,
        "__entries": 1,
        "cls_req_gen_limit": [
            0,
            7,
            "SRW HRO",
            64
        ],
        "spt_cdt_ack_limit": [
            8,
            4,
            "SRW HRO",
            8
        ]
    },
    "c2_pct_cfg_cls_req_gen_fifo_limit": {
        "__offset": 8389960,
        "__size": 8,
        "__entries": 1,
        "cls_req_gen_limit": [
            0,
            7,
            "SRW HRO",
            64
        ],
        "cls_rsp_gen_limit": [
            8,
            7,
            "SRW HRO",
            64
        ],
        "nack_trs_rsp_gen_limit": [
            16,
            7,
            "SRW HRO",
            64
        ],
        "spt_cdt_ack_limit": [
            24,
            4,
            "SRW HRO",
            8
        ]
    },
    "c1_pct_cfg_trs_tc_ded_limit": {
        "__offset": 8390144,
        "__size": 8,
        "__entries": 8,
        "ded_limit": [
            0,
            12,
            "SRW HRO",
            64
        ]
    },
    "c2_pct_cfg_trs_tc_ded_limit": {
        "__offset": 8390144,
        "__size": 8,
        "__entries": 8,
        "ded_limit": [
            0,
            14,
            "SRW HRO",
            512
        ]
    },
    "c1_pct_cfg_trs_tc_max_limit": {
        "__offset": 8390208,
        "__size": 8,
        "__entries": 8,
        "max_limit": [
            0,
            12,
            "SRW HRO",
            1600
        ]
    },
    "c2_pct_cfg_trs_tc_max_limit": {
        "__offset": 8390208,
        "__size": 8,
        "__entries": 8,
        "max_limit": [
            0,
            14,
            "SRW HRO",
            6400
        ]
    },
    "c1_pct_cfg_trs_crdt_limits": {
        "__offset": 8390272,
        "__size": 8,
        "__entries": 1,
        "total_limit": [
            0,
            12,
            "SRW HRO",
            2048
        ],
        "shared_limit": [
            16,
            12,
            "SRW HRO",
            1536
        ]
    },
    "c2_pct_cfg_trs_crdt_limits": {
        "__offset": 8390272,
        "__size": 8,
        "__entries": 1,
        "total_limit": [
            0,
            14,
            "SRW HRO",
            8192
        ],
        "shared_limit": [
            16,
            14,
            "SRW HRO",
            4096
        ]
    },
    "c_pct_cfg_mst_tc_ded_limit": {
        "__offset": 8390288,
        "__size": 8,
        "__entries": 8,
        "ded_limit": [
            0,
            12,
            "SRW HRO",
            64
        ]
    },
    "c_pct_cfg_mst_tc_max_limit": {
        "__offset": 8390352,
        "__size": 8,
        "__entries": 8,
        "max_limit": [
            0,
            12,
            "SRW HRO",
            1600
        ]
    },
    "c_pct_cfg_mst_crdt_limits": {
        "__offset": 8390416,
        "__size": 8,
        "__entries": 1,
        "total_limit": [
            0,
            12,
            "SRW HRO",
            2048
        ],
        "shared_limit": [
            16,
            12,
            "SRW HRO",
            1536
        ]
    },
    "c_pct_cfg_tct_tc_ded_limit": {
        "__offset": 8390432,
        "__size": 8,
        "__entries": 8,
        "ded_limit": [
            0,
            14,
            "SRW HRO",
            256
        ]
    },
    "c_pct_cfg_tct_tc_max_limit": {
        "__offset": 8390496,
        "__size": 8,
        "__entries": 8,
        "max_limit": [
            0,
            14,
            "SRW HRO",
            6400
        ]
    },
    "c_pct_cfg_tct_crdt_limits": {
        "__offset": 8390560,
        "__size": 8,
        "__entries": 1,
        "total_limit": [
            0,
            14,
            "SRW HRO",
            8192
        ],
        "shared_limit": [
            16,
            14,
            "SRW HRO",
            6144
        ]
    },
    "c_pct_cfg_rsp_dscp_req_tc_map": {
        "__offset": 8390656,
        "__size": 8,
        "__entries": 4,
        "dscp0_tc": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "dscp1_tc": [
            4,
            3,
            "SRW HRO",
            0
        ],
        "dscp2_tc": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "dscp3_tc": [
            12,
            3,
            "SRW HRO",
            0
        ],
        "dscp4_tc": [
            16,
            3,
            "SRW HRO",
            0
        ],
        "dscp5_tc": [
            20,
            3,
            "SRW HRO",
            0
        ],
        "dscp6_tc": [
            24,
            3,
            "SRW HRO",
            0
        ],
        "dscp7_tc": [
            28,
            3,
            "SRW HRO",
            0
        ],
        "dscp8_tc": [
            32,
            3,
            "SRW HRO",
            0
        ],
        "dscp9_tc": [
            36,
            3,
            "SRW HRO",
            0
        ],
        "dscp10_tc": [
            40,
            3,
            "SRW HRO",
            0
        ],
        "dscp11_tc": [
            44,
            3,
            "SRW HRO",
            0
        ],
        "dscp12_tc": [
            48,
            3,
            "SRW HRO",
            0
        ],
        "dscp13_tc": [
            52,
            3,
            "SRW HRO",
            0
        ],
        "dscp14_tc": [
            56,
            3,
            "SRW HRO",
            0
        ],
        "dscp15_tc": [
            60,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_req_dscp_rsp_dscp_map": {
        "__offset": 8390688,
        "__size": 8,
        "__entries": 8,
        "rsp_dscp0": [
            0,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp1": [
            8,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp2": [
            16,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp3": [
            24,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp4": [
            32,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp5": [
            40,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp6": [
            48,
            6,
            "SRW HRO",
            0
        ],
        "rsp_dscp7": [
            56,
            6,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_req_tc_rsp_tc_map": {
        "__offset": 8390752,
        "__size": 8,
        "__entries": 1,
        "req_tc0": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "req_tc1": [
            4,
            3,
            "SRW HRO",
            0
        ],
        "req_tc2": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "req_tc3": [
            12,
            3,
            "SRW HRO",
            0
        ],
        "req_tc4": [
            16,
            3,
            "SRW HRO",
            0
        ],
        "req_tc5": [
            20,
            3,
            "SRW HRO",
            0
        ],
        "req_tc6": [
            24,
            3,
            "SRW HRO",
            0
        ],
        "req_tc7": [
            28,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_conn_load_setup": {
        "__offset": 8390760,
        "__size": 8,
        "__entries": 1,
        "scaled_fabric_rtt": [
            0,
            4,
            "SRW HRO",
            4
        ],
        "shared_free_snap_intrvl": [
            16,
            16,
            "SRW HRO",
            128
        ],
        "load_metric_adjust": [
            32,
            6,
            "SRW HRO",
            6
        ]
    },
    "c1_pct_cfg_sct_misc_setup": {
        "__offset": 8390768,
        "__size": 8,
        "__entries": 1,
        "vni_mask": [
            0,
            16,
            "SRW HRO",
            65535
        ],
        "clear_disable": [
            16,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_pct_cfg_sct_misc_setup": {
        "__offset": 8390768,
        "__size": 8,
        "__entries": 1,
        "vni_mask": [
            0,
            16,
            "SRW HRO",
            65535
        ]
    },
    "c_pct_cfg_sct_tag_dfa_mask": {
        "__offset": 8390776,
        "__size": 8,
        "__entries": 16,
        "dscp0_dfa_mask": [
            0,
            12,
            "SRW HRO",
            4095
        ],
        "dscp1_dfa_mask": [
            16,
            12,
            "SRW HRO",
            4095
        ],
        "dscp2_dfa_mask": [
            32,
            12,
            "SRW HRO",
            4095
        ],
        "dscp3_dfa_mask": [
            48,
            12,
            "SRW HRO",
            4095
        ]
    },
    "c_pct_cfg_sw_recycle_spt": {
        "__offset": 8390920,
        "__size": 8,
        "__entries": 1,
        "spt_idx": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "bc": [
            16,
            4,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_sw_recycle_sct": {
        "__offset": 8390928,
        "__size": 8,
        "__entries": 1,
        "sct_idx": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "bc": [
            16,
            4,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_sw_sim_src_rsp": {
        "__offset": 8390936,
        "__size": 8,
        "__entries": 1,
        "spt_sct_idx": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "return_code": [
            24,
            6,
            "SRW HRO",
            0
        ],
        "opcode": [
            32,
            4,
            "SRW HRO",
            0
        ],
        "rsp_not_gcomp": [
            40,
            1,
            "SRW HRO",
            0
        ],
        "loaded": [
            48,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sw_retry_src_cls_req": {
        "__offset": 8390944,
        "__size": 8,
        "__entries": 1,
        "sct_idx": [
            0,
            12,
            "SRW HRO",
            0
        ],
        "close_not_clear": [
            15,
            1,
            "SRW HRO",
            1
        ],
        "loaded": [
            16,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sw_sim_tgt_cls_req": {
        "__offset": 8390952,
        "__size": 8,
        "__entries": 1,
        "tct_idx": [
            0,
            13,
            "SRW HRO",
            0
        ],
        "loaded": [
            16,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_mem_setup": {
        "__offset": 8390960,
        "__size": 8,
        "__entries": 1,
        "cam_chk_intrvl": [
            0,
            32,
            "SRW HRO",
            1024
        ]
    },
    "c_pct_cfg_req_redo_ram": {
        "__offset": 8519680,
        "__size": 8,
        "__entries": 4096,
        "spt_idx": [
            0,
            11,
            "SRO HRW",
            0
        ],
        "smt_idx": [
            16,
            8,
            "SRO HRW",
            0
        ],
        "cell_idx": [
            24,
            10,
            "SRO HRW",
            0
        ],
        "mcu": [
            40,
            7,
            "SRO HRW",
            0
        ],
        "bc": [
            48,
            4,
            "SRO HRW",
            0
        ],
        "eom": [
            56,
            1,
            "SRO HRW",
            0
        ],
        "som": [
            57,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_pct_cfg_sct_ram0": {
        "__offset": 8552448,
        "__size": 8,
        "__entries": 4096,
        "clr_tail": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "req_pend_cnt": [
            16,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sct_ram1": {
        "__offset": 8585216,
        "__size": 8,
        "__entries": 4096,
        "put_comp_cnt": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "mcu": [
            16,
            7,
            "SRW HRW",
            0
        ],
        "pcp": [
            24,
            3,
            "SRW HRW",
            0
        ],
        "bc": [
            28,
            4,
            "SRW HRW",
            0
        ],
        "sw_recycle": [
            40,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sct_ram2": {
        "__offset": 8650752,
        "__size": 8,
        "__entries": 4096,
        "clr_head": [
            16,
            11,
            "SRW HRW",
            0
        ],
        "req_seqno": [
            32,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sct_ram3": {
        "__offset": 8716288,
        "__size": 8,
        "__entries": 4096,
        "close_try": [
            0,
            3,
            "SRW HRW",
            0
        ],
        "hw_clr_cls_dis": [
            3,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pct_cfg_sct_ram4": {
        "__offset": 8781824,
        "__size": 8,
        "__entries": 4096,
        "get_comp_cnt": [
            0,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_sct_cam": {
        "__offset": 8847360,
        "__size": 8,
        "__entries": 4096,
        "dfa": [
            0,
            32,
            "SRW HRW",
            0
        ],
        "vni": [
            32,
            16,
            "SRW HRW",
            0
        ],
        "mcu_group": [
            48,
            2,
            "SRW HRW",
            0
        ],
        "dscp": [
            52,
            6,
            "SRW HRW",
            0
        ],
        "vld": [
            60,
            1,
            "SRO HRW",
            0
        ]
    },
    "c_pct_cfg_smt_ram0": {
        "__offset": 8912896,
        "__size": 8,
        "__entries": 256,
        "sw_retry": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "return_code": [
            1,
            6,
            "SRW HRW",
            0
        ],
        "tgt_error": [
            7,
            1,
            "SRW HRW",
            0
        ],
        "req_comp_cnt": [
            8,
            11,
            "SRW HRW",
            0
        ],
        "mcu": [
            24,
            7,
            "SRW HRW",
            0
        ],
        "bc": [
            32,
            4,
            "SRW HRW",
            0
        ],
        "unrestricted": [
            40,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_smt_ram1": {
        "__offset": 8945664,
        "__size": 8,
        "__entries": 256,
        "last_req": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "req_pend_cnt": [
            1,
            11,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_spt_ram0": {
        "__offset": 9043968,
        "__size": 64,
        "__struct_size": 48,
        "__entries": 2048,
        "sw_recycle": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "hrp": [
            1,
            1,
            "SRW HRW",
            0
        ],
        "req_mp": [
            2,
            1,
            "SRW HRW",
            0
        ],
        "req_order": [
            3,
            1,
            "SRW HRW",
            0
        ],
        "eom": [
            4,
            1,
            "SRW HRW",
            0
        ],
        "event_send_disable": [
            8,
            1
        ],
        "event_success_disable": [
            9,
            1
        ],
        "event_ct_send": [
            10,
            1
        ],
        "event_ct_reply": [
            11,
            1
        ],
        "event_ct_ack": [
            12,
            1
        ],
        "event_ct_bytes": [
            13,
            1
        ],
        "lpe_gen_rndzvs_get": [
            14,
            1
        ],
        "mlength": [
            16,
            32,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            48,
            2,
            "SRW HRW",
            0
        ],
        "comp_data": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "comp_cq": [
            128,
            11,
            "SRW HRW",
            0
        ],
        "comp_ct": [
            144,
            11,
            "SRW HRW",
            0
        ],
        "comp_eq": [
            160,
            11,
            "SRW HRW",
            0
        ],
        "smt_idx": [
            192,
            8,
            "SRW HRW",
            0
        ],
        "get_addr": [
            256,
            57,
            "SRW HRW",
            0
        ],
        "get_with_local_flag": [
            319,
            1,
            "SRW HRW",
            0
        ],
        "get_atc": [
            320,
            10,
            "SRW HRW",
            0
        ],
        "get_vld": [
            332,
            1,
            "SRW HRW",
            0
        ],
        "pcp": [
            336,
            3,
            "SRW HRW",
            0
        ],
        "bc": [
            340,
            4,
            "SRW HRW",
            0
        ],
        "mcu": [
            344,
            7,
            "SRW HRW",
            0
        ],
        "timestamp": [
            352,
            20,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_spt_ram1": {
        "__offset": 9175040,
        "__size": 8,
        "__entries": 2048,
        "clr_nxt": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "sct_idx": [
            16,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_spt_ram2": {
        "__offset": 9207808,
        "__size": 8,
        "__entries": 2048,
        "srb_ptr": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "sct_seqno": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "return_code": [
            32,
            6,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_tct_ram": {
        "__offset": 9240576,
        "__size": 8,
        "__entries": 8192,
        "last_active_mst": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "last_active_mst_is_put": [
            14,
            1,
            "SRO HRW",
            0
        ],
        "last_active_mst_vld": [
            15,
            1,
            "SRO HRW",
            0
        ],
        "clr_seqno": [
            16,
            12,
            "SRW HRW",
            0
        ],
        "exp_seqno": [
            32,
            12,
            "SRW HRW",
            0
        ],
        "tc": [
            48,
            3,
            "SRW HRW",
            0
        ]
    },
    "c_pct_cfg_tct_cam": {
        "__offset": 9306112,
        "__size": 8,
        "__entries": 8192,
        "sfa_nid": [
            0,
            20,
            "SRW HRW",
            0
        ],
        "sct_idx": [
            24,
            12,
            "SRW HRW",
            0
        ],
        "vld": [
            60,
            1,
            "SRO HRW",
            0
        ]
    },
    "c1_pct_cfg_trs_ram0": {
        "__offset": 9371648,
        "__size": 8,
        "__entries": 2048,
        "mst_idx": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "put_not_get": [
            16,
            1,
            "SRO HRW",
            0
        ],
        "mst_idx_dealloc_vld": [
            24,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c2_pct_cfg_trs_ram0": {
        "__offset": 9371648,
        "__size": 8,
        "__entries": 8192,
        "mst_idx": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "put_not_get": [
            16,
            1,
            "SRO HRW",
            0
        ],
        "mst_idx_dealloc_vld": [
            24,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c1_pct_cfg_trs_ram1": {
        "__offset": 9437184,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 2048,
        "data_lower": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data_upper": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "famo_data_vld": [
            128,
            1,
            "SRW HRW",
            0
        ],
        "return_code": [
            136,
            6,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            144,
            2,
            "SRW HRW",
            0
        ],
        "rsp_len": [
            152,
            5,
            "SRW HRW",
            0
        ],
        "pend_rsp": [
            160,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c2_pct_cfg_trs_ram1": {
        "__offset": 9437184,
        "__size": 32,
        "__struct_size": 24,
        "__entries": 8192,
        "data_lower": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "data_upper": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "famo_data_vld": [
            128,
            1,
            "SRW HRW",
            0
        ],
        "return_code": [
            136,
            6,
            "SRW HRW",
            0
        ],
        "ptl_list": [
            144,
            2,
            "SRW HRW",
            0
        ],
        "rsp_len": [
            152,
            5,
            "SRW HRW",
            0
        ],
        "pend_rsp": [
            160,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c1_pct_cfg_trs_cam": {
        "__offset": 9502720,
        "__size": 8,
        "__entries": 2048,
        "req_seqno": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "tct_idx": [
            16,
            13,
            "SRW HRW",
            0
        ],
        "vld": [
            32,
            1,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c2_pct_cfg_trs_cam": {
        "__offset": 9961472,
        "__size": 8,
        "__entries": 8192,
        "req_seqno": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "tct_idx": [
            16,
            13,
            "SRW HRW",
            0
        ],
        "vld": [
            32,
            1,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true
    },
    "c1_pct_cfg_mst_cam": {
        "__offset": 9519104,
        "__size": 8,
        "__entries": 2048,
        "msg_id": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "multi_pkt": [
            16,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            24,
            20,
            "SRW HRW",
            0
        ],
        "vld": [
            44,
            1,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_mst_cam": {
        "__offset": 10027008,
        "__size": 8,
        "__entries": 2048,
        "msg_id": [
            0,
            11,
            "SRW HRW",
            0
        ],
        "multi_pkt": [
            16,
            1,
            "SRW HRW",
            0
        ],
        "sfa_nid": [
            24,
            20,
            "SRW HRW",
            0
        ],
        "vld": [
            44,
            1,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_spt_misc_info": {
        "__offset": 9535488,
        "__size": 8,
        "__entries": 2048,
        "start_epoch": [
            0,
            2,
            "SRW HRW",
            0
        ],
        "to_flag": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "req_try": [
            16,
            3,
            "SRW HRW",
            0
        ],
        "rsp_status": [
            24,
            2,
            "SRW HRW",
            0
        ],
        "sw_retry": [
            32,
            1,
            "SRW HRW",
            0
        ],
        "pkt_sent": [
            40,
            1,
            "SRW HRW",
            0
        ],
        "vld": [
            48,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_spt_misc_info": {
        "__offset": 10043392,
        "__size": 8,
        "__entries": 2048,
        "start_epoch": [
            0,
            2,
            "SRW HRW",
            0
        ],
        "to_flag": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "req_try": [
            16,
            3,
            "SRW HRW",
            0
        ],
        "rsp_status": [
            24,
            2,
            "SRW HRW",
            0
        ],
        "sw_retry": [
            32,
            1,
            "SRW HRW",
            0
        ],
        "pkt_sent": [
            40,
            1,
            "SRW HRW",
            0
        ],
        "vld": [
            48,
            1,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_sct_misc_info": {
        "__offset": 9568256,
        "__size": 8,
        "__entries": 4096,
        "req_redo_vld": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "deny_new_msg": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "at_msg_boundary": [
            16,
            1,
            "SRW HRW",
            0
        ],
        "clr_empty": [
            24,
            1,
            "SRW HRW",
            0
        ],
        "last_active_epoch": [
            32,
            2,
            "SRW HRW",
            0
        ],
        "sct_status": [
            40,
            3,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_sct_misc_info": {
        "__offset": 10059776,
        "__size": 8,
        "__entries": 4096,
        "req_redo_vld": [
            0,
            1,
            "SRW HRW",
            0
        ],
        "deny_new_msg": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "at_msg_boundary": [
            16,
            1,
            "SRW HRW",
            0
        ],
        "clr_empty": [
            24,
            1,
            "SRW HRW",
            0
        ],
        "last_active_epoch": [
            32,
            2,
            "SRW HRW",
            0
        ],
        "sct_status": [
            40,
            3,
            "SRW HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_tct_misc_info": {
        "__offset": 9633792,
        "__size": 8,
        "__entries": 8192,
        "last_active_epoch": [
            0,
            2,
            "SRW HRW",
            0
        ],
        "to_flag": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "vld": [
            16,
            1,
            "SRW HRW",
            0
        ]
    },
    "c2_pct_cfg_tct_misc_info": {
        "__offset": 10092544,
        "__size": 8,
        "__entries": 8192,
        "last_active_epoch": [
            0,
            2,
            "SRW HRW",
            0
        ],
        "to_flag": [
            8,
            1,
            "SRW HRW",
            0
        ],
        "closing": [
            12,
            1,
            "SRW HRW",
            0
        ],
        "vld": [
            16,
            1,
            "SRW HRW",
            0
        ]
    },
    "c1_pct_cfg_sct_invalidate": {
        "__offset": 9699328,
        "__size": 8,
        "__entries": 4096,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_sct_invalidate": {
        "__offset": 10289152,
        "__size": 8,
        "__entries": 4096,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_tct_invalidate": {
        "__offset": 9764864,
        "__size": 8,
        "__entries": 8192,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_tct_invalidate": {
        "__offset": 10158080,
        "__size": 8,
        "__entries": 8192,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_trs_invalidate": {
        "__offset": 9863168,
        "__size": 8,
        "__entries": 2048,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "c2_pct_cfg_trs_invalidate": {
        "__offset": 10223616,
        "__size": 8,
        "__entries": 8192,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true
    },
    "c1_pct_cfg_mst_invalidate": {
        "__offset": 9895936,
        "__size": 8,
        "__entries": 2048,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_mst_invalidate": {
        "__offset": 10321920,
        "__size": 8,
        "__entries": 2048,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c1_pct_cfg_srb_link_list": {
        "__offset": 9928704,
        "__size": 8,
        "__entries": 2048,
        "tail": [
            0,
            1,
            "SRO HRW",
            0
        ],
        "next_ptr": [
            8,
            11,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c2_pct_cfg_srb_link_list": {
        "__offset": 10354688,
        "__size": 8,
        "__entries": 2048,
        "tail": [
            0,
            1,
            "SRO HRW",
            0
        ],
        "next_ptr": [
            8,
            11,
            "SRO HRW",
            0
        ],
        "__common_csr_struct": true,
        "__common_csr_depth": true
    },
    "c_pct_cfg_srb_cell_data": {
        "__offset": 10485760,
        "__size": 128,
        "__struct_size": 72,
        "__entries": 8192,
        "byte_len": [
            0,
            14,
            "SRO HRW",
            0
        ],
        "fmt": [
            16,
            1,
            "SRO HRW",
            0
        ],
        "eopb": [
            17,
            1,
            "SRO HRW",
            0
        ],
        "eop": [
            18,
            1,
            "SRO HRW",
            0
        ],
        "sop": [
            19,
            1,
            "SRO HRW",
            0
        ],
        "word0": [
            64,
            64,
            "SRO HRW",
            0
        ],
        "word1": [
            128,
            64,
            "SRO HRW",
            0
        ],
        "word2": [
            192,
            64,
            "SRO HRW",
            0
        ],
        "word3": [
            256,
            64,
            "SRO HRW",
            0
        ],
        "word4": [
            320,
            64,
            "SRO HRW",
            0
        ],
        "word5": [
            384,
            64,
            "SRO HRW",
            0
        ],
        "word6": [
            448,
            64,
            "SRO HRW",
            0
        ],
        "word7": [
            512,
            64,
            "SRO HRW",
            0
        ]
    },
    "c_pct_cfg_net_hist": {
        "__offset": 11534336,
        "__size": 8,
        "__entries": 1,
        "clock_shift": [
            0,
            5,
            "SRW HRO",
            7
        ],
        "b_shift": [
            8,
            5,
            "SRW HRO",
            4
        ],
        "m_shift": [
            16,
            5,
            "SRW HRO",
            2
        ],
        "iml_shift": [
            24,
            5,
            "SRW HRO",
            3
        ],
        "il_shift": [
            32,
            5,
            "SRW HRO",
            20
        ]
    },
    "c_pct_sts_net_hist_hwm": {
        "__offset": 11534400,
        "__size": 8,
        "__entries": 2,
        "max_latency": [
            0,
            20,
            "SRO HRW",
            0
        ],
        "ts": [
            20,
            30,
            "SRO HRW",
            0
        ],
        "pktid": [
            50,
            11,
            "SRO HRW",
            0
        ]
    },
    "c_pct_cfg_host_hist": {
        "__offset": 11534464,
        "__size": 8,
        "__entries": 1,
        "clock_shift": [
            0,
            5,
            "SRW HRO",
            6
        ],
        "b_shift": [
            8,
            5,
            "SRW HRO",
            2
        ],
        "m_shift": [
            16,
            5,
            "SRW HRO",
            1
        ],
        "iml_shift": [
            24,
            5,
            "SRW HRO",
            3
        ],
        "il_shift": [
            32,
            5,
            "SRW HRO",
            20
        ]
    },
    "c_pct_sts_host_hist_hwm": {
        "__offset": 11534528,
        "__size": 8,
        "__entries": 2,
        "max_latency": [
            0,
            20,
            "SRO HRW",
            0
        ],
        "ts": [
            20,
            30,
            "SRO HRW",
            0
        ],
        "pktid": [
            50,
            11,
            "SRO HRW",
            0
        ]
    },
    "c_pct_prf_sct_status": {
        "__offset": 11534592,
        "__size": 8,
        "__entries": 1,
        "sct_in_use": [
            0,
            13,
            "SRW HRW",
            0
        ],
        "max_sct_in_use": [
            32,
            13,
            "SRW HRW",
            0
        ]
    },
    "c_pct_prf_tct_status": {
        "__offset": 11534600,
        "__size": 8,
        "__entries": 1,
        "tct_in_use": [
            0,
            14,
            "SRW HRW",
            0
        ],
        "max_tct_in_use": [
            32,
            14,
            "SRW HRW",
            0
        ]
    },
    "c_pct_prf_spt_status": {
        "__offset": 11534608,
        "__size": 8,
        "__entries": 1,
        "spt_in_use": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_spt_in_use": [
            32,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_pct_prf_smt_status": {
        "__offset": 11534616,
        "__size": 8,
        "__entries": 1,
        "smt_in_use": [
            0,
            9,
            "SRW HRW",
            0
        ],
        "max_smt_in_use": [
            32,
            9,
            "SRW HRW",
            0
        ]
    },
    "c1_pct_prf_trs_status": {
        "__offset": 11534624,
        "__size": 8,
        "__entries": 1,
        "trs_in_use": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_trs_in_use": [
            32,
            12,
            "SRW HRW",
            0
        ]
    },
    "c2_pct_prf_trs_status": {
        "__offset": 11534624,
        "__size": 8,
        "__entries": 1,
        "trs_in_use": [
            0,
            14,
            "SRO HRW",
            0
        ],
        "max_trs_in_use": [
            32,
            14,
            "SRW HRW",
            0
        ]
    },
    "c_pct_prf_srb_status": {
        "__offset": 11534632,
        "__size": 8,
        "__entries": 1,
        "srb_in_use": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_srb_in_use": [
            32,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_pct_prf_mst_status": {
        "__offset": 11534640,
        "__size": 8,
        "__entries": 1,
        "mst_in_use": [
            0,
            12,
            "SRW HRW",
            0
        ],
        "max_mst_in_use": [
            32,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_pi_cfg_crnc": {
        "__offset": 276824064,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_pi_sts_crnc": {
        "__offset": 276824072,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_pi_cfg_rt_offset": {
        "__offset": 276824096,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_pi_msc_shadow_action": {
        "__offset": 276824120,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_pi_msc_shadow": {
        "__offset": 276824128,
        "__size": 16,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_pi_dbg_cfg_lsa_sel_idx": {
        "__offset": 276824304,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_pi_err_elapsed_time": {
        "__offset": 276824320,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_pi_err_flg": {
        "__offset": 276824328,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "acxt_cor": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "acxt_ucor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "sriovt_cor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "sriovt_ucor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_desc_cor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_desc_ucor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_fifo_cor": [
            22,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_fifo_ucor": [
            26,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_fifo_cor": [
            30,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_fifo_ucor": [
            34,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_fifo_cor": [
            38,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_fifo_ucor": [
            42,
            4,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe0_hdr_cor": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe0_hdr_ucor": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe3_hdr_cor": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe3_hdr_ucor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe3_data_cor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pipe3_data_ucor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_unexpected_dv": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ac_en_error": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cfg_vf_en_error": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cfg_vf_num_error": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cfg_vf_bme_error": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cfg_bme_error": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cfg_amo_error": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "uc_attention": [
            62,
            2,
            "SRW1 HRW",
            0
        ]
    },
    "c_pi_err_first_flg": {
        "__offset": 276824336,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pi_err_first_flg_ts": {
        "__offset": 276824344,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pi_err_clr": {
        "__offset": 276824352,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pi_err_irqa_msk": {
        "__offset": 276824360,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_err_irqb_msk": {
        "__offset": 276824368,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_err_first_flg_msk": {
        "__offset": 276824376,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_err_info_msk": {
        "__offset": 276824384,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_err_info_mem": {
        "__offset": 276824448,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            13,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            26,
            5,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            11,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            13,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            58,
            5,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_pi_err_info_tarb": {
        "__offset": 276824464,
        "__size": 16,
        "__entries": 1,
        "msg_type": [
            0,
            4,
            "SRW HWO",
            0
        ],
        "acid": [
            4,
            10,
            "SRW HWO",
            0
        ],
        "msg_49_0": [
            14,
            50,
            "SRW HWO",
            0
        ],
        "msg_84_50": [
            64,
            35,
            "SRW HWO",
            0
        ],
        "source": [
            99,
            3,
            "SRW HWO",
            0
        ]
    },
    "c_pi_ext_err_flg": {
        "__offset": 276824584,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_abort_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_hdr_parity_error": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_data_parity_error": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_axi_wr_decerr": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_axi_wr_slverr": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_axi_rd_decerr": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_axi_rd_slverr": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_axi_rd_parity_error": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_msg_tlp_discard": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_unexpected_np_tlp": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_unexpected_tlp": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_pf_addr_error": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_vf_addr_error": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rom_wr_error": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_partial_discard": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_fifo_underrun": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_rdy_fifo_underrun": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_fifo_overrun": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_ca": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_ur": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_abort_error": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_hdr_parity_error": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_data_parity_error": [
            23,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_unexpected_tlp": [
            24,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_unexpected_msg": [
            25,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_vf_addr_error": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_vf_en_num_error": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_vf_en_error": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_inv_req_vf_error": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_inv_req_dev_id_error": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_prgr_vf_error": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_prgr_dev_id_error": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_fifo_underrun": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_rdy_fifo_underrun": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_abort_error": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_hdr_parity_error": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_data_parity_error": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_tag_error": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_unexpected_tlp_error": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_fifo_underrun": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_rdy_fifo_underrun": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_p_fifo_overrun": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_fifo_overrun": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ord_fifo_overrun": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_err_fifo_overrun": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_err_fifo_underrun": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pti_pri_cpl_to_fifo_underrun": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_axi_rd_decerr": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_axi_rd_slverr": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_axi_rd_parity_error": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "ahb_overwrite": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "ahb_resp_err": [
            52,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_pi_ext_err_first_flg": {
        "__offset": 276824592,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pi_ext_err_first_flg_ts": {
        "__offset": 276824600,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ext_err_clr": {
        "__offset": 276824608,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pi_ext_err_irqa_msk": {
        "__offset": 276824616,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ext_err_irqb_msk": {
        "__offset": 276824624,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ext_err_first_flg_msk": {
        "__offset": 276824632,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_ext_err_info_msk": {
        "__offset": 276824640,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_err_info_rtrgt": {
        "__offset": 276824656,
        "__size": 24,
        "__entries": 1,
        "addr": [
            0,
            64,
            "SRW HWO",
            0
        ],
        "tlp_type": [
            64,
            5,
            "SRW HWO",
            0
        ],
        "fmt": [
            69,
            2,
            "SRW HWO",
            0
        ],
        "tc": [
            71,
            3,
            "SRW HWO",
            0
        ],
        "attr": [
            74,
            3,
            "SRW HWO",
            0
        ],
        "td": [
            77,
            1,
            "SRW HWO",
            0
        ],
        "th": [
            78,
            1,
            "SRW HWO",
            0
        ],
        "poisoned": [
            79,
            1,
            "SRW HWO",
            0
        ],
        "reqid": [
            80,
            16,
            "SRW HWO",
            0
        ],
        "tag": [
            96,
            10,
            "SRW HWO",
            0
        ],
        "dw_len": [
            106,
            10,
            "SRW HWO",
            0
        ],
        "first_be": [
            116,
            4,
            "SRW HWO",
            0
        ],
        "last_be": [
            120,
            4,
            "SRW HWO",
            0
        ],
        "ats": [
            124,
            2,
            "SRW HWO",
            0
        ],
        "ph": [
            126,
            2,
            "SRW HWO",
            0
        ],
        "st": [
            128,
            8,
            "SRW HWO",
            0
        ],
        "vfunc_num": [
            136,
            6,
            "SRW HWO",
            0
        ],
        "vfunc_active": [
            142,
            1,
            "SRW HWO",
            0
        ],
        "nw": [
            143,
            1,
            "SRW HWO",
            0
        ],
        "ecrc_err": [
            144,
            1,
            "SRW HWO",
            0
        ],
        "dllp_abort": [
            145,
            1,
            "SRW HWO",
            0
        ],
        "tlp_abort": [
            146,
            1,
            "SRW HWO",
            0
        ],
        "tlp_prfx": [
            160,
            32,
            "SRW HWO",
            0
        ]
    },
    "c_pi_err_info_rbyp": {
        "__offset": 276824704,
        "__size": 24,
        "__entries": 1,
        "addr": [
            0,
            7,
            "SRW HWO",
            0
        ],
        "ats": [
            16,
            2,
            "SRW HWO",
            0
        ],
        "ph": [
            18,
            2,
            "SRW HWO",
            0
        ],
        "byte_cnt": [
            32,
            12,
            "SRW HWO",
            0
        ],
        "completer_id": [
            48,
            16,
            "SRW HWO",
            0
        ],
        "tlp_type": [
            64,
            5,
            "SRW HWO",
            0
        ],
        "fmt": [
            69,
            2,
            "SRW HWO",
            0
        ],
        "tc": [
            71,
            3,
            "SRW HWO",
            0
        ],
        "attr": [
            74,
            3,
            "SRW HWO",
            0
        ],
        "td": [
            77,
            1,
            "SRW HWO",
            0
        ],
        "th": [
            78,
            1,
            "SRW HWO",
            0
        ],
        "poisoned": [
            79,
            1,
            "SRW HWO",
            0
        ],
        "reqid": [
            80,
            16,
            "SRW HWO",
            0
        ],
        "tag": [
            96,
            10,
            "SRW HWO",
            0
        ],
        "dw_len": [
            106,
            10,
            "SRW HWO",
            0
        ],
        "cpl_status": [
            116,
            3,
            "SRW HWO",
            0
        ],
        "cpl_last": [
            119,
            1,
            "SRW HWO",
            0
        ],
        "bcm": [
            120,
            1,
            "SRW HWO",
            0
        ],
        "ecrc_err": [
            121,
            1,
            "SRW HWO",
            0
        ],
        "dllp_abort": [
            122,
            1,
            "SRW HWO",
            0
        ],
        "tlp_abort": [
            123,
            1,
            "SRW HWO",
            0
        ],
        "tlp_prfx": [
            128,
            32,
            "SRW HWO",
            0
        ]
    },
    "c_pi_err_info_dmac": {
        "__offset": 276824736,
        "__size": 8,
        "__entries": 1,
        "desc_addr": [
            0,
            10,
            "SRW HWO",
            0
        ]
    },
    "c_pi_dbg_pri_rbyp": {
        "__offset": 276828160,
        "__size": 88,
        "__entries": 1,
        "tlp_received": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "tlp_abort": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "dllp_abort": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "attr": [
            3,
            3,
            "SRO HWO",
            0
        ],
        "ats": [
            6,
            2,
            "SRO HWO",
            0
        ],
        "tlp_type": [
            8,
            5,
            "SRO HWO",
            0
        ],
        "fmt": [
            13,
            2,
            "SRO HWO",
            0
        ],
        "eot": [
            15,
            1,
            "SRO HWO",
            0
        ],
        "poisoned": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "ecrc_err": [
            17,
            1,
            "SRO HWO",
            0
        ],
        "cpl_last": [
            18,
            1,
            "SRO HWO",
            0
        ],
        "cpl_status": [
            19,
            3,
            "SRO HWO",
            0
        ],
        "tag": [
            22,
            10,
            "SRO HWO",
            0
        ],
        "byte_cnt": [
            32,
            12,
            "SRO HWO",
            0
        ],
        "bcm": [
            44,
            1,
            "SRO HWO",
            0
        ],
        "td": [
            45,
            1,
            "SRO HWO",
            0
        ],
        "ph": [
            46,
            2,
            "SRO HWO",
            0
        ],
        "dw_len": [
            48,
            10,
            "SRO HWO",
            0
        ],
        "th": [
            58,
            1,
            "SRO HWO",
            0
        ],
        "reqid": [
            64,
            16,
            "SRO HWO",
            0
        ],
        "cmpltr_id": [
            80,
            16,
            "SRO HWO",
            0
        ],
        "st": [
            96,
            8,
            "SRO HWO",
            0
        ],
        "addr": [
            104,
            7,
            "SRO HWO",
            0
        ],
        "data_qw0": [
            128,
            64,
            "SRO HWO",
            0
        ],
        "data_qw1": [
            192,
            64,
            "SRO HWO",
            0
        ],
        "data_qw2": [
            256,
            64,
            "SRO HWO",
            0
        ],
        "data_qw3": [
            320,
            64,
            "SRO HWO",
            0
        ],
        "data_qw4": [
            384,
            64,
            "SRO HWO",
            0
        ],
        "data_qw5": [
            448,
            64,
            "SRO HWO",
            0
        ],
        "data_qw6": [
            512,
            64,
            "SRO HWO",
            0
        ],
        "data_qw7": [
            576,
            64,
            "SRO HWO",
            0
        ],
        "tlp_prfx": [
            640,
            36,
            "SRO HWO",
            0
        ]
    },
    "c_pi_cfg_pri_sriov": {
        "__offset": 276828416,
        "__size": 8,
        "__entries": 1,
        "vf_offset": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "vf_stride": [
            16,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_pi_cfg_pri": {
        "__offset": 276828432,
        "__size": 8,
        "__entries": 1,
        "mb_xlat_discard_on_rtrgt_hdr_par_err": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "mb_xlat_discard_on_rtrgt_data_par_err": [
            1,
            1,
            "SRW HRO",
            1
        ],
        "rarb_xlat_discard_on_rtrgt_hdr_par_err": [
            2,
            1,
            "SRW HRO",
            1
        ],
        "rarb_xlat_discard_on_rtrgt_data_par_err": [
            3,
            1,
            "SRW HRO",
            1
        ],
        "rarb_xlat_discard_on_rbyp_hdr_par_err": [
            4,
            1,
            "SRW HRO",
            1
        ],
        "rarb_xlat_discard_on_rbyp_data_par_err": [
            5,
            1,
            "SRW HRO",
            1
        ]
    },
    "c_pi_cfg_dmac_cpl_addr": {
        "__offset": 276832256,
        "__size": 8,
        "__entries": 1,
        "address": [
            3,
            61,
            "SRW HRO",
            0
        ]
    },
    "c_pi_cfg_dmac": {
        "__offset": 276832264,
        "__size": 8,
        "__entries": 1,
        "desc_index": [
            0,
            10,
            "SRW HRO",
            0
        ],
        "enable": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "start": [
            13,
            1,
            "SRW HRW",
            0
        ],
        "done": [
            14,
            1,
            "SRO HWO",
            0
        ],
        "cpl_event_enable": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "status": [
            16,
            2,
            "SRO HWO",
            0
        ],
        "irq_on_done": [
            18,
            1,
            "SRW HRO",
            0
        ],
        "irq_on_error": [
            19,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_cfg_sriovt": {
        "__offset": 276889600,
        "__size": 8,
        "__entries": 6144,
        "vf_num": [
            0,
            6,
            "SRW HRO",
            0
        ],
        "vf_en": [
            6,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_cfg_acxt": {
        "__offset": 276955136,
        "__size": 8,
        "__entries": 1024,
        "ac_en": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "vf_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "vf_num": [
            2,
            6,
            "SRW HRO",
            0
        ],
        "steering_tag": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "ph_en": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "phints": [
            17,
            2,
            "SRW HRO",
            0
        ],
        "no_snoop": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mem_rd_ro": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "flush_req_ro": [
            21,
            1,
            "SRW HRO",
            0
        ],
        "translation_req_ro": [
            22,
            1,
            "SRW HRO",
            0
        ],
        "fetching_amo_ro": [
            23,
            1,
            "SRW HRO",
            0
        ],
        "ido": [
            24,
            1,
            "SRW HRO",
            0
        ],
        "at1": [
            25,
            1,
            "SRW HRO",
            0
        ],
        "pasid_en": [
            26,
            1,
            "SRW HRO",
            0
        ],
        "pasid": [
            27,
            20,
            "SRW HRO",
            0
        ],
        "pasid_rsvd": [
            47,
            2,
            "SRW HRO",
            0
        ],
        "pasid_er": [
            49,
            1,
            "SRW HRO",
            0
        ],
        "pasid_pmr": [
            50,
            1,
            "SRW HRO",
            0
        ],
        "reserved": [
            51,
            13,
            "SRW HRO",
            0
        ]
    },
    "c_pi_cfg_dmac_desc": {
        "__offset": 277020672,
        "__size": 16,
        "__entries": 1024,
        "reserved0": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "dst_addr": [
            3,
            61,
            "SRW HRO",
            0
        ],
        "reserved1": [
            64,
            3,
            "SRW HRO",
            0
        ],
        "src_addr": [
            67,
            27,
            "SRW HRO",
            0
        ],
        "reserved2": [
            94,
            2,
            "SRW HRO",
            0
        ],
        "length": [
            96,
            20,
            "SRW HRO",
            0
        ],
        "cont": [
            116,
            1,
            "SRW HRO",
            0
        ],
        "reserved3": [
            117,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_cfg_crnc": {
        "__offset": 285212672,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_sts_crnc": {
        "__offset": 285212680,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_cfg_rt_offset": {
        "__offset": 285212704,
        "__size": 8,
        "__entries": 1,
        "seconds": [
            0,
            48,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_msc_shadow_action": {
        "__offset": 285212728,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_pi_ipd_msc_shadow": {
        "__offset": 285212736,
        "__size": 40,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_dbg_cfg_ip_lsa_sel_idx": {
        "__offset": 285212912,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "c_pi_ipd_err_elapsed_time": {
        "__offset": 285212928,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_err_flg": {
        "__offset": 285212936,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "event_cnt_ovf": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_cor": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "event_ram_ucor": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_table_cor": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_table_ucor": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_pba_cor": [
            21,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_pba_ucor": [
            22,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_p_fifo_cor": [
            23,
            4,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_p_fifo_ucor": [
            27,
            4,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_fifo_cor": [
            31,
            3,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_fifo_ucor": [
            34,
            3,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_tbuf_cor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_tbuf_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cpl_to_fifo_cor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cpl_to_fifo_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_fifo_cor": [
            41,
            4,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_fifo_ucor": [
            45,
            4,
            "SRW1 HRW",
            0
        ],
        "pti_msixc_fifo_cor": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_msixc_fifo_ucor": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "msixc_pti_fifo_cor": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "msixc_pti_fifo_ucor": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_p_fifo_cor": [
            53,
            4,
            "SRW1 HRW",
            0
        ],
        "dmac_p_fifo_ucor": [
            57,
            4,
            "SRW1 HRW",
            0
        ]
    },
    "c_pi_ipd_err_first_flg": {
        "__offset": 285212944,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pi_ipd_err_first_flg_ts": {
        "__offset": 285212952,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_err_clr": {
        "__offset": 285212960,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pi_ipd_err_irqa_msk": {
        "__offset": 285212968,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ipd_err_irqb_msk": {
        "__offset": 285212976,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ipd_err_first_flg_msk": {
        "__offset": 285212984,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_ipd_err_info_msk": {
        "__offset": 285212992,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_ipd_err_info_mem": {
        "__offset": 285213056,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            10,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            12,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            26,
            5,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            10,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            12,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            58,
            5,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_pi_ipd_ext_err_flg": {
        "__offset": 285213192,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_app_parity_errs": [
            1,
            3,
            "SRW1 HRW",
            0
        ],
        "ip_radm_qoverflow": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_radm_msg_unlock": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_radm_pm_turnoff": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_wake": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_uncor_internal_err_sts": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_corrected_internal_err_sts": [
            9,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_rcvr_overflow_err_sts": [
            10,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_fc_protocol_err_sts": [
            11,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_mlf_tlp_err_sts": [
            12,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_surprise_down_er_sts": [
            13,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_dl_protocol_err_sts": [
            14,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_ecrc_err_sts": [
            15,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_replay_number_rollover_err_sts": [
            16,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_replay_timer_timeout_err_sts": [
            17,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_bad_dllp_err_sts": [
            18,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_bad_tlp_err_sts": [
            19,
            1,
            "SRW1 HRW",
            0
        ],
        "ip_cfg_rcvr_err_sts": [
            20,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_xali_ph_crd_warn": [
            26,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_xali_pd_crd_warn": [
            27,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_xali_nph_crd_warn": [
            28,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_xali_npd_crd_warn": [
            29,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ten_bit_tag_msb_error": [
            30,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_p_fifo_underrun": [
            31,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_np_fifo_underrun": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ord_fifo_underrun": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cpl_to_fifo_overrun": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_cpl_to_fifo_underrun": [
            35,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_pti_pri_cpl_to_fifo_overrun": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ord_np_cnt_overrun": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_tarb_xlat_ord_np_cnt_underrun": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rtrgt_hdr_parity_error": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rtrgt_data_parity_error": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rtrgt_abort": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rbyp_hdr_parity_error": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rbyp_data_parity_error": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rbyp_abort": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_fifo_overrun": [
            45,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rtrgt_rdy_fifo_overrun": [
            46,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_fifo_overrun": [
            47,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_rarb_xlat_rbyp_rdy_fifo_overrun": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_fifo_overrun": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_rtrgt_rdy_fifo_overrun": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "pri_mb_xlat_comp_fifo_underrun": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "msixc_pti_fifo_overrun": [
            52,
            1,
            "SRW1 HRW",
            0
        ],
        "msixc_pti_fifo_underrun": [
            53,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_msixc_fifo_overrun": [
            54,
            1,
            "SRW1 HRW",
            0
        ],
        "pti_msixc_fifo_underrun": [
            55,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_disabled_error": [
            56,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_hg_vf_size_error": [
            57,
            1,
            "SRW1 HRW",
            0
        ],
        "msix_pti_idx_error": [
            58,
            1,
            "SRW1 HRW",
            0
        ],
        "dmac_bme_error": [
            59,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_pi_ipd_ext_err_first_flg": {
        "__offset": 285213200,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_pi_ipd_ext_err_first_flg_ts": {
        "__offset": 285213208,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_ext_err_clr": {
        "__offset": 285213216,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_pi_ipd_ext_err_irqa_msk": {
        "__offset": 285213224,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ipd_ext_err_irqb_msk": {
        "__offset": 285213232,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ipd_ext_err_first_flg_msk": {
        "__offset": 285213240,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_ipd_ext_err_info_msk": {
        "__offset": 285213248,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_pi_ipd_cfg_pti": {
        "__offset": 285216768,
        "__size": 8,
        "__entries": 1,
        "tbd_config": [
            0,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_dbg_cfg_ip": {
        "__offset": 285217024,
        "__size": 8,
        "__entries": 1,
        "app_sris_mode": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "phy_sris_enable": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "app_ltssm_enable": [
            2,
            1,
            "SRW HRO",
            1
        ],
        "app_clk_pm_en": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "app_clk_req_n": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "app_req_entr_l1": [
            5,
            1,
            "SRW HRO",
            0
        ],
        "app_req_exit_l1": [
            6,
            1,
            "SRW HRO",
            0
        ],
        "app_ready_entr_l23": [
            7,
            1,
            "SRW HRO",
            1
        ],
        "app_req_retry_en": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "app_pf_req_retry_en": [
            9,
            1,
            "SRW HRO",
            0
        ],
        "app_ras_des_sd_hold_ltssm": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "app_ras_des_tba_ctrl": [
            11,
            2,
            "SRW HRW",
            0
        ],
        "apps_pm_xmt_pme": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "app_dbi_ro_wr_disable": [
            14,
            1,
            "SRW HRO",
            0
        ],
        "rx_lane_flip_en": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "tx_lane_flip_en": [
            16,
            1,
            "SRW HRO",
            0
        ],
        "diag_ctrl_bus": [
            17,
            3,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_dbg_cfg_ip_vf_retry_req": {
        "__offset": 285217040,
        "__size": 8,
        "__entries": 1,
        "app_vf_req_retry_en": [
            0,
            64,
            "SRW HRO",
            0
        ]
    },
    "c1_pi_ipd_dbg_sts_ip": {
        "__offset": 285217056,
        "__size": 8,
        "__entries": 1,
        "radm_idle": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "radm_q_not_empty": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "rdlh_link_up": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "smlh_link_up": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "smlh_ltssm_state": [
            4,
            6,
            "SRO HWO",
            0
        ],
        "smlh_ltssm_state_rcvry_eq": [
            10,
            1,
            "SRO HWO",
            0
        ],
        "mac_phy_rate": [
            11,
            2,
            "SRO HWO",
            0
        ],
        "mac_phy_pclk_rate": [
            13,
            4,
            "SRO HWO",
            0
        ],
        "mac_phy_width": [
            17,
            2,
            "SRO HWO",
            0
        ],
        "pm_status": [
            19,
            1,
            "SRO HWO",
            0
        ],
        "pm_master_state": [
            20,
            5,
            "SRO HWO",
            0
        ],
        "pm_slave_state": [
            25,
            5,
            "SRO HWO",
            0
        ],
        "pm_curnt_state": [
            30,
            3,
            "SRO HWO",
            0
        ],
        "pm_dstate": [
            33,
            3,
            "SRO HWO",
            0
        ],
        "pm_pme_en": [
            36,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l0s": [
            37,
            1,
            "SRO HWO",
            0
        ],
        "pm_l1_entry_started": [
            38,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l1": [
            39,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l2": [
            40,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_l2_exit": [
            41,
            1,
            "SRO HWO",
            0
        ],
        "pm_current_data_rate": [
            42,
            2,
            "SRO HWO",
            0
        ],
        "pm_xtlh_block_tlp": [
            44,
            1,
            "SRO HWO",
            0
        ],
        "aux_pm_en": [
            45,
            1,
            "SRO HWO",
            0
        ],
        "cdm_ras_des_tba_info_common": [
            46,
            7,
            "SRO HWO",
            0
        ]
    },
    "c2_pi_ipd_dbg_sts_ip": {
        "__offset": 285217056,
        "__size": 8,
        "__entries": 1,
        "radm_idle": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "radm_q_not_empty": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "rdlh_link_up": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "smlh_link_up": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "smlh_ltssm_state": [
            4,
            6,
            "SRO HWO",
            0
        ],
        "smlh_ltssm_state_rcvry_eq": [
            10,
            1,
            "SRO HWO",
            0
        ],
        "mac_phy_rate": [
            11,
            3,
            "SRO HWO",
            0
        ],
        "mac_phy_pclk_rate": [
            14,
            4,
            "SRO HWO",
            0
        ],
        "mac_phy_width": [
            18,
            2,
            "SRO HWO",
            0
        ],
        "pm_status": [
            20,
            1,
            "SRO HWO",
            0
        ],
        "pm_master_state": [
            21,
            5,
            "SRO HWO",
            0
        ],
        "pm_slave_state": [
            26,
            5,
            "SRO HWO",
            0
        ],
        "pm_curnt_state": [
            31,
            3,
            "SRO HWO",
            0
        ],
        "pm_dstate": [
            34,
            3,
            "SRO HWO",
            0
        ],
        "pm_pme_en": [
            37,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l0s": [
            38,
            1,
            "SRO HWO",
            0
        ],
        "pm_l1_entry_started": [
            39,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l1": [
            40,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_in_l2": [
            41,
            1,
            "SRO HWO",
            0
        ],
        "pm_linkst_l2_exit": [
            42,
            1,
            "SRO HWO",
            0
        ],
        "pm_current_data_rate": [
            43,
            3,
            "SRO HWO",
            0
        ],
        "pm_xtlh_block_tlp": [
            46,
            1,
            "SRO HWO",
            0
        ],
        "aux_pm_en": [
            47,
            1,
            "SRO HWO",
            0
        ],
        "cdm_ras_des_tba_info_common": [
            48,
            7,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_dbg_sts_ip_cxpl": {
        "__offset": 285217072,
        "__size": 16,
        "__entries": 1,
        "cxpl_debug_info": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "cxpl_debug_info_ei": [
            64,
            16,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_dbg_sts_ip_diag": {
        "__offset": 285220864,
        "__size": 8,
        "__entries": 43,
        "status": [
            0,
            64,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_dbg_pti_xali": {
        "__offset": 285224960,
        "__size": 88,
        "__entries": 1,
        "data_qw0": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "data_qw1": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "data_qw2": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "data_qw3": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "data_qw4": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "data_qw5": [
            320,
            64,
            "SRW HRO",
            0
        ],
        "data_qw6": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "data_qw7": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "addr": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "prefix": [
            576,
            32,
            "SRW HRO",
            0
        ],
        "steering_tag": [
            608,
            8,
            "SRW HRO",
            0
        ],
        "send": [
            640,
            1,
            "SRW HRW",
            0
        ],
        "non_posted": [
            641,
            1,
            "SRW HRO",
            0
        ],
        "nw": [
            642,
            1,
            "SRW HRO",
            0
        ],
        "attr": [
            643,
            3,
            "SRW HRO",
            0
        ],
        "ats": [
            646,
            2,
            "SRW HRO",
            0
        ],
        "tlp_type": [
            648,
            5,
            "SRW HRO",
            0
        ],
        "fmt": [
            653,
            2,
            "SRW HRO",
            0
        ],
        "vfunc_active": [
            655,
            1,
            "SRW HRO",
            0
        ],
        "vfunc_num": [
            656,
            6,
            "SRW HRO",
            0
        ],
        "ph": [
            662,
            2,
            "SRW HRO",
            0
        ],
        "byte_en": [
            664,
            8,
            "SRW HRO",
            0
        ],
        "byte_len": [
            672,
            13,
            "SRW HRO",
            0
        ],
        "th": [
            685,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_dbg_dbi": {
        "__offset": 285225216,
        "__size": 16,
        "__entries": 1,
        "din": [
            0,
            32,
            "SRW HRO",
            0
        ],
        "addr": [
            32,
            32,
            "SRW HRO",
            0
        ],
        "cs": [
            64,
            1,
            "SRW HRW",
            0
        ],
        "cs2": [
            65,
            1,
            "SRW HRO",
            0
        ],
        "wr": [
            66,
            4,
            "SRW HRO",
            0
        ],
        "vfunc_active": [
            70,
            1,
            "SRW HRO",
            0
        ],
        "vfunc_num": [
            71,
            6,
            "SRW HRO",
            0
        ],
        "rom_access": [
            77,
            1,
            "SRW HRO",
            0
        ],
        "io_access": [
            78,
            1,
            "SRW HRO",
            0
        ],
        "bar_num": [
            79,
            3,
            "SRW HRO",
            0
        ],
        "done": [
            82,
            1,
            "SRO HWO",
            0
        ],
        "ignore_aux_clk_active": [
            83,
            1,
            "SRW HRO",
            0
        ],
        "dout": [
            96,
            32,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_cfg_msixc": {
        "__offset": 285229056,
        "__size": 8,
        "__entries": 1,
        "legacy_irq_enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "legacy_irq_mask": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "legacy_irq_asserted": [
            2,
            1,
            "SRW1C HRW",
            0
        ],
        "vf_pf_irq_enable": [
            8,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_cfg_vf_pf_irq_mask": {
        "__offset": 285229072,
        "__size": 8,
        "__entries": 1,
        "mask": [
            0,
            64,
            "SRW HRO",
            18446744073709551615
        ]
    },
    "c_pi_ipd_sts_vf_pf_irq": {
        "__offset": 285229080,
        "__size": 8,
        "__entries": 1,
        "irq": [
            0,
            64,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_cfg_vf_pf_irq_clr": {
        "__offset": 285229088,
        "__size": 8,
        "__entries": 1,
        "clr": [
            0,
            64,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_cfg_pf_vf_irq": {
        "__offset": 285229096,
        "__size": 8,
        "__entries": 1,
        "irq": [
            0,
            64,
            "SRW1 HRW",
            0
        ]
    },
    "c_pi_ipd_cfg_event_cnts": {
        "__offset": 285233152,
        "__size": 8,
        "__entries": 1,
        "enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "init": [
            1,
            1,
            "SWO HRO",
            0
        ],
        "init_done": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "warm_rst_disable": [
            3,
            1,
            "SWO HRO",
            0
        ],
        "ovf_cnt": [
            4,
            16,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_sts_event_cnts": {
        "__offset": 285237248,
        "__size": 8,
        "__entries": 128,
        "cnt": [
            0,
            56,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_dbg_cfg_lsa_trig_cmn": {
        "__offset": 285241344,
        "__size": 8,
        "__entries": 1,
        "cap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "trig_reset": [
            8,
            1,
            "SRW HRO",
            1
        ]
    },
    "c1_pi_ipd_dbg_cfg_lsa_trig": {
        "__offset": 285241856,
        "__size": 88,
        "__entries": 2,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_pi_ipd_dbg_cfg_lsa_trig": {
        "__offset": 285241856,
        "__size": 88,
        "__entries": 2,
        "trig_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mode": [
            8,
            3,
            "SRW HRO",
            0
        ],
        "cmp_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cmp_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cmp_en_qw0": [
            384,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw1": [
            448,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw2": [
            512,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw3": [
            576,
            64,
            "SRW HRO",
            0
        ],
        "cmp_en_qw4": [
            640,
            24,
            "SRW HRO",
            0
        ]
    },
    "c1_pi_ipd_dbg_cfg_lsa_cap": {
        "__offset": 285242368,
        "__size": 8,
        "__entries": 1,
        "cap_reset": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "stop_clock_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "retrig_en": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "cap_mode": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "multi_trig_mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "t0_bcast_send_en": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_send_en": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "t0_bcast_rcv_en": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_rcv_en": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel_en": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt0": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt1": [
            48,
            16,
            "SRW HRO",
            0
        ]
    },
    "c2_pi_ipd_dbg_cfg_lsa_cap": {
        "__offset": 285242368,
        "__size": 48,
        "__entries": 1,
        "cap_reset": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "stop_clock_en": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "retrig_en": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_en": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "cap_mode": [
            4,
            4,
            "SRW HRO",
            0
        ],
        "multi_trig_mode": [
            8,
            2,
            "SRW HRO",
            0
        ],
        "t0_bcast_send_en": [
            10,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_send_en": [
            11,
            1,
            "SRW HRO",
            0
        ],
        "t0_bcast_rcv_en": [
            12,
            1,
            "SRW HRO",
            0
        ],
        "t1_bcast_rcv_en": [
            13,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel_en": [
            15,
            1,
            "SRW HRO",
            0
        ],
        "cap_dbus_sel": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt0": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "wait_cnt1": [
            48,
            16,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw0": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw1": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw2": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw3": [
            256,
            64,
            "SRW HRO",
            0
        ],
        "cap_bus_chng_mask_qw4": [
            320,
            24,
            "SRW HRO",
            0
        ],
        "cap_cnt": [
            344,
            9,
            "SRW HRO",
            0
        ],
        "cap_cnt_en": [
            353,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_dbg_sts_lsa_cap": {
        "__offset": 285242880,
        "__size": 8,
        "__entries": 1,
        "trig0_detected": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "trig1_detected": [
            1,
            1,
            "SRO HWO",
            0
        ],
        "trig01_detected": [
            2,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter0_done": [
            3,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter1_done": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "next_write_ptr": [
            8,
            9,
            "SRO HWO",
            0
        ],
        "write_ptr_wrap": [
            17,
            1,
            "SRO HWO",
            0
        ],
        "ram_full": [
            18,
            1,
            "SRO HWO",
            0
        ],
        "wait_counter0": [
            32,
            16,
            "SRO HWO",
            0
        ],
        "wait_counter1": [
            48,
            16,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_dbg_cfg_lsa_snap": {
        "__offset": 285243392,
        "__size": 8,
        "__entries": 1,
        "snap_dbus_sel": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "snap_req": [
            8,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_pi_ipd_dbg_sts_lsa_snap_data": {
        "__offset": 285243904,
        "__size": 40,
        "__entries": 1,
        "qw0": [
            0,
            64,
            "SRO HWO",
            0
        ],
        "qw1": [
            64,
            64,
            "SRO HWO",
            0
        ],
        "qw2": [
            128,
            64,
            "SRO HWO",
            0
        ],
        "qw3": [
            192,
            64,
            "SRO HWO",
            0
        ],
        "qw4": [
            256,
            24,
            "SRO HWO",
            0
        ]
    },
    "c_pi_ipd_dbg_sts_lsa_cap_data": {
        "__offset": 285245440,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 512,
        "qw0": [
            0,
            64,
            "SRW",
            0
        ],
        "qw1": [
            64,
            64,
            "SRW",
            0
        ],
        "qw2": [
            128,
            64,
            "SRW",
            0
        ],
        "qw3": [
            192,
            64,
            "SRW",
            0
        ],
        "qw4": [
            256,
            24,
            "SRW",
            0
        ],
        "cap_bus_id": [
            280,
            8,
            "SRW",
            0
        ],
        "timestamp": [
            288,
            30,
            "SRW",
            0
        ],
        "reserved": [
            318,
            2,
            "SRW",
            0
        ]
    },
    "c_pi_ipd_cfg_msix_table": {
        "__offset": 285278208,
        "__size": 16,
        "__entries": 4096,
        "msg_addr": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "msg_data": [
            64,
            32,
            "SRW HRW",
            0
        ],
        "vector_ctl_mask": [
            96,
            1,
            "SRW HRW",
            1
        ],
        "vector_ctl_rsvd": [
            97,
            31,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_cfg_msix_pba": {
        "__offset": 285343744,
        "__size": 8,
        "__entries": 128,
        "pending": [
            0,
            64,
            "SRW1C HRW",
            0
        ]
    },
    "c_pi_ipd_cfg_vf_msix_table": {
        "__offset": 289406976,
        "__size": 16,
        "__entries": 131072,
        "msg_addr": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "msg_data": [
            64,
            32,
            "SRW HRW",
            0
        ],
        "vector_ctl_mask": [
            96,
            1,
            "SRW HRW",
            1
        ],
        "vector_ctl_rsvd": [
            97,
            31,
            "SRW HRW",
            0
        ]
    },
    "c_pi_ipd_cfg_vf_msix_pba": {
        "__offset": 291504128,
        "__size": 8,
        "__entries": 2048,
        "pending": [
            0,
            64,
            "SRO HRW",
            0
        ]
    },
    "c_rmu_cfg_crnc": {
        "__offset": 33554432,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "c_rmu_sts_crnc": {
        "__offset": 33554440,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "c_rmu_msc_shadow_action": {
        "__offset": 33554488,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_rmu_msc_shadow": {
        "__offset": 33554496,
        "__size": 32,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            1,
            "SRW HRW",
            0
        ]
    },
    "c_rmu_dbg_cfg_lsa_sel_idx": {
        "__offset": 33554672,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            3,
            "SRW HRO",
            7
        ]
    },
    "c_rmu_err_elapsed_time": {
        "__offset": 33554688,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "c_rmu_err_flg": {
        "__offset": 33554696,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_sync_error": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_sbe": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_ecc_mbe": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_ring_cmd_unknown": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_unknown": [
            5,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_csr_cmd_incomplete": [
            6,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_sbe": [
            7,
            1,
            "SRW1 HRW",
            0
        ],
        "crnc_buf_ecc_mbe": [
            8,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_idx_mem_cor": [
            32,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_set_ctrl_mem_cor": [
            33,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_idx_indir_mem_cor": [
            34,
            1,
            "SRW1 HRW",
            0
        ],
        "vni_list_mem_ucor": [
            36,
            1,
            "SRW1 HRW",
            0
        ],
        "vni_list_vld_mem_ucor": [
            37,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_list_mem_ucor": [
            38,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_list_vld_mem_ucor": [
            39,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_idx_mem_ucor": [
            40,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_set_list_mem_ucor": [
            41,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_set_list_vld_mem_ucor": [
            42,
            1,
            "SRW1 HRW",
            0
        ],
        "ptlte_set_ctrl_mem_ucor": [
            43,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_idx_indir_mem_ucor": [
            44,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_invld_dfa": [
            48,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_invld_vni": [
            49,
            1,
            "SRW1 HRW",
            0
        ],
        "ptl_no_ptlte": [
            50,
            1,
            "SRW1 HRW",
            0
        ],
        "enet_frame_rejected": [
            51,
            1,
            "SRW1 HRW",
            0
        ],
        "enet_ptlte_set_ctrl_err": [
            52,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c_rmu_err_first_flg": {
        "__offset": 33554704,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c_rmu_err_first_flg_ts": {
        "__offset": 33554712,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c_rmu_err_clr": {
        "__offset": 33554720,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c_rmu_err_irqa_msk": {
        "__offset": 33554728,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_rmu_err_irqb_msk": {
        "__offset": 33554736,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c_rmu_err_first_flg_msk": {
        "__offset": 33554744,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_rmu_err_info_msk": {
        "__offset": 33554752,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c_rmu_err_info_mem": {
        "__offset": 33554816,
        "__size": 8,
        "__entries": 1,
        "cor_syndrome": [
            0,
            12,
            "SRW HWO",
            0
        ],
        "cor_address": [
            12,
            13,
            "SRW HWO",
            0
        ],
        "cor_mem_id": [
            26,
            4,
            "SRW HWO",
            0
        ],
        "cor_csr_detected": [
            31,
            1,
            "SRW HWO",
            0
        ],
        "ucor_syndrome": [
            32,
            12,
            "SRW HWO",
            0
        ],
        "ucor_address": [
            44,
            13,
            "SRW HWO",
            0
        ],
        "ucor_mem_id": [
            58,
            4,
            "SRW HWO",
            0
        ],
        "ucor_csr_detected": [
            63,
            1,
            "SRW HWO",
            0
        ]
    },
    "c_rmu_err_info_ptl_invld_dfa": {
        "__offset": 33554824,
        "__size": 8,
        "__entries": 1,
        "dfa": [
            0,
            32,
            "SRW HWO",
            0
        ],
        "sfa": [
            32,
            32,
            "SRW HWO",
            0
        ]
    },
    "c_rmu_err_info_ptl_invld_vni": {
        "__offset": 33554832,
        "__size": 8,
        "__entries": 1,
        "vni": [
            0,
            16,
            "SRW HWO",
            0
        ],
        "sfa": [
            32,
            32,
            "SRW HWO",
            0
        ]
    },
    "c_rmu_err_info_ptl_no_ptlte": {
        "__offset": 33554840,
        "__size": 8,
        "__entries": 1,
        "index_ext": [
            0,
            5,
            "SRW HWO",
            0
        ],
        "multicast_id": [
            5,
            13,
            "SRW HWO",
            0
        ],
        "is_multicast": [
            20,
            1,
            "SRW HWO",
            0
        ],
        "vni_list_idx": [
            24,
            8,
            "SRW HWO",
            0
        ],
        "sfa": [
            32,
            32,
            "SRW HWO",
            0
        ],
        "endpoint_defined": [
            5,
            12
        ]
    },
    "c_rmu_err_info_enet_no_ptlte_set": {
        "__offset": 33554880,
        "__size": 40,
        "__entries": 1,
        "dipv6_lower": [
            0,
            64,
            "SRW HWO",
            0
        ],
        "dipv6_upper": [
            64,
            64,
            "SRW HWO",
            0
        ],
        "sipv6_lower": [
            128,
            64,
            "SRW HWO",
            0
        ],
        "sipv6_upper": [
            192,
            64,
            "SRW HWO",
            0
        ],
        "smac": [
            256,
            48,
            "SRW HWO",
            0
        ],
        "tc": [
            304,
            3,
            "SRW HWO",
            0
        ],
        "lossless": [
            308,
            1,
            "SRW HWO",
            0
        ],
        "frame_type": [
            312,
            2,
            "SRW HWO",
            0
        ],
        "ip_v4_present": [
            314,
            1,
            "SRW HWO",
            0
        ],
        "ip_v6_present": [
            315,
            1,
            "SRW HWO",
            0
        ],
        "dmac": [
            0,
            48
        ],
        "vid": [
            48,
            12
        ],
        "dei": [
            60,
            1
        ],
        "pcp": [
            61,
            3
        ],
        "dipv4": [
            0,
            32
        ],
        "vlan_present": [
            64,
            1
        ],
        "sipv4": [
            128,
            32
        ]
    },
    "c_rmu_err_info_enet_bad_ptlte_set_ctrl": {
        "__offset": 33554920,
        "__size": 8,
        "__entries": 1,
        "ptlte_set_ctrl_entry": [
            0,
            7,
            "SRW HWO",
            0
        ],
        "hash_type": [
            8,
            5,
            "SRW HWO",
            0
        ],
        "portal_index_indir_base": [
            16,
            11,
            "SRW HWO",
            0
        ],
        "hash_bits": [
            28,
            4,
            "SRW HWO",
            0
        ],
        "hash_value": [
            32,
            32,
            "SRW HWO",
            0
        ]
    },
    "c_rmu_cfg_vni_list_x": {
        "__offset": 33558528,
        "__size": 8,
        "__entries": 256,
        "vni": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "valid": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_rmu_cfg_vni_list_y": {
        "__offset": 33560576,
        "__size": 8,
        "__entries": 256,
        "vni": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "valid": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "c_rmu_cfg_vni_list_invalidate": {
        "__offset": 33562624,
        "__size": 8,
        "__entries": 256,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_rmu_cfg_vni_list_chk": {
        "__offset": 33555456,
        "__size": 8,
        "__entries": 1,
        "intrvl": [
            0,
            32,
            "SRW HRO",
            1000
        ]
    },
    "c_rmu_cfg_portal_list_x": {
        "__offset": 33619968,
        "__size": 8,
        "__entries": 2560,
        "index_ext": [
            0,
            5,
            "SRW HRO",
            0
        ],
        "multicast_id": [
            5,
            13,
            "SRW HRO",
            0
        ],
        "is_multicast": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "vni_list_idx": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "valid": [
            32,
            1,
            "SRO HWO",
            0
        ],
        "endpoint_defined": [
            5,
            12
        ]
    },
    "c_rmu_cfg_portal_list_y": {
        "__offset": 33652736,
        "__size": 8,
        "__entries": 2560,
        "index_ext": [
            0,
            5,
            "SRW HRO",
            0
        ],
        "multicast_id": [
            5,
            13,
            "SRW HRO",
            0
        ],
        "is_multicast": [
            20,
            1,
            "SRW HRO",
            0
        ],
        "vni_list_idx": [
            24,
            8,
            "SRW HRO",
            0
        ],
        "valid": [
            32,
            1,
            "SRO HWO",
            0
        ],
        "endpoint_defined": [
            5,
            12
        ]
    },
    "c_rmu_cfg_portal_list_invalidate": {
        "__offset": 33685504,
        "__size": 8,
        "__entries": 2560,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_rmu_cfg_portal_list_chk": {
        "__offset": 33555464,
        "__size": 8,
        "__entries": 1,
        "intrvl": [
            0,
            32,
            "SRW HRO",
            1000
        ]
    },
    "c_rmu_cfg_portal_index_table": {
        "__offset": 33570816,
        "__size": 8,
        "__entries": 640,
        "n0_phys_portal_table_idx": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "n1_phys_portal_table_idx": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "n2_phys_portal_table_idx": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "n3_phys_portal_table_idx": [
            48,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_rmu_cfg_lossless_tc": {
        "__offset": 33555472,
        "__size": 8,
        "__entries": 1,
        "tc0_lossless": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "tc1_lossless": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "tc2_lossless": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "tc3_lossless": [
            3,
            1,
            "SRW HRO",
            0
        ],
        "tc4_lossless": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "tc5_lossless": [
            5,
            1,
            "SRW HRO",
            0
        ],
        "tc6_lossless": [
            6,
            1,
            "SRW HRO",
            0
        ],
        "tc7_lossless": [
            7,
            1,
            "SRW HRO",
            0
        ]
    },
    "c_rmu_cfg_ptlte_set_list_x": {
        "__offset": 33579008,
        "__size": 32,
        "__entries": 128,
        "dipv6_lower": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "dipv6_upper": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "lossless": [
            128,
            1,
            "SRW HRO",
            0
        ],
        "frame_type": [
            136,
            2,
            "SRW HRO",
            0
        ],
        "valid": [
            192,
            1,
            "SRO HWO",
            0
        ],
        "dmac": [
            0,
            48
        ],
        "vid": [
            48,
            12
        ],
        "dei": [
            60,
            1
        ],
        "pcp": [
            61,
            3
        ],
        "dipv4": [
            0,
            32
        ],
        "vlan_present": [
            64,
            1
        ]
    },
    "c_rmu_cfg_ptlte_set_list_y": {
        "__offset": 33583104,
        "__size": 32,
        "__entries": 128,
        "dipv6_lower": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "dipv6_upper": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "lossless": [
            128,
            1,
            "SRW HRO",
            0
        ],
        "frame_type": [
            136,
            2,
            "SRW HRO",
            0
        ],
        "valid": [
            192,
            1,
            "SRO HWO",
            0
        ],
        "dmac": [
            0,
            48
        ],
        "vid": [
            48,
            12
        ],
        "dei": [
            60,
            1
        ],
        "pcp": [
            61,
            3
        ],
        "dipv4": [
            0,
            32
        ],
        "vlan_present": [
            64,
            1
        ]
    },
    "c_rmu_cfg_ptlte_set_list_invalidate": {
        "__offset": 33587200,
        "__size": 32,
        "__struct_size": 8,
        "__entries": 128,
        "invalidate": [
            0,
            1,
            "SWS HRO",
            0
        ]
    },
    "c_rmu_cfg_ptlte_set_list_chk": {
        "__offset": 33555480,
        "__size": 8,
        "__entries": 1,
        "intrvl": [
            0,
            32,
            "SRW HRO",
            1000
        ]
    },
    "c_rmu_cfg_ptlte_set_ctrl_table": {
        "__offset": 33591296,
        "__size": 8,
        "__entries": 64,
        "n0_portal_index_indir_base": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "n0_hash_bits": [
            12,
            4,
            "SRW HRO",
            0
        ],
        "n0_hash_types_enabled": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "n1_portal_index_indir_base": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "n1_hash_bits": [
            44,
            4,
            "SRW HRO",
            0
        ],
        "n1_hash_types_enabled": [
            48,
            16,
            "SRW HRO",
            0
        ]
    },
    "c_rmu_cfg_portal_index_indir_table": {
        "__offset": 33595392,
        "__size": 8,
        "__entries": 544,
        "n0_phys_portal_table_idx": [
            0,
            11,
            "SRW HRO",
            0
        ],
        "n1_phys_portal_table_idx": [
            16,
            11,
            "SRW HRO",
            0
        ],
        "n2_phys_portal_table_idx": [
            32,
            11,
            "SRW HRO",
            0
        ],
        "n3_phys_portal_table_idx": [
            48,
            11,
            "SRW HRO",
            0
        ]
    },
    "c_rmu_cfg_hash_key": {
        "__offset": 33555520,
        "__size": 48,
        "__entries": 1,
        "key_wd_0": [
            0,
            64,
            "SRW HRO",
            14885920967621023407
        ],
        "key_wd_1": [
            64,
            64,
            "SRW HRO",
            2373642830882353591
        ],
        "key_wd_2": [
            128,
            64,
            "SRW HRO",
            3036692823972917669
        ],
        "key_wd_3": [
            192,
            64,
            "SRW HRO",
            10987413182594531339
        ],
        "key_wd_4": [
            256,
            64,
            "SRW HRO",
            18163216303334131877
        ],
        "key_wd_5": [
            320,
            31,
            "SRW HRO",
            853544662
        ]
    },
    "c_rmu_sts_vni_list_vld_cnt": {
        "__offset": 33556480,
        "__size": 8,
        "__entries": 1,
        "count": [
            0,
            9,
            "SRW HRW",
            0
        ]
    },
    "c_rmu_sts_portal_list_vld_cnt": {
        "__offset": 33556488,
        "__size": 8,
        "__entries": 1,
        "count": [
            0,
            12,
            "SRW HRW",
            0
        ]
    },
    "c_rmu_sts_ptlte_set_list_vld_cnt": {
        "__offset": 33556496,
        "__size": 8,
        "__entries": 1,
        "count": [
            0,
            8,
            "SRW HRW",
            0
        ]
    },
    "c_rmu_sts_init_done": {
        "__offset": 33556504,
        "__size": 8,
        "__entries": 1,
        "init_done": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "warm_reset": [
            1,
            1,
            "SRO HWO",
            1
        ]
    },
    "c2_hni_ext_err_flg": {
        "__offset": 16777544,
        "__size": 8,
        "__entries": 1,
        "sw_diag": [
            0,
            1,
            "SRW1 HRW",
            0
        ],
        "pmi_err": [
            1,
            1,
            "SRW1 HRW",
            0
        ],
        "fsm_err": [
            2,
            1,
            "SRW1 HRW",
            0
        ],
        "pmi_ack": [
            3,
            1,
            "SRW1 HRW",
            0
        ],
        "rx_ctrl_perr": [
            4,
            1,
            "SRW1 HRW",
            0
        ],
        "tx_ctrl_perr": [
            5,
            1,
            "SRW1 HRW",
            0
        ]
    },
    "c2_hni_ext_err_first_flg": {
        "__offset": 16777552,
        "__size": 8,
        "__entries": 1,
        "err_first_flg": [
            0,
            64,
            "SRO HDWO",
            0
        ]
    },
    "c2_hni_ext_err_first_flg_ts": {
        "__offset": 16777560,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRO HWO",
            0
        ],
        "seconds": [
            30,
            34,
            "SRO HWO",
            0
        ]
    },
    "c2_hni_ext_err_clr": {
        "__offset": 16777568,
        "__size": 8,
        "__entries": 1,
        "err_clr": [
            0,
            64,
            "SDWS HRO",
            0
        ]
    },
    "c2_hni_ext_err_irqa_msk": {
        "__offset": 16777576,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c2_hni_ext_err_irqb_msk": {
        "__offset": 16777584,
        "__size": 8,
        "__entries": 1,
        "err_irq_msk": [
            0,
            64,
            "SRDW HRO",
            18446744073709551615
        ]
    },
    "c2_hni_ext_err_first_flg_msk": {
        "__offset": 16777592,
        "__size": 8,
        "__entries": 1,
        "err_ff_msk_w0": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c2_hni_ext_err_info_msk": {
        "__offset": 16777600,
        "__size": 8,
        "__entries": 1,
        "err_info_msk": [
            0,
            64,
            "SRDW HRO",
            0
        ]
    },
    "c2_hni_ext_err_info_pmi": {
        "__offset": 16777672,
        "__size": 8,
        "__entries": 1,
        "pmi_lp_error": [
            0,
            1,
            "SRW HWO",
            0
        ]
    },
    "c2_hni_ext_err_info_fsm": {
        "__offset": 16777680,
        "__size": 8,
        "__entries": 1,
        "fsm_timeout": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "fsm_illegal_access": [
            1,
            1,
            "SRW HWO",
            0
        ]
    },
    "c2_hni_cfg_fsm": {
        "__offset": 16779776,
        "__size": 8,
        "__entries": 1,
        "timeout": [
            0,
            12,
            "SRW HRO",
            4095
        ]
    },
    "c2_hni_serdes_pmi_data": {
        "__offset": 16779784,
        "__size": 8,
        "__entries": 1,
        "pmi_lp_rddata": [
            0,
            16,
            "SRW HWO",
            0
        ],
        "pmi_lp_wrdata": [
            16,
            16,
            "SRW HRO",
            0
        ],
        "pmi_lp_maskdata": [
            32,
            16,
            "SRW HRO",
            0
        ]
    },
    "c2_hni_serdes_pmi_ctl": {
        "__offset": 16779792,
        "__size": 8,
        "__entries": 1,
        "pmi_lp_addr": [
            0,
            32,
            "SRW HRO",
            0
        ],
        "pmi_lp_write": [
            32,
            1,
            "SRW HRO",
            0
        ],
        "pmi_lp_read_vld": [
            33,
            1,
            "SRW HWO",
            0
        ],
        "pmi_lp_ack": [
            34,
            1,
            "SRW HWO",
            0
        ],
        "pmi_lp_error": [
            35,
            1,
            "SRW HWO",
            0
        ],
        "pmi_lp_en": [
            36,
            1,
            "SRW HRW",
            0
        ]
    },
    "c2_hni_cfg_serdes_pll": {
        "__offset": 16779800,
        "__size": 8,
        "__entries": 1,
        "pmd_core_pll0_dp_h_rstb": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "mdio_fast_mode": [
            4,
            1,
            "SRW HRO",
            0
        ],
        "pmd_mdio_trans": [
            5,
            1,
            "SRW HRO",
            0
        ],
        "pmd_pll0_core_mode": [
            8,
            16,
            "SRW HRO",
            0
        ]
    },
    "c2_hni_sts_serdes_pll": {
        "__offset": 16779808,
        "__size": 8,
        "__entries": 1,
        "pmd_pll0_lock": [
            0,
            1,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_cfg_crnc": {
        "__offset": 25165824,
        "__size": 8,
        "__entries": 1,
        "csr_timeout": [
            0,
            8,
            "SRW HRO",
            0
        ],
        "mcast_id": [
            8,
            10,
            "SRW HRO",
            0
        ],
        "mcast_enable": [
            19,
            1,
            "SRW HRO",
            0
        ],
        "mcast_mask": [
            20,
            10,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_sts_crnc": {
        "__offset": 25165832,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_csrc": {
        "__offset": 25165848,
        "__size": 8,
        "__entries": 1,
        "sts": [
            0,
            8,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_msc_shadow_action": {
        "__offset": 25165864,
        "__size": 8,
        "__entries": 1,
        "addr_offset": [
            0,
            23,
            "SWS HRO",
            0
        ],
        "write": [
            31,
            1,
            "SWS HRO",
            0
        ]
    },
    "ss2_port_pml_msc_shadow": {
        "__offset": 25165872,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 1,
        "word0": [
            0,
            64,
            "SRW HRW",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRW",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRW",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRW",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_dbg_cfg_lsa_sel_idx": {
        "__offset": 25166064,
        "__size": 8,
        "__entries": 2,
        "select_idx": [
            0,
            5,
            "SRW HRO",
            31
        ]
    },
    "ss2_port_pml_err_elapsed_time": {
        "__offset": 25166080,
        "__size": 8,
        "__entries": 1,
        "nanoseconds": [
            0,
            30,
            "SRW HRW",
            0
        ],
        "seconds": [
            30,
            34,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_err_info_edc_cor": {
        "__offset": 25166592,
        "__size": 8,
        "__entries": 1,
        "syndrome": [
            0,
            12,
            "SRW HWO",
            0
        ],
        "address": [
            12,
            14,
            "SRW HWO",
            0
        ],
        "csr_detected": [
            27,
            1,
            "SRW HWO",
            0
        ],
        "mem_id": [
            28,
            5,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_err_info_edc_ucor": {
        "__offset": 25166600,
        "__size": 8,
        "__entries": 1,
        "syndrome": [
            0,
            12,
            "SRW HWO",
            0
        ],
        "address": [
            12,
            14,
            "SRW HWO",
            0
        ],
        "csr_detected": [
            27,
            1,
            "SRW HWO",
            0
        ],
        "mem_id": [
            28,
            5,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_err_info_llr_tx_dp_sbe": {
        "__offset": 25166688,
        "__size": 8,
        "__entries": 1,
        "syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "subport": [
            16,
            2,
            "SRW HWO",
            0
        ],
        "dp_id": [
            24,
            3,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_err_info_llr_tx_dp_mbe": {
        "__offset": 25166696,
        "__size": 8,
        "__entries": 1,
        "syndrome": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "subport": [
            16,
            2,
            "SRW HWO",
            0
        ],
        "dp_id": [
            24,
            3,
            "SRW HWO",
            0
        ]
    },
    "ss2_port_pml_cfg_general": {
        "__offset": 25166848,
        "__size": 8,
        "__entries": 1,
        "clock_period_ps": [
            0,
            11,
            "SRW HRO",
            1000
        ]
    },
    "ss2_port_pml_cfg_port_group": {
        "__offset": 25166856,
        "__size": 8,
        "__entries": 1,
        "pg_cfg": [
            0,
            2,
            "SRW HRO",
            3
        ],
        "link_function": [
            8,
            4,
            "SRW HRO",
            7
        ]
    },
    "ss2_port_pml_cfg_subport_reset": {
        "__offset": 25166880,
        "__size": 8,
        "__entries": 4,
        "warm_rst_from_csr": [
            0,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_pcs_subport": {
        "__offset": 25167136,
        "__size": 8,
        "__entries": 4,
        "pcs_enable": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "enable_auto_neg": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "ll_fec": [
            16,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_tx_pcs_subport": {
        "__offset": 25167520,
        "__size": 8,
        "__entries": 4,
        "enable_ctl_os": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "ctl_os_rate": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "gearbox_credits": [
            4,
            5,
            "SRW HRO",
            8
        ]
    },
    "ss2_port_pml_cfg_rx_pcs_subport": {
        "__offset": 25167584,
        "__size": 8,
        "__entries": 4,
        "enable_rx_sm": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "enable_ctl_os": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "enable_lock": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "rs_mode": [
            8,
            3,
            "SRW HRO",
            5
        ]
    },
    "ss2_port_pml_cfg_tx_mac_subport": {
        "__offset": 25167904,
        "__size": 8,
        "__entries": 4,
        "mac_operational": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "short_preamble": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "pcs_credits": [
            8,
            4,
            "SRW HRO",
            8
        ],
        "mac_cdt_init_val": [
            16,
            8,
            "SRW HRO",
            64
        ],
        "mac_cdt_thresh": [
            24,
            8,
            "SRW HRO",
            15
        ]
    },
    "ss2_port_pml_cfg_rx_mac_subport": {
        "__offset": 25167968,
        "__size": 8,
        "__entries": 4,
        "mac_operational": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "short_preamble": [
            1,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_llr_subport": {
        "__offset": 25168160,
        "__size": 8,
        "__entries": 4,
        "llr_mode": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "enable_loop_timing": [
            8,
            1,
            "SRW HRO",
            0
        ],
        "filter_ctl_frames": [
            16,
            1,
            "SRW HRO",
            1
        ],
        "filter_lossless_when_off": [
            20,
            1,
            "SRW HRO",
            1
        ],
        "mac_if_credits": [
            24,
            4,
            "SRW HRO",
            8
        ],
        "link_down_behavior": [
            32,
            2,
            "SRW HRO",
            1
        ],
        "max_starvation_limit": [
            40,
            16,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_serdes_rx": {
        "__offset": 25169920,
        "__size": 8,
        "__entries": 4,
        "pmd_rx_lane_mode": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "pmd_rx_osr_mode": [
            16,
            9,
            "SRW HRO",
            0
        ],
        "pmd_ext_los": [
            28,
            1,
            "SRW HRO",
            0
        ],
        "pmd_ln_rx_h_pwrdn": [
            32,
            1,
            "SRW HRO",
            1
        ],
        "pmd_ln_rx_dp_h_rstb": [
            36,
            1,
            "SRW HRO",
            0
        ],
        "pmd_ln_rx_h_rstb": [
            40,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_cfg_serdes_tx": {
        "__offset": 25169952,
        "__size": 8,
        "__entries": 4,
        "pmd_tx_lane_mode": [
            0,
            16,
            "SRW HRO",
            0
        ],
        "pmd_tx_osr_mode": [
            16,
            9,
            "SRW HRO",
            0
        ],
        "pmd_tx_disable": [
            28,
            1,
            "SRW HRO",
            1
        ],
        "pmd_ln_tx_h_pwrdn": [
            32,
            1,
            "SRW HRO",
            1
        ],
        "pmd_ln_tx_dp_h_rstb": [
            36,
            1,
            "SRW HRO",
            0
        ],
        "pmd_ln_tx_h_rstb": [
            40,
            1,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_sts_serdes": {
        "__offset": 25170432,
        "__size": 8,
        "__entries": 4,
        "pmd_signal_detect": [
            0,
            1,
            "SRO HWO",
            0
        ],
        "pmd_rx_lock": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "pmd_rx_clk_vld": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "pmd_rx_data_vld": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "pmd_tx_clk_vld": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "pmd_tx_data_vld": [
            20,
            1,
            "SRO HWO",
            0
        ],
        "rx_signal_ok": [
            24,
            1,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_am_id": {
        "__offset": 25170784,
        "__size": 8,
        "__entries": 1,
        "am_identity_0": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_1": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_2": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_3": [
            12,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_4": [
            16,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_5": [
            20,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_6": [
            24,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_7": [
            28,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_8": [
            32,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_9": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_10": [
            40,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_11": [
            44,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_12": [
            48,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_13": [
            52,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_14": [
            56,
            4,
            "SRO HWO",
            0
        ],
        "am_identity_15": [
            60,
            4,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_am_lock": {
        "__offset": 25170816,
        "__size": 8,
        "__entries": 1,
        "am_lock": [
            0,
            16,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_rx_pcs_subport": {
        "__offset": 25170848,
        "__size": 8,
        "__entries": 4,
        "align_status": [
            4,
            1,
            "SRO HWO",
            0
        ],
        "fault": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "local_fault": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "hi_ser": [
            16,
            1,
            "SRO HWO",
            0
        ]
    },
    "ss2_port_pml_sts_pcs_rx_deskew_pes": {
        "__offset": 25171056,
        "__size": 16,
        "__entries": 1,
        "deskew_0_pe_cnt": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "deskew_1_pe_cnt": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "deskew_2_pe_cnt": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "deskew_3_pe_cnt": [
            24,
            8,
            "SRW HRW",
            0
        ],
        "deskew_4_pe_cnt": [
            32,
            8,
            "SRW HRW",
            0
        ],
        "deskew_5_pe_cnt": [
            40,
            8,
            "SRW HRW",
            0
        ],
        "deskew_6_pe_cnt": [
            48,
            8,
            "SRW HRW",
            0
        ],
        "deskew_7_pe_cnt": [
            56,
            8,
            "SRW HRW",
            0
        ],
        "deskew_8_pe_cnt": [
            64,
            8,
            "SRW HRW",
            0
        ],
        "deskew_9_pe_cnt": [
            72,
            8,
            "SRW HRW",
            0
        ],
        "deskew_10_pe_cnt": [
            80,
            8,
            "SRW HRW",
            0
        ],
        "deskew_11_pe_cnt": [
            88,
            8,
            "SRW HRW",
            0
        ],
        "deskew_12_pe_cnt": [
            96,
            8,
            "SRW HRW",
            0
        ],
        "deskew_13_pe_cnt": [
            104,
            8,
            "SRW HRW",
            0
        ],
        "deskew_14_pe_cnt": [
            112,
            8,
            "SRW HRW",
            0
        ],
        "deskew_15_pe_cnt": [
            120,
            8,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_sts_mbe_cnts": {
        "__offset": 25171072,
        "__size": 8,
        "__entries": 1,
        "pcs_fec0_mbe_cnt": [
            0,
            4,
            "SRW HRW",
            0
        ],
        "pcs_fec1_mbe_cnt": [
            8,
            4,
            "SRW HRW",
            0
        ],
        "llr_seq_mbe_cnt": [
            16,
            4,
            "SRW HRW",
            0
        ],
        "llr_replay_mbe_cnt_0": [
            24,
            4,
            "SRW HRW",
            0
        ],
        "llr_replay_mbe_cnt_1": [
            28,
            4,
            "SRW HRW",
            0
        ],
        "llr_replay_mbe_cnt_2": [
            32,
            4,
            "SRW HRW",
            0
        ],
        "llr_replay_mbe_cnt_3": [
            36,
            4,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_sts_sbe_cnts": {
        "__offset": 25171080,
        "__size": 8,
        "__entries": 1,
        "pcs_fec0_sbe_cnt": [
            0,
            8,
            "SRW HRW",
            0
        ],
        "pcs_fec1_sbe_cnt": [
            8,
            8,
            "SRW HRW",
            0
        ],
        "llr_seq_sbe_cnt": [
            16,
            8,
            "SRW HRW",
            0
        ],
        "llr_replay_sbe_cnt_0": [
            24,
            8,
            "SRW HRW",
            0
        ],
        "llr_replay_sbe_cnt_1": [
            32,
            8,
            "SRW HRW",
            0
        ],
        "llr_replay_sbe_cnt_2": [
            40,
            8,
            "SRW HRW",
            0
        ],
        "llr_replay_sbe_cnt_3": [
            48,
            8,
            "SRW HRW",
            0
        ]
    },
    "ss2_port_pml_dbg_fec": {
        "__offset": 25171808,
        "__size": 8,
        "__entries": 1,
        "fec_err_vector_sel": [
            0,
            2,
            "SRW HRO",
            0
        ],
        "fec_err_vector_arm": [
            4,
            1,
            "SRW HRW",
            0
        ],
        "fec_err_vector_trig": [
            8,
            4,
            "SRW HRO",
            0
        ],
        "disable_uce": [
            16,
            1,
            "SRW HRO",
            1
        ]
    },
    "ss2_port_pml_dbg_fec_mem_a": {
        "__offset": 25174016,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 17,
        "word0": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRO",
            0
        ]
    },
    "ss2_port_pml_dbg_fec_mem_b": {
        "__offset": 25178112,
        "__size": 64,
        "__struct_size": 40,
        "__entries": 17,
        "word0": [
            0,
            64,
            "SRW HRO",
            0
        ],
        "word1": [
            64,
            64,
            "SRW HRO",
            0
        ],
        "word2": [
            128,
            64,
            "SRW HRO",
            0
        ],
        "word3": [
            192,
            64,
            "SRW HRO",
            0
        ],
        "word4": [
            256,
            64,
            "SRW HRO",
            0
        ]
    },
    "c2_ixe_cfg_get_resp_flush": {
        "__offset": 41944992,
        "__size": 8,
        "__entries": 1,
        "tc": [
            0,
            8,
            "SRW HRO",
            0
        ]
    },
    "c2_ixe_cfg_disp_ord": {
        "__offset": 41945000,
        "__size": 8,
        "__entries": 1,
        "wr_atomic_op": [
            0,
            1,
            "SRW HRO",
            1
        ],
        "get_ro_last": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "get_ro_body": [
            2,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_ixe_cfg_pafa": {
        "__offset": 41945144,
        "__size": 8,
        "__entries": 1,
        "dis_pafa_at_type": [
            0,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_ixe_sts_parser_seg_cnt": {
        "__offset": 41946192,
        "__size": 8,
        "__entries": 1,
        "pkt_cnt": [
            0,
            46,
            "SRO HWO",
            70368744177663
        ],
        "seg_cnt": [
            46,
            2,
            "SRO HWO",
            0
        ]
    },
    "c2_lpe_cfg_get_fq_hash0": {
        "__offset": 159384672,
        "__size": 8,
        "__entries": 1,
        "hash": [
            0,
            32,
            "SRW HRO",
            3385810323
        ]
    },
    "c2_lpe_cfg_get_fq_hash1": {
        "__offset": 159384680,
        "__size": 8,
        "__entries": 1,
        "hash": [
            0,
            32,
            "SRW HRO",
            4199807606
        ]
    },
    "c2_lpe_cfg_get_fq_hash2": {
        "__offset": 159384688,
        "__size": 8,
        "__entries": 1,
        "hash": [
            0,
            32,
            "SRW HRO",
            1588933468
        ]
    },
    "c2_lpe_cfg_match_sel": {
        "__offset": 159386144,
        "__size": 8,
        "__entries": 1,
        "vni_cfg": [
            0,
            2,
            "SRW HRO",
            0
        ]
    },
    "c2_lpe_cfg_misc": {
        "__offset": 159386168,
        "__size": 8,
        "__entries": 1,
        "en_ovf_app_to_sm": [
            0,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_lpe_cfg_get_fq_dfa_mask": {
        "__offset": 159386368,
        "__size": 8,
        "__entries": 16,
        "dscp0_dfa_mask": [
            0,
            12,
            "SRW HRO",
            4095
        ],
        "dscp1_dfa_mask": [
            16,
            12,
            "SRW HRO",
            4095
        ],
        "dscp2_dfa_mask": [
            32,
            12,
            "SRW HRO",
            4095
        ],
        "dscp3_dfa_mask": [
            48,
            12,
            "SRW HRO",
            4095
        ]
    },
    "c2_mb_cfg_rstc_tdr": {
        "__offset": 268451984,
        "__size": 16,
        "__entries": 1,
        "reset_state": [
            1,
            5,
            "SRO HWO",
            0
        ],
        "ancil_power_on_reset_n": [
            6,
            1,
            "SRO HWO",
            0
        ],
        "serdes_async_reset_n": [
            7,
            1,
            "SRO HWO",
            0
        ],
        "serdes_hreset_n": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "serdes_pipe_hreset_n": [
            9,
            1,
            "SRO HWO",
            0
        ],
        "serdes_reset": [
            10,
            1,
            "SRO HWO",
            0
        ],
        "serdes_reset_n": [
            11,
            1,
            "SRO HWO",
            0
        ],
        "ccb_async_reset_n": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "core_pll_nreset": [
            13,
            1,
            "SRO HWO",
            0
        ],
        "core_pll_nreset_post": [
            14,
            1,
            "SRO HWO",
            0
        ],
        "core_ready": [
            15,
            1,
            "SRO HWO",
            0
        ],
        "core_sbus_reset": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_read": [
            17,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_req": [
            18,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_rotate": [
            19,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_reset_l": [
            20,
            1,
            "SRO HWO",
            0
        ],
        "hni_serdes_async_reset_n": [
            21,
            1,
            "SRO HWO",
            0
        ],
        "hni_serdes_pmd_por_h_rstb": [
            22,
            1,
            "SRO HWO",
            0
        ],
        "mb0_rei_done_o": [
            23,
            1,
            "SRO HWO",
            0
        ],
        "mb0_svid_done_o": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "mb1_rei_rdy_o": [
            25,
            1,
            "SRO HWO",
            0
        ],
        "mem_core_mem_rst": [
            26,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_auto_load_enable": [
            27,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_core_memmaster_rst": [
            28,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_pll_nreset": [
            29,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_pll_nreset_post": [
            30,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_refclk_sel": [
            31,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_core_mem_rst": [
            32,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_i_rom_enable": [
            33,
            1,
            "SRO HWO",
            0
        ],
        "cold_rst": [
            34,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_ltssm_enable": [
            35,
            1,
            "SRO HWO",
            0
        ],
        "svid": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "pi_ip_power_up_rst_n": [
            40,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_perst_n": [
            41,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_testclk_en": [
            42,
            1,
            "SRO HWO",
            0
        ],
        "csr_init_req": [
            43,
            2,
            "SRO HWO",
            0
        ],
        "csr_init1b_ready": [
            45,
            1,
            "SRO HWO",
            0
        ],
        "csr_init1c_ready": [
            46,
            1,
            "SRO HWO",
            0
        ],
        "rom_cache_load_req": [
            47,
            1,
            "SRO HWO",
            0
        ],
        "rstc_override": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "reserved0": [
            49,
            15,
            "SRO HWO",
            0
        ],
        "reserved1": [
            64,
            8,
            "SRO HWO",
            0
        ]
    },
    "c2_mb_sts_rstc_tdr": {
        "__offset": 268452000,
        "__size": 16,
        "__entries": 1,
        "reset_state": [
            1,
            5,
            "SRO HWO",
            0
        ],
        "ancil_power_on_reset_n": [
            6,
            1,
            "SRO HWO",
            0
        ],
        "serdes_async_reset_n": [
            7,
            1,
            "SRO HWO",
            0
        ],
        "serdes_hreset_n": [
            8,
            1,
            "SRO HWO",
            0
        ],
        "serdes_pipe_hreset_n": [
            9,
            1,
            "SRO HWO",
            0
        ],
        "serdes_reset": [
            10,
            1,
            "SRO HWO",
            0
        ],
        "serdes_reset_n": [
            11,
            1,
            "SRO HWO",
            0
        ],
        "ccb_async_reset_n": [
            12,
            1,
            "SRO HWO",
            0
        ],
        "core_pll_nreset": [
            13,
            1,
            "SRO HWO",
            0
        ],
        "core_pll_nreset_post": [
            14,
            1,
            "SRO HWO",
            0
        ],
        "core_ready": [
            15,
            1,
            "SRO HWO",
            0
        ],
        "core_sbus_reset": [
            16,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_read": [
            17,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_req": [
            18,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_rotate": [
            19,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_reset_l": [
            20,
            1,
            "SRO HWO",
            0
        ],
        "hni_serdes_async_reset_n": [
            21,
            1,
            "SRO HWO",
            0
        ],
        "hni_serdes_pmd_por_h_rstb": [
            22,
            1,
            "SRO HWO",
            0
        ],
        "mb0_rei_done_o": [
            23,
            1,
            "SRO HWO",
            0
        ],
        "mb0_svid_done_o": [
            24,
            1,
            "SRO HWO",
            0
        ],
        "mb1_rei_rdy_o": [
            25,
            1,
            "SRO HWO",
            0
        ],
        "mem_core_mem_rst": [
            26,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_auto_load_enable": [
            27,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_core_memmaster_rst": [
            28,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_pll_nreset": [
            29,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_pll_nreset_post": [
            30,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_refclk_sel": [
            31,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_core_mem_rst": [
            32,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_i_rom_enable": [
            33,
            1,
            "SRO HWO",
            0
        ],
        "cold_rst": [
            34,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_ltssm_enable": [
            35,
            1,
            "SRO HWO",
            0
        ],
        "svid": [
            36,
            4,
            "SRO HWO",
            0
        ],
        "pi_ip_power_up_rst_n": [
            40,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_perst_n": [
            41,
            1,
            "SRO HWO",
            0
        ],
        "pi_ip_testclk_en": [
            42,
            1,
            "SRO HWO",
            0
        ],
        "csr_init_req": [
            43,
            2,
            "SRO HWO",
            0
        ],
        "csr_init1b_ready": [
            45,
            1,
            "SRO HWO",
            0
        ],
        "csr_init1c_ready": [
            46,
            1,
            "SRO HWO",
            0
        ],
        "rom_cache_load_req": [
            47,
            1,
            "SRO HWO",
            0
        ],
        "rstc_override": [
            48,
            1,
            "SRO HWO",
            0
        ],
        "core1_enable": [
            49,
            1,
            "SRO HWO",
            0
        ],
        "core_pll_lock_latched": [
            50,
            1,
            "SRO HWO",
            0
        ],
        "core_sbus_reset_return": [
            51,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_core_ack": [
            52,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_done": [
            53,
            1,
            "SRO HWO",
            0
        ],
        "fusecntlr_ready": [
            54,
            1,
            "SRO HWO",
            0
        ],
        "mb0_rei_done_i": [
            55,
            1,
            "SRO HWO",
            0
        ],
        "mb0_svid_done_i": [
            56,
            1,
            "SRO HWO",
            0
        ],
        "mb1_rei_rdy_i": [
            57,
            1,
            "SRO HWO",
            0
        ],
        "mb_id": [
            58,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_rei_done_fail": [
            59,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_rei_done_pass": [
            60,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_rei_failed": [
            61,
            1,
            "SRO HWO",
            0
        ],
        "memmaster_rei_passed": [
            62,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_perst_n": [
            63,
            1,
            "SRO HWO",
            0
        ],
        "pi_pcie_pll_lock_latched": [
            64,
            1,
            "SRO HWO",
            0
        ],
        "power_on_reset_l": [
            65,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_gpout_all_done": [
            66,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_gpout_efuse_done": [
            67,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_gpout_temp_pushed": [
            68,
            1,
            "SRO HWO",
            0
        ],
        "sbusmaster_o_rom_enable": [
            69,
            1,
            "SRO HWO",
            0
        ],
        "svid_stable": [
            70,
            1,
            "SRO HWO",
            0
        ],
        "ancil_osc_clk_rdy": [
            71,
            1,
            "SRO HWO",
            0
        ]
    },
    "c2_mb_cfg_flash_nor_interface": {
        "__offset": 268453936,
        "__size": 8,
        "__entries": 1,
        "reserved": [
            0,
            24,
            "SRW HRO",
            0
        ],
        "rdy_bypass_cmd_mode": [
            24,
            8,
            "SRW HRO",
            255
        ],
        "spi_read_cmd": [
            32,
            8,
            "SRW HRO",
            3
        ],
        "spi_read_addr_width": [
            40,
            3,
            "SRW HRO",
            3
        ],
        "spi_read_dummy_cnt": [
            43,
            4,
            "SRW HRO",
            0
        ],
        "spi_bits_read_addr": [
            47,
            2,
            "SRW HRO",
            0
        ],
        "spi_bits_read_data": [
            49,
            2,
            "SRW HRO",
            0
        ],
        "spi_clk_freq": [
            53,
            3,
            "SRW HRO",
            7
        ],
        "spi_in_delay": [
            56,
            4,
            "SRW HRO",
            0
        ],
        "drive_io3": [
            60,
            1,
            "SRW HRO",
            1
        ],
        "spi_clk_freq_alt": [
            61,
            1,
            "SRW HRO",
            0
        ],
        "rdy_bypass_cmd_mode_enable": [
            62,
            1,
            "SRW HRO",
            0
        ],
        "spi_reset": [
            63,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_oxe_err_info_spt_cdt_err": {
        "__offset": 176161256,
        "__size": 8,
        "__entries": 1,
        "index": [
            0,
            11,
            "SRW HWO",
            0
        ],
        "bc": [
            16,
            4,
            "SRW HWO",
            0
        ]
    },
    "c2_oxe_err_info_smt_cdt_err": {
        "__offset": 176161264,
        "__size": 8,
        "__entries": 1,
        "index": [
            0,
            8,
            "SRW HWO",
            0
        ],
        "bc": [
            16,
            4,
            "SRW HWO",
            0
        ]
    },
    "c2_oxe_cfg_spt_bc_limit": {
        "__offset": 176162432,
        "__size": 8,
        "__entries": 10,
        "limit": [
            0,
            11,
            "SRW HRO",
            2047
        ]
    },
    "c2_pct_dbg_sct_misc_info_we_ctrl": {
        "__offset": 8389048,
        "__size": 8,
        "__entries": 1,
        "req_redo_vld_we": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "at_msg_boundary_we": [
            1,
            1,
            "SRW HRO",
            0
        ],
        "clr_empty_we": [
            2,
            1,
            "SRW HRO",
            0
        ],
        "spt_rsp_status_we": [
            3,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_pct_sts_cdt": {
        "__offset": 11534848,
        "__size": 56,
        "__entries": 1,
        "cls_clr_req_pkt": [
            0,
            4,
            "SRO HWO",
            0
        ],
        "rsp_pkt": [
            4,
            4,
            "SRO HWO",
            0
        ],
        "pct_hni": [
            8,
            4,
            "SRO HWO",
            0
        ],
        "ixe_gcomp_clr": [
            12,
            4,
            "SRO HWO",
            0
        ],
        "ee_cq": [
            16,
            8,
            "SRO HWO",
            0
        ],
        "ixe_gcomp_usr_evnt": [
            24,
            8,
            "SRO HWO",
            0
        ],
        "ixe_gcomp_pct_evnt": [
            32,
            8,
            "SRO HWO",
            0
        ],
        "ixe_gcomp_cq": [
            40,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_clr": [
            48,
            8,
            "SRO HWO",
            0
        ],
        "ixe_rsp_srb_dealloc": [
            56,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp0": [
            64,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp1": [
            72,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp2": [
            80,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp3": [
            88,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp4": [
            96,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp5": [
            104,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp6": [
            112,
            8,
            "SRO HWO",
            0
        ],
        "ixe_req_rsp7": [
            120,
            8,
            "SRO HWO",
            0
        ],
        "ixe_rsp_clr": [
            128,
            4,
            "SRO HWO",
            0
        ],
        "nack_trs_rsp_pkt": [
            132,
            4,
            "SRO HWO",
            0
        ],
        "ixe_rsp_cq": [
            136,
            8,
            "SRO HWO",
            0
        ],
        "ixe_rsp_usr_evnt": [
            144,
            8,
            "SRO HWO",
            0
        ],
        "ixe_rsp_pct_evnt": [
            152,
            8,
            "SRO HWO",
            0
        ],
        "pkt_out_evnt": [
            160,
            8,
            "SRO HWO",
            0
        ],
        "pkt_out_cq": [
            168,
            8,
            "SRO HWO",
            0
        ],
        "pkt_out_mst_evnt": [
            176,
            8,
            "SRO HWO",
            0
        ],
        "pkt_out_trs_upt": [
            184,
            8,
            "SRO HWO",
            0
        ],
        "mst_cam_tot_in_use": [
            192,
            12,
            "SRO HWO",
            0
        ],
        "pkt_out_mst_cam_dealloc": [
            204,
            4,
            "SRO HWO",
            0
        ],
        "sct_tbl_clr_req": [
            208,
            4,
            "SRO HWO",
            0
        ],
        "srb_hni": [
            212,
            4,
            "SRO HWO",
            0
        ],
        "sct_tbl_timeout_ee": [
            216,
            8,
            "SRO HWO",
            0
        ],
        "spt_tbl_timeout_ee": [
            224,
            8,
            "SRO HWO",
            0
        ],
        "tables_oxe_req_sct": [
            232,
            4,
            "SRO HWO",
            0
        ],
        "tables_ixe_rsp_sct": [
            236,
            4,
            "SRO HWO",
            0
        ],
        "tct_tbl_timeout_ee": [
            240,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_mst_evnt_dealloc": [
            248,
            4,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_mst_cam_dealloc": [
            252,
            4,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen0": [
            256,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen1": [
            264,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen2": [
            272,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen3": [
            280,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen4": [
            288,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen5": [
            296,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen6": [
            304,
            8,
            "SRO HWO",
            0
        ],
        "src_cls_req_cls_clr_gen7": [
            312,
            8,
            "SRO HWO",
            0
        ],
        "tables_smt0": [
            320,
            4,
            "SRO HWO",
            0
        ],
        "tables_smt1": [
            324,
            4,
            "SRO HWO",
            0
        ],
        "tables_smt2": [
            328,
            4,
            "SRO HWO",
            0
        ],
        "tables_smt3": [
            332,
            4,
            "SRO HWO",
            0
        ],
        "tables_spt0": [
            336,
            4,
            "SRO HWO",
            0
        ],
        "tables_spt1": [
            340,
            4,
            "SRO HWO",
            0
        ],
        "tables_spt2": [
            344,
            4,
            "SRO HWO",
            0
        ],
        "tables_spt3": [
            348,
            4,
            "SRO HWO",
            0
        ],
        "tct_cam_tot_in_use": [
            352,
            16,
            "SRO HWO",
            0
        ],
        "trs_cam_tot_in_use": [
            368,
            16,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp0": [
            384,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp1": [
            392,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp2": [
            400,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp3": [
            408,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp4": [
            416,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp5": [
            424,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp6": [
            432,
            8,
            "SRO HWO",
            0
        ],
        "tgt_clr_req_tgt_cls_rsp7": [
            440,
            8,
            "SRO HWO",
            0
        ]
    },
    "c2_pi_err_info_ahb": {
        "__offset": 276824832,
        "__size": 24,
        "__entries": 1,
        "hwrite": [
            0,
            1,
            "SRW HWO",
            0
        ],
        "htrans": [
            1,
            2,
            "SRW HWO",
            0
        ],
        "hsize": [
            3,
            3,
            "SRW HWO",
            0
        ],
        "hrdata_sel": [
            6,
            4,
            "SRW HWO",
            0
        ],
        "ahb_err_id": [
            15,
            1,
            "SRW HWO",
            0
        ],
        "haddr": [
            16,
            14,
            "SRW HWO",
            0
        ],
        "hsel": [
            32,
            16,
            "SRW HWO",
            0
        ],
        "req": [
            64,
            1,
            "SRW HWO",
            0
        ],
        "hwdata": [
            96,
            32,
            "SRW HWO",
            0
        ],
        "done": [
            128,
            16,
            "SRW HWO",
            0
        ],
        "hresp": [
            144,
            16,
            "SRW HWO",
            0
        ],
        "hrdata": [
            160,
            32,
            "SRW HWO",
            0
        ]
    },
    "c2_pi_cfg_pti": {
        "__offset": 276828448,
        "__size": 8,
        "__entries": 1,
        "posted_store_fwd_en": [
            0,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_pi_cfg_phy_pipe_config": {
        "__offset": 276828672,
        "__size": 8,
        "__entries": 1,
        "pipe_config_in": [
            0,
            32,
            "SRW HRO",
            67108872
        ],
        "pipe_config2_in": [
            32,
            32,
            "SRW HRO",
            12289
        ]
    },
    "c2_pi_cfg_phy_serdes_config": {
        "__offset": 276828688,
        "__size": 40,
        "__entries": 1,
        "config_63_0": [
            0,
            64,
            "SRW HRO",
            1155261566401393218
        ],
        "config_127_64": [
            64,
            64,
            "SRW HRO",
            1129310649875817
        ],
        "config_191_128": [
            128,
            64,
            "SRW HRO",
            7566651024657625666
        ],
        "config_255_192": [
            192,
            64,
            "SRW HRO",
            18600440917786749
        ],
        "config_279_256": [
            256,
            24,
            "SRW HRO",
            0
        ]
    },
    "c2_pi_cfg_phy_serdes_misc": {
        "__offset": 276828736,
        "__size": 8,
        "__entries": 1,
        "l2p_tx_pd": [
            0,
            3,
            "SRW HRO",
            0
        ],
        "l2p_rx_pd": [
            4,
            3,
            "SRW HRO",
            0
        ],
        "tx_sparein": [
            8,
            8,
            "SRW HRO",
            0
        ],
        "rx_sparein": [
            16,
            8,
            "SRW HRO",
            0
        ],
        "rosc_clk_sel": [
            24,
            1,
            "SRW HRO",
            0
        ]
    },
    "c2_pi_cfg_phy_ahb": {
        "__offset": 276828928,
        "__size": 24,
        "__entries": 1,
        "hwrite": [
            0,
            1,
            "SRW HRO",
            0
        ],
        "htrans": [
            1,
            2,
            "SRW HRO",
            0
        ],
        "hsize": [
            3,
            3,
            "SRW HRO",
            0
        ],
        "hrdata_sel": [
            6,
            4,
            "SRW HRO",
            0
        ],
        "haddr": [
            16,
            14,
            "SRW HRO",
            0
        ],
        "hsel": [
            32,
            16,
            "SRW HRO",
            0
        ],
        "req": [
            64,
            1,
            "SRW HRW",
            0
        ],
        "hwdata": [
            96,
            32,
            "SRW HRO",
            0
        ],
        "done": [
            128,
            16,
            "SRW HWO",
            0
        ],
        "hresp": [
            144,
            16,
            "SRW HWO",
            0
        ],
        "hrdata": [
            160,
            32,
            "SRO HWO",
            0
        ]
    },
    "c_me_entry": {
        "__offset": 163577856,
        "__size": 64,
        "__entries": 65536,
        "ignore_bits": [
            0,
            64
        ],
        "match_bits": [
            64,
            64
        ],
        "match_id": [
            128,
            32
        ],
        "min_free": [
            160,
            24
        ],
        "event_ct_bytes": [
            184,
            1
        ],
        "event_ct_overflow": [
            185,
            1
        ],
        "event_ct_comm": [
            186,
            1
        ],
        "event_unlink_disable": [
            187,
            1
        ],
        "event_success_disable": [
            188,
            1
        ],
        "event_comm_disable": [
            189,
            1
        ],
        "event_link_disable": [
            190,
            1
        ],
        "unrestricted_end_ro": [
            191,
            1
        ],
        "unrestricted_body_ro": [
            192,
            1
        ],
        "unexpected_hdr_disable": [
            193,
            1
        ],
        "use_once": [
            194,
            1
        ],
        "no_truncate": [
            195,
            1
        ],
        "manage_local": [
            196,
            1
        ],
        "op_get": [
            197,
            1
        ],
        "op_put": [
            198,
            1
        ],
        "acid": [
            199,
            10
        ],
        "ct_handle": [
            209,
            11
        ],
        "length": [
            220,
            56
        ],
        "start": [
            276,
            57
        ],
        "buffer_id": [
            333,
            16
        ],
        "cmdq_id": [
            349,
            9
        ],
        "addr": [
            358,
            14
        ],
        "vld": [
            372,
            1
        ]
    },
    "c_ule_entry": {
        "__offset": 163577856,
        "__size": 64,
        "__entries": 65536,
        "restricted": [
            17,
            1
        ],
        "tc": [
            18,
            3
        ],
        "use_offset_for_get": [
            21,
            1
        ],
        "rendezvous_id": [
            22,
            8
        ],
        "vni": [
            30,
            16
        ],
        "dscp": [
            46,
            6
        ],
        "sfa_nid": [
            52,
            20
        ],
        "hdr_data": [
            72,
            64
        ],
        "match_bits": [
            136,
            64
        ],
        "initiator": [
            200,
            32
        ],
        "start_or_offset": [
            232,
            57
        ],
        "mlength": [
            289,
            32
        ],
        "request_len": [
            321,
            32
        ],
        "opcode": [
            353,
            4
        ],
        "src_error": [
            357,
            1
        ],
        "addr": [
            358,
            14
        ],
        "vld": [
            372,
            1
        ]
    },
    "c_trig_cmd_ms": {
        "__offset": 917504,
        "__size": 32,
        "__entries": 2048,
        "opcode": [
            0,
            4
        ],
        "ct": [
            4,
            11
        ],
        "trig_ct": [
            15,
            11
        ],
        "eq": [
            26,
            11
        ],
        "ct_success": [
            37,
            48
        ],
        "ct_failure": [
            85,
            7
        ],
        "set_ct_success": [
            92,
            1
        ],
        "set_ct_failure": [
            93,
            1
        ],
        "threshold": [
            94,
            48
        ]
    },
    "c_dma_amo_payload": {
        "__offset": 917504,
        "__size": 32,
        "__entries": 2048,
        "amo_op": [
            0,
            4
        ],
        "amo_type": [
            4,
            4
        ],
        "cswap_op": [
            8,
            3
        ],
        "op2_word1": [
            11,
            64
        ],
        "op2_word2": [
            75,
            64
        ]
    },
    "c1_lpe_dbg_mrr_cq": {
        "__offset": 159645696,
        "__size": 64,
        "__entries": 2560,
        "restart_seq": [
            38,
            1
        ],
        "ptlte_index": [
            39,
            11
        ],
        "ignore_bits": [
            50,
            64
        ],
        "match_bits": [
            114,
            64
        ],
        "match_id": [
            178,
            32
        ],
        "min_free": [
            210,
            24
        ],
        "event_ct_bytes": [
            234,
            1
        ],
        "event_ct_overflow": [
            235,
            1
        ],
        "event_ct_comm": [
            236,
            1
        ],
        "event_unlink_disable": [
            237,
            1
        ],
        "event_success_disable": [
            238,
            1
        ],
        "event_comm_disable": [
            239,
            1
        ],
        "event_link_disable": [
            240,
            1
        ],
        "unrestricted_end_ro": [
            241,
            1
        ],
        "unrestricted_body_ro": [
            242,
            1
        ],
        "unexpected_hdr_disable": [
            243,
            1
        ],
        "use_once": [
            244,
            1
        ],
        "no_truncate": [
            245,
            1
        ],
        "manage_local": [
            246,
            1
        ],
        "op_get": [
            247,
            1
        ],
        "op_put": [
            248,
            1
        ],
        "acid": [
            249,
            10
        ],
        "ct_handle": [
            259,
            11
        ],
        "length": [
            270,
            56
        ],
        "start": [
            326,
            57
        ],
        "buffer_id": [
            383,
            16
        ],
        "cmdq_id": [
            399,
            9
        ],
        "cmd_list": [
            408,
            2
        ],
        "opcode": [
            410,
            4
        ],
        "is_network": [
            414,
            1
        ]
    },
    "c2_lpe_dbg_mrr_cq": {
        "__offset": 159645696,
        "__size": 64,
        "__entries": 2560,
        "restart_seq": [
            40,
            1
        ],
        "ptlte_index": [
            41,
            11
        ],
        "ignore_bits": [
            52,
            64
        ],
        "match_bits": [
            116,
            64
        ],
        "match_id": [
            180,
            32
        ],
        "min_free": [
            212,
            24
        ],
        "event_ct_bytes": [
            236,
            1
        ],
        "event_ct_overflow": [
            237,
            1
        ],
        "event_ct_comm": [
            238,
            1
        ],
        "event_unlink_disable": [
            239,
            1
        ],
        "event_success_disable": [
            240,
            1
        ],
        "event_comm_disable": [
            241,
            1
        ],
        "event_link_disable": [
            242,
            1
        ],
        "unrestricted_end_ro": [
            243,
            1
        ],
        "unrestricted_body_ro": [
            244,
            1
        ],
        "unexpected_hdr_disable": [
            245,
            1
        ],
        "use_once": [
            246,
            1
        ],
        "no_truncate": [
            247,
            1
        ],
        "manage_local": [
            248,
            1
        ],
        "op_get": [
            249,
            1
        ],
        "op_put": [
            250,
            1
        ],
        "acid": [
            251,
            10
        ],
        "ct_handle": [
            261,
            11
        ],
        "length": [
            272,
            56
        ],
        "start": [
            328,
            57
        ],
        "buffer_id": [
            385,
            16
        ],
        "cmdq_id": [
            401,
            9
        ],
        "cmd_list": [
            410,
            2
        ],
        "opcode": [
            412,
            4
        ],
        "is_network": [
            416,
            1
        ]
    },
    "c1_lpe_dbg_mrr_nw": {
        "__offset": 159645696,
        "__size": 64,
        "__entries": 2560,
        "ecn": [
            0,
            1
        ],
        "src_error": [
            1,
            1
        ],
        "ib_epoch": [
            2,
            1
        ],
        "flush": [
            3,
            1
        ],
        "amo_offload": [
            4,
            1
        ],
        "eom": [
            5,
            1
        ],
        "trs_idx_valid": [
            6,
            1
        ],
        "trs_idx": [
            7,
            11
        ],
        "mst_idx_valid": [
            18,
            1
        ],
        "mst_idx": [
            19,
            11
        ],
        "vni": [
            30,
            16
        ],
        "dscp": [
            46,
            6
        ],
        "pktid": [
            52,
            14
        ],
        "pbuf_id": [
            66,
            11
        ],
        "req_type": [
            77,
            2
        ],
        "ptlte_index": [
            79,
            11
        ],
        "header_len": [
            90,
            6
        ],
        "pkt_xfer_len": [
            96,
            13
        ],
        "rendezvous_id": [
            109,
            8
        ],
        "use_offset_for_get": [
            117,
            1
        ],
        "tc": [
            118,
            3
        ],
        "sfa_nid": [
            121,
            20
        ],
        "hdr_data": [
            141,
            64
        ],
        "match_bits": [
            205,
            64
        ],
        "initiator": [
            269,
            32
        ],
        "remote_offset": [
            301,
            56
        ],
        "eager_len": [
            357,
            20
        ],
        "request_len": [
            377,
            32
        ],
        "opcode": [
            409,
            4
        ],
        "restricted": [
            413,
            1
        ],
        "is_network": [
            414,
            1
        ]
    },
    "c2_lpe_dbg_mrr_nw": {
        "__offset": 159645696,
        "__size": 64,
        "__entries": 2560,
        "ecn": [
            0,
            1
        ],
        "src_error": [
            1,
            1
        ],
        "ib_epoch": [
            2,
            1
        ],
        "flush": [
            3,
            1
        ],
        "amo_offload": [
            4,
            1
        ],
        "eom": [
            5,
            1
        ],
        "trs_idx_valid": [
            6,
            1
        ],
        "trs_idx": [
            7,
            13
        ],
        "mst_idx_valid": [
            20,
            1
        ],
        "mst_idx": [
            21,
            11
        ],
        "vni": [
            32,
            16
        ],
        "dscp": [
            48,
            6
        ],
        "pktid": [
            54,
            14
        ],
        "pbuf_id": [
            68,
            11
        ],
        "req_type": [
            79,
            2
        ],
        "ptlte_index": [
            81,
            11
        ],
        "header_len": [
            92,
            6
        ],
        "pkt_xfer_len": [
            98,
            13
        ],
        "rendezvous_id": [
            111,
            8
        ],
        "use_offset_for_get": [
            119,
            1
        ],
        "tc": [
            120,
            3
        ],
        "sfa_nid": [
            123,
            20
        ],
        "hdr_data": [
            143,
            64
        ],
        "match_bits": [
            207,
            64
        ],
        "initiator": [
            271,
            32
        ],
        "remote_offset": [
            303,
            56
        ],
        "eager_len": [
            359,
            20
        ],
        "request_len": [
            379,
            32
        ],
        "opcode": [
            411,
            4
        ],
        "restricted": [
            415,
            1
        ],
        "is_network": [
            416,
            1
        ]
    },
    "c_cq_cntrs": {
        "__offset": 1048576,
        "__size": 1024,
        "__entries": 1,
        "success_tx_cntr": [
            0,
            64,
            "The number of valid Transmit commands received by CQ. Note that this counter is incremented for all valid commands (including Fence and NoOp that are not passed to OXE). Note that this counter is not incremented for commands sent to TOU as they are counted in C_TOU_CNTRS_T"
        ],
        "success_tgt_cntr": [
            64,
            64,
            "The number of valid Target commands received by CQ. Note that this counter is not incremented for commands sent to TOU as they are counted in C_TOU_CNTRS_T Note that this counter is not incremented for commands sent to TOU as they are counted in C_TOU_CNTRS_T"
        ],
        "fail_tx_cntr": [
            128,
            64,
            "The number of invalid Transmit commands received by CQ. Incremented each time the CQ command parser generates a full event (COMMAND_FAILURE) with one of the following return codes: RC_CMD_ALIGN_ERROR, RC_PERM_VIOLATION, RC_CMD_INVALID_ARG, RC_OP_VIOLATION, RC_UNCOR, RC_UNCOR_TRNSNT, RC_PCIE_UNSUCCESS_CMPL, RC_PCIE_ERROR_POISONED; Note that this counter is not incremented for errors detected by TOU as they are counted in C_TOU_CNTRS_T"
        ],
        "fail_tgt_cntr": [
            192,
            64,
            "The number of invalid Target commands received by CQ. Incremented each time the CQ command parser generates a full event (COMMAND_FAILURE) with one of the following return codes: RC_PERM_VIOLATION, RC_CMD_INVALID_ARG, RC_UNCOR, RC_UNCOR_TRNSNT, RC_PCIE_UNSUCCESS_CMPL, RC_PCIE_ERROR_POISONED; Note that this counter is not incremented for errors detected by TOU as they are counted in C_TOU_CNTRS_T"
        ],
        "mem_cor_err_cntr": [
            256,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_CQ_ERR_INFO_MSK ( Section 13.8.14 on page 595 ). Includes memory errors detected by TOU. See erratum 3325 for cases where errors may be over-counted."
        ],
        "mem_ucor_err_cntr": [
            320,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_CQ_ERR_INFO_MSK ( Section 13.8.14 on page 595 ). Includes memory errors detected by TOU. See erratum 3325 for cases where errors may be over-counted."
        ],
        "rarb_ll_err_cntr": [
            384,
            64,
            "This is a count of the number of RARB low-latency transaction errors that have been detected. This counter is only incremented for RARB low-latency related errors that are not masked in CSR C_CQ_ERR_INFO_MSK ( Section 13.8.14 on page 595 ). The errors which can contribute to this counter are: RARB_LL_WR_HW_ERR, RARB_LL_WR_SW_ERR;"
        ],
        "rarb_err_cntr": [
            448,
            64,
            "This is a count of the number of RARB transaction errors that have been detected. This count excludes errors associated with RARB low-latency transactions. This counter is only incremented for RARB related errors that are not masked in CSR C_CQ_ERR_INFO_MSK ( Section 13.8.14 on page 595 ). The errors which can contribute to this counter are: RARB_BAD_XACTN_ERR, RARB_CMPLTN_ERR, RARB_TOU_WR_HW_ERR, RARB_INVLD_WR_SW_ERR, RARB_TOU_WR_SW_ERR;"
        ],
        "wr_ptr_updt_err_cntr": [
            512,
            64,
            "This is a count of attempts to update a transmit queue or a target queue write pointer with an invalid value. The error which contributes to this counter is WR_PTR_UPDT_ERR ."
        ],
        "cntr0": [
            576,
            192,
            "Reserved for additional TBD error counters"
        ],
        "num_txq_cmd_reads": [
            768,
            256,
            "Number of PCIe command reads issued for transmit prefetch queues. Four counters, one each for reads of 64, 128, 192, or 256 bytes."
        ],
        "num_tgq_cmd_reads": [
            1024,
            256,
            "Number of PCIe command reads issued for target prefetch queue. Four counters, one each for reads of 64, 128, 192, or 256 bytes."
        ],
        "num_tou_cmd_reads": [
            1280,
            256,
            "Number of PCIe command reads issued for TOU prefetch queues. Four counters, one each for reads of 64, 128, 192, or 256 bytes."
        ],
        "tx_waiting_on_read": [
            1536,
            256,
            "Cycles on which transmit prefetch buffers are empty and pool has read requests pending. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 ). Note that this counter does not increment on cycles for which commands in another pool are being processed. CQ would maintain a count of the number of command read requests pending for each of the four counter pools The prefetch unit would increment these counts as a PCIe read is issued and decrement them as they complete. On cycles for which there is no command to process, the head of the CQ pipeline would increment the TX_WAITING_ON_READ counter for each pool that has read requests pending."
        ],
        "tgt_waiting_on_read": [
            1792,
            256,
            "Cycles on which target prefetch buffers are empty and pool has read requests pending. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.45 on page 641 ). Note that this counter does not increment on cycles for which commands in another pool are being processed. Implementation as described for TX_WAITING_ON_READ"
        ],
        "num_tx_cmd_align_errors": [
            2048,
            64,
            "Number of Transmit commands with incorrect alignment, incremented when RC_CMD_ALIGN_ERROR is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "num_tx_cmd_op_errors": [
            2112,
            64,
            "Number of Transmit commands containing invalid operations, incremented when RC_OP_VIOLATION is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "num_tx_cmd_arg_errors": [
            2176,
            64,
            "Number of Transmit commands containing invalid arguments, incremented when RC_CMD_INVALID_ARG is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "num_tx_cmd_perm_errors": [
            2240,
            64,
            "Number of Transmit commands containing invalid resource identifiers, incremented when RC_PERM_VIOLATION is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "num_tgt_cmd_arg_errors": [
            2304,
            64,
            "Number of Target commands containing invalid arguments, incremented when RC_CMD_INVALID_ARG is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "num_tgt_cmd_perm_errors": [
            2368,
            64,
            "Number of Target commands containing invalid resource identifiers, incremented when RC_PERM_VIOLATION is returned to the user in a COMMAND_FAILURE event. Errors in TOU commands are counted in C_TOU_CNTRS_T ."
        ],
        "cq_oxe_num_flits": [
            2432,
            64,
            "Number of command flits sent from CQ to OXE. Each valid command will result in between one and four flits. Incremented as command flits are sent to OXE."
        ],
        "cq_oxe_num_stalls": [
            2496,
            64,
            "Number of cycles on which a command flit is available for OXE but can not be sent because the flow queues are full."
        ],
        "cq_oxe_num_idles": [
            2560,
            64,
            "Number of cycles on which interface to OXE is idle."
        ],
        "cq_tou_num_flits": [
            2624,
            64,
            "Number of command flits sent from CQ to TOU. Incremented as command flits are set to TOU"
        ],
        "cq_tou_num_stalls": [
            2688,
            64,
            "Number of cycles on which a command flit is available for TOU but can not be sent because the Prefetch unit does not have credits to send commands to the TOU command queue (in_ct_fifo_cq)."
        ],
        "cq_tou_num_idles": [
            2752,
            64,
            "Number of cycles on which interface to TOU is idle"
        ],
        "num_idc_cmds": [
            2816,
            256,
            "Number of successfully parsed immediate data commands. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 ). Incremented as the first flit of an IDC command is sent to OXE"
        ],
        "num_dma_cmds": [
            3072,
            256,
            "Number of successfully parsed DMA commands. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 ). Incremented as the first flit of a DMA command is sent to OXE"
        ],
        "num_cq_cmds": [
            3328,
            256,
            "Number of successfully parsed CQ commands processed by the CQ block. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 ) Incremented as Fence and CQ commands are processed."
        ],
        "num_ll_cmds": [
            3584,
            256,
            "Number of successfully parsed commands delivered using the low latency command issue mechanism. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 ) Incremented as the first flit of a command is sent to OXE when pref_q_out_is_low_latency is set."
        ],
        "num_tgt_cmds": [
            3840,
            256,
            "Number of successfully parsed CQ commands processed by target command queues. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the target queue descriptor base table ( Section 13.8.45 on page 641 . All target commands are single flit. Incremented as target commands are sent to LPE"
        ],
        "dma_cmd_counts": [
            4096,
            1024,
            "Counts for each of the successfully parsed commands in C_DMA_OP_T . Offset into the counter array is equal to the OpCode. Incremented as the first flit of command is sent to OXE. These counters include commands issued using the DMA path, but not those issuing using the IDC path (see Errata 3194 )."
        ],
        "cq_cmd_counts": [
            5120,
            1024,
            "Counts for each of the successfully parsed commands in C_CQ_OP_T and C_TGT_OP_T . Offset into the counter array is equal to the OpCode. Incremented as the first flit of command is processed by CQ (for CQ commands) or sent to LPE (target commands). Note that the OpCodes used by CQ commands and target commands do not overlap. CQ uses 0-2 and target uses 8-12."
        ],
        "cycles_blocked": [
            6144,
            256,
            "Number of cycles on which pool had a command ready to send to OXE that could not make progress because another OCUSET won arbitration. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 )."
        ],
        "cntr2": [
            6400,
            768,
            "Unused"
        ],
        "num_ll_ops_successful": [
            7168,
            256,
            "The number of low-latency operations for which the data of the operation was accepted. Barring an uncorrectable error being subsequently detected in the low latency data buffer (error flag LL_BUF_UCOR ), low-latency data that is accepted is forwarded to the CQ's transmit command parser. Each 64-byte ( LL_WR64A0123 ) or 128-byte ( LL_WR128A02 , LL_WR128A13 ) block of data written to the command issue image ( Table 17 on page 125 ) is counted as one low-latency operation. As each such block of data may contain more than one CQ command, there is not a one-to-one correspondence between this NUM_LL_OPS_SUCCESSFUL counter and the NUM_LL_CMDS counter. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 )."
        ],
        "num_ll_ops_rejected": [
            7424,
            256,
            "The number of low-latency operations received for which the data of the operation was not accepted because the corresponding transmit queue was not empty, or the transmit queue's low-latency data buffer was not empty when the low-latency operation was received. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 )."
        ],
        "num_ll_ops_split": [
            7680,
            256,
            "The number of low-latency operations received for which the data of the operation was not accepted because delivery of the operation's data was split into multiple writes to the command issue image, with some or all of those writes containing less than 64 bytes of data. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 )."
        ],
        "num_ll_ops_received": [
            7936,
            256,
            "The number of error-free low-latency operations received. This counter increments whenever any of counters NUM_LL_OPS_SUCCESSFUL , NUM_LL_OPS_REJECTED , or NUM_LL_OPS_SPLIT increments. However, this counter is not necessarily equal to the sum of these other three counters because counters NUM_LL_OPS_REJECTED and NUM_LL_OPS_SPLIT can both increment for the same low-latency operation. Pooled counter, pool determined by MEM_Q_STAT_CNT_POOL in the transmit queue descriptor base table ( Section 13.8.38 on page 636 )."
        ]
    },
    "c_tou_cntrs": {
        "__offset": 1049600,
        "__size": 512,
        "__entries": 1,
        "success_cntr": [
            0,
            64,
            "The number of valid commands processed by TOU"
        ],
        "fail_cntr": [
            64,
            64,
            "The number of commands on which the TOU command parser detects an error. Incremented each time the TOU generates a full event (COMMAND_FAILURE) with one of the following return codes: RC_CMD_ALIGN_ERROR, RC_PERM_VIOLATION, RC_CMD_INVALID_ARG, RC_OP_VIOLATION, RC_UNCOR_TRNSNT, RC_UNCOR;"
        ],
        "cntr0": [
            128,
            128,
            "Reserved"
        ],
        "cq_tou_num_cmds": [
            256,
            64,
            "Number of commands received from CQ"
        ],
        "cq_tou_num_stalls": [
            320,
            64,
            "Number of cycles on which a command is available from CQ but can not be taken because the TOU pipeline is stalled."
        ],
        "tou_oxe_num_flits": [
            384,
            64,
            "Number of command flits sent to OXE. DMA commands are single flit. DMA AMO commands are two flits"
        ],
        "tou_oxe_num_stalls": [
            448,
            64,
            "Number of cycles stalled when sending command to OXE"
        ],
        "tou_oxe_num_idles": [
            512,
            64,
            "Number of cycles on which interface to OXE is idle"
        ],
        "list_rebuild_cycles": [
            576,
            64,
            "Number of cycles that TOU spends on list rebuilds"
        ],
        "cmd_fifo_full_cycles": [
            640,
            64,
            "Number of cycles in which the CT Command FIFO is full"
        ],
        "cntr1": [
            704,
            448,
            "Reserved"
        ],
        "num_doorbell_writes": [
            1152,
            64,
            "Number of commands issued as doorbell writes."
        ],
        "num_ct_updates": [
            1216,
            64,
            "Number of counting event updates received from EE. ."
        ],
        "num_trig_cmds": [
            1280,
            256,
            "Number of triggered commands. Pooled counter, pool is equal to the PFQ number."
        ],
        "num_list_rebuilds": [
            1536,
            256,
            "Number of list CT list rebuilds. Pooled counter, pool is equal to the PFQ number."
        ],
        "ct_cmd_counts": [
            1792,
            1024,
            "Counts for each of the successfully validated commands in C_CT_OP_T . Offset into the counter array is equal to the OpCode."
        ],
        "cntr2": [
            2816,
            1280,
            "Reserved"
        ]
    },
    "c_pct_cntrs": {
        "__offset": 1050112,
        "__size": 1024,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_PCT_ERR_INFO_MSK ( Section 13.11.23 on page 833 ). Due to Errata 2932 , the value of this counter might be inaccurate. Also see erratum 3325 for cases where errors may be over-counted. The errors which can contribute to this counter are: FLOP_FIFO_COR, SCT_CAM_FREE_COR, TCT_CAM_FREE_COR, MST_CAM_FREE_COR, TRS_CAM_FREE_COR, SCT_TBL_COR, TCT_TBL_COR, SMT_TBL_COR, SPT_TBL_COR, TRS_TBL_COR, REQ_REDO_COR, SRB_DATA_RAM_COR, SRB_NLIST_RAM_COR, CLS_CLR_REQ_GEN_COR;"
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_PCT_ERR_INFO_MSK ( Section 13.11.23 on page 833 ). Due to Errata 2932 , the value of this counter might be inaccurate. Also see erratum 3325 for cases where errors may be over-counted. The errors which can contribute to this counter are: FLOP_FIFO_UCOR, SCT_CAM_UCOR, TCT_CAM_UCOR, MST_CAM_UCOR, TRS_CAM_UCOR, SCT_CAM_FREE_UCOR, TCT_CAM_FREE_UCOR, MST_CAM_FREE_UCOR, TRS_CAM_FREE_UCOR, SCT_TBL_UCOR, TCT_TBL_UCOR, SMT_TBL_UCOR, SPT_TBL_UCOR, TRS_TBL_UCOR, REQ_REDO_UCOR, SRB_DATA_RAM_UCOR, SRB_NLIST_RAM_UCOR, CLS_CLR_REQ_GEN_UCOR;"
        ],
        "req_ordered": [
            128,
            64,
            "Count of the number of ordered Portals request packets sent to HNI from OXE. This only includes Portals request packets that have responses. This does not include retry packets that are resent out of the SRB. This also does not include management packets generated by PCT."
        ],
        "req_unordered": [
            192,
            64,
            "Count of the number of unordered Portals request packets sent to HNI from OXE. This only includes Portals request packets that have responses."
        ],
        "req_no_response": [
            256,
            64,
            "Number of Portals request packets sent to HNI from OXE for which no response was expected."
        ],
        "eth_packets": [
            320,
            64,
            "Number of Ethernet packets sent to HNI from OXE."
        ],
        "optip_packets": [
            384,
            64,
            "Number of Optimized non-Portals IP packets sent to HNI from OXE."
        ],
        "ptls_response": [
            448,
            64,
            "Number of Portals response packets sent to HNI from OXE."
        ],
        "responses_received": [
            512,
            64,
            "Number of response packets received"
        ],
        "hrp_responses_received": [
            576,
            64,
            "Number of high rate Put responses received"
        ],
        "hrp_rsp_discard_received": [
            640,
            64,
            "Number of HRP responses received with the discard flag set"
        ],
        "hrp_rsp_err_received": [
            704,
            64,
            "Number of HRP responses received with the error flag set"
        ],
        "conn_sct_open": [
            768,
            64,
            "Count of the number of times a connection is opened at the source"
        ],
        "conn_tct_open": [
            832,
            64,
            "Count of the number of times a connection is opened at the target"
        ],
        "mst_hit_on_som": [
            896,
            64,
            "Occurrences of an MST already existed for an SOM request. The reasons of these occurrences can be found in Section 7.5.23.1 Due to CAS 3001 , this counter also incorrectly increments when a new request that needs a new MST entry fails to obtain one because of lack of credits."
        ],
        "trs_hit_on_req": [
            960,
            64,
            "Occurrences of a TRS already existed for a new request. The reasons of these occurrences can be found in Section 7.5.23.2 Due to CAS 3001 , this counter also incorrectly increments when a new request that needs a new TRS entry fails to obtain one because of lack of credits."
        ],
        "cls_req_miss_tct": [
            1024,
            64,
            "Occurrences where a Close Request misses on TCT"
        ],
        "clear_sent": [
            1088,
            64,
            "Count of the number of times clear is sent"
        ],
        "close_sent": [
            1152,
            64,
            "Count of the number of times close is sent. This includes SW generated close requests."
        ],
        "accel_close": [
            1216,
            64,
            "Count of the number of times the accelerated close process is used"
        ],
        "clear_close_drop": [
            1280,
            64,
            "Count of number of times a clear or close is dropped due to internal congestion to the output FIFO."
        ],
        "req_src_error": [
            1344,
            64,
            "Number of requests sent that have the SRC_ERROR flag set"
        ],
        "bad_seq_nacks": [
            1408,
            64,
            "Count of the number of NACKS generated where there was a sequence number mismatch at the target"
        ],
        "no_tct_nacks": [
            1472,
            64,
            "Count of the number of NACKS received because no TCT entry was available at the target"
        ],
        "no_mst_nacks": [
            1536,
            64,
            "Count of the number of NACKS received because no MST entry was available at the target"
        ],
        "no_trs_nacks": [
            1600,
            64,
            "Count of the number of NACKS received because no TRS entry was available at the target"
        ],
        "no_matching_tct": [
            1664,
            64,
            "Count of the number of NACKS received because no matching TCT connection entry was found at the target"
        ],
        "resource_busy": [
            1728,
            64,
            "Count of the number of NACKS received because either the MST or TRS resource was busy at the target, usually meant the entry was in the process of being deallocated"
        ],
        "err_no_matching_trs": [
            1792,
            64,
            "Count of the number of errors received because no matching TRS connection entry was found for a retried operation at the target"
        ],
        "err_no_matching_mst": [
            1856,
            64,
            "Count of the number of errors received because no matching MST connection entry was found for a retried operation at the target"
        ],
        "spt_timeouts": [
            1920,
            64,
            "Count of the number of request timeouts generated"
        ],
        "sct_timeouts": [
            1984,
            64,
            "Count of the number of SCT timeouts generated"
        ],
        "tct_timeouts": [
            2048,
            64,
            "Count of the number of TCT timeouts generated"
        ],
        "retry_srb_requests": [
            2112,
            64,
            "Number of retry requests generated from the SRB"
        ],
        "retry_trs_put": [
            2176,
            64,
            "Number of retry Put/AMO responses generated from the TRS"
        ],
        "retry_mst_get": [
            2240,
            64,
            "Number of retry Get requests generated from the MST"
        ],
        "clr_cls_stalls": [
            2304,
            64,
            "Count of the number of IXE requests were stalled due to internal Clear/Close request outbound FIFO congestion."
        ],
        "close_rsp_drops": [
            2368,
            64,
            "Count of the number of close responses were dropped due to internal Close response outbound FIFO congestion. Due to errata 3217 , the value of this counter can be unreliable."
        ],
        "trs_rsp_nack_drops": [
            2432,
            64,
            "Count of the number of NACKs and TRS responses that were dropped due to internal TRS retry and NACK response outbound FIFO congestion."
        ],
        "req_blocked_closing": [
            2496,
            64,
            "Number of requests denied (blocked temporarily) because connection was closing"
        ],
        "req_blocked_clearing": [
            2560,
            64,
            "Number of requests denied (blocked temporarily) because connection was clearing"
        ],
        "req_blocked_retry": [
            2624,
            64,
            "Number of requests denied (blocked temporarily) because earlier requests are being retried"
        ],
        "rsp_err_rcvd": [
            2688,
            64,
            "Number of responses received at the source that contains a non-OK and non-NACK return_code."
        ],
        "rsp_dropped_timeout": [
            2752,
            64,
            "Number of responses dropped because the SPT entry had timed out when the response arrived"
        ],
        "rsp_dropped_try": [
            2816,
            64,
            "Number of responses dropped because the Try value in the response did not match that in the SPT entry."
        ],
        "rsp_dropped_cls_try": [
            2880,
            64,
            "Number of Close responses dropped because the Try value in the response did not match that in the SCT entry"
        ],
        "rsp_dropped_inactive": [
            2944,
            64,
            "Number of responses dropped because the SPT entry was inactive"
        ],
        "pct_hni_flits": [
            3008,
            64,
            "Cycles on which flits were sent from PCT to HNI"
        ],
        "pct_hni_stalls": [
            3072,
            64,
            "Cycles on which interface from PCT to HNI is stalled"
        ],
        "pct_ee_events": [
            3136,
            64,
            "Cycles on which events were sent from PCT to EE"
        ],
        "pct_ee_stalls": [
            3200,
            64,
            "Cycles on which interface from PCT to EE is stalled"
        ],
        "pct_cq_notifications": [
            3264,
            64,
            "Cycles on which notifications were sent from PCT to CQ"
        ],
        "pct_cq_stalls": [
            3328,
            64,
            "Cycles on which interface from PCT to CQ is stalled"
        ],
        "pct_mst_cmd0": [
            3392,
            64,
            "Cycles on which commands were sent from PCT to MST on interface bus 0"
        ],
        "pct_mst_stalls0": [
            3456,
            64,
            "Cycles on which interface 0 from PCT to MST is stalled"
        ],
        "pct_mst_cmd1": [
            3520,
            64,
            "Cycles on which commands were sent from PCT to MST on interface bus 1"
        ],
        "pct_mst_stalls1": [
            3584,
            64,
            "Cycles on which interface 1 from PCT to MST is stalled"
        ],
        "sct_stall_state": [
            3648,
            64,
            "Number of times an ordered OXE request encounters an SCT connection that is in the SCT_STALL state and needs to be stalled."
        ],
        "tgt_cls_abort": [
            3712,
            64,
            "Number of times the TCT closing engine has to abort due to a TRS entry still being in the PEND_RSP state."
        ],
        "cls_req_bad_seqno_drops": [
            3776,
            64,
            "Number of close/clear requests dropped due to bad seqno at the target."
        ],
        "req_tct_tmout_drops": [
            3840,
            64,
            "Number of requests dropped due to TCT timeout at the target. This includes both normal requests and close/clear requests"
        ],
        "trs_replay_pend_drops": [
            3904,
            64,
            "Number of replay requests dropped due to TRS pend_rsp bit is set"
        ],
        "cntr_rsvd_1": [
            3968,
            128,
            "Reserved"
        ],
        "req_rsp_latency": [
            4096,
            2048,
            "Request response latency histogram. Due to errata 2930 , the configuration of the bins affects the accuracy of the histogram."
        ],
        "host_access_latency": [
            6144,
            1024,
            "Host access latency histogram. Due to errata 2930 , the configuration of the bins affects the accuracy of the histogram."
        ],
        "cntr_rsvd_2": [
            7168,
            1024,
            "Reserved"
        ]
    },
    "c_ee_cntrs": {
        "__offset": 1051136,
        "__size": 1280,
        "__entries": 1,
        "events_enqueued_cntr": [
            0,
            256,
            "The number of full events enqueued to an event queue. This count does not include null events ( EVENT_NULL_EVENT ) unless an error is reported in the event's return code. The EE inserts error-free null events into event queues as required to maintain alignment requirements for real (non-null) events. ( Section 5.2.2 on page 168 ) Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "events_dropped_rsrvn_cntr": [
            256,
            256,
            "The number of full events, subject to an event queue space reservation, that should have been enqueued, but were not because the event queue was full. The description of EE error flag EQ_OVFLW_RSRVN provides additional information. ( Section 13.15.8 on page 1035 ) This count also includes such events dropped because the event queue buffer, to which the events should have been written, was disabled. This situation should not occur unless software has incorrectly configured the event queue descriptor. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "events_dropped_fc_sc_cntr": [
            512,
            256,
            "The number of flow-control state-change full events that should have been enqueued, but were not because the event queue was full. The description of EE error flag EQ_OVFLW_FC_SC provides additional information. ( Section 13.15.8 on page 1035 ) This count also includes such events dropped because the event queue buffer, to which the events should have been written, was disabled. This situation should not occur unless software has incorrectly configured the event queue descriptor. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "events_dropped_ordinary_cntr": [
            768,
            256,
            "The number of full events that should have been enqueued, but were not because the event queue was full. This count includes all dropped full events that are not included in either EVENTS_DROPPED_RSRVN_CNTR or EVENTS_DROPPED_FC_SC_CNTR . The sum of those two counters and this one is the total number of dropped full events. The description of EE error flag EQ_OVFLW_ORDINARY provides additional information. ( Section 13.15.8 on page 1035 ) This count also includes such events dropped because the event queue buffer, to which the events should have been written, was disabled. This situation should not occur unless software has incorrectly configured the event queue descriptor. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "eq_status_update_cntr": [
            1024,
            256,
            "The number of status updates written to an event queue. Status updates are written to report the fill-level of an event queue crossing a configured threshold and to report dropped events. ( Section 5.2.5 on page 171 ) Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "cbs_written_cntr": [
            1280,
            256,
            "The number of combining buffers written to an event queue. Full events are first written into a 64-byte combining buffer, and then, possibly after some delay, the combining buffer is written to the event queue. If the full events already in the combining buffer do not fill the buffer, additional events may be added to it before the combining buffer is written to the event queue. The number of combining buffers written will be less than or equal to the number of events enqueued ( EVENTS_ENQUEUED_CNTR ). CBS_WRITTEN_CNTR does not include status updates written ( EQ_STATUS_UPDATE_CNTR ). Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "partial_cbs_written_cntr": [
            1536,
            256,
            "The number of partially full combining buffers written to an event queue. A partially full combining buffer is one that still had room for one or more additional event to be added to it at the time it was released to be written to the event queue. Therefore, the end of the buffer was padded with one or more null events. A partially full combining can be written to the event queue because either the size of the next event to be enqueued is such that, to maintain alignment requirements, the next event will need to start a new combining buffer, or because too much time has elapsed without additional events arriving to fill the partially full combining buffer. Note, combining buffers containing null events between real events at the start and end of the buffer are not counted as being partially full buffers by this counter. For example, if the first event to arrive into a buffer is a 16-byte event, and this is followed by a 32-byte event, the buffer will contain the 16-byte real event, followed by a 16-byte null event, followed by the 32-byte real event. The buffer does not have room for any additional events, and so is not counted as a partially full buffer. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "expired_cbs_written_cntr": [
            1792,
            256,
            "The number of partially full combining buffers that were written to their event queue because too much time elapsed without additional events arriving to fill the buffer. Field LATENCY_TOLERANCE in CSR C_EE_CFG_EQ_DESCRIPTOR[2048] ( Section 13.15.37 on page 1090 ) controls how long the EE waits for more events to arrive to fill a partially full combining buffer. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "eq_buffer_switch_cntr": [
            2048,
            256,
            "The number of event queue buffer switches that have been performed. Buffer switching is described in Section 5.2.1.1 on page 167 . Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "deferred_eq_switch_cntr": [
            2304,
            256,
            "The number of event queue buffer switches that could not be performed as soon as requested because there was not sufficient free space immediately available in the old event queue buffer to enqueue the buffer switch event. The buffer switch is eventually performed when space becomes available in the old event queue buffer. Deferred event queue buffer switches may be an indication that software is waiting too long before scheduling buffer switch requests. One or more other events are likely to be dropped when an event queue buffer switch must be deferred. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "addr_trans_prefetch_cntr": [
            2560,
            256,
            "The number of address translations that have been prefetched. When address translation prefetching is enabled for an event queue, the EE requests translations for upcoming memory pages of the event queue before events are written to those pages. This is done to load translations into the ATU's address translation cache in advance of when the translation will be required. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 )."
        ],
        "eq_sw_state_wr_cntr": [
            2816,
            256,
            "The number of times the event queue software state ( Section 13.15.38 on page 1098 ) has been updated using a fast-path write. The rate of increase of this counter relative to CBS_WRITTEN_CNTR may provide an indication of how frequently software is servicing event queues. Pooled counter, pool determined by CNTR_POOL_ID in the event queue descriptor ( Section 13.15.37 on page 1090 ). Note, as with counter EQS_SWS_WR_REQ_CNTR , this counter will not count every event queue software state fast-path write that occurs if the processing of writes received in quick succession, and targeting the same event queue, becomes coalesced in the EE's event queue state pipeline. Unlike counter EQS_SWS_WR_REQ_CNTR , this counter does not increment for fast path writes that target a disabled event queue."
        ],
        "lpe_event_req_cntr": [
            3072,
            64,
            "The number of event requests the EE has received from the LPE. This count includes all event requests, including those that do not result in any full or counting events being generated. Depending on event option, eq_handle and ct_handle configuration, an event request received by the EE may result in a full event being generated, and/or a counting event being generated, or no events being generated."
        ],
        "lpe_fe_cntr": [
            3136,
            64,
            "The number of requests to generate full events that the EE has received from the LPE. This count includes deferred-drop events ( LPE_DD_CNTR )."
        ],
        "lpe_dd_cntr": [
            3200,
            64,
            "The number of deferred-drop event requests the EE has received from the LPE. These are the number of event requests the EE has received from the LPE that, based on event option configuration, will not result in a full event being enqueued, but still require the event request to arbitrate for access to, and be processed by the EE's event queue state pipeline. The event request consumes bandwidth in the EE's event queue state pipeline, where the request is eventually dropped."
        ],
        "lpe_ce_cntr": [
            3264,
            64,
            "The number of requests to generate counting events that the EE has received from the LPE"
        ],
        "lpe_fe_stall_cntr": [
            3328,
            64,
            "The number of core clock (clk) cycles during which an event included in LPE_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "lpe_ce_stall_cntr": [
            3392,
            64,
            "The number of core clock (clk) cycles during which an event included in LPE_CE_CNTR is available and is stalled from advancing in the EE's counting event processing pipeline. Stalls result from arbitration with counting event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's counting event processing pipeline."
        ],
        "ixe_event_req_cntr": [
            3456,
            64,
            "The number of event requests the EE has received from the IXE. This count includes all event requests, including those that do not result in any full or counting events being generated. Depending on event option, eq_handle and ct_handle configuration, an event request received by the EE may result in a full event being generated, and/or a counting event being generated, or no events being generated."
        ],
        "ixe_fe_cntr": [
            3520,
            64,
            "The number of requests to generate full events that the EE has received from the IXE. This count includes deferred-drop events ( IXE_DD_CNTR )."
        ],
        "ixe_dd_cntr": [
            3584,
            64,
            "The number of deferred-drop event requests the EE has received from the IXE. These are the number of event requests the EE has received from the IXE that, based on event option configuration, will not result in a full event being enqueued, but still require the event request to arbitrate for access to, and be processed by the EE's event queue state pipeline. The event request consumes bandwidth in the EE's event queue state pipeline, where the request is eventually dropped."
        ],
        "ixe_ce_cntr": [
            3648,
            64,
            "The number of requests to generate counting events that the EE has received from the IXE"
        ],
        "ixe_fe_stall_cntr": [
            3712,
            64,
            "The number of core clock (clk) cycles during which an event included in IXE_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "ixe_ce_stall_cntr": [
            3776,
            64,
            "The number of core clock (clk) cycles during which an event included in IXE_CE_CNTR is available and is stalled from advancing in the EE's counting event processing pipeline. Stalls result from arbitration with counting event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's counting event processing pipeline."
        ],
        "mst_event_req_cntr": [
            3840,
            64,
            "The number of event requests the EE has received from the MST. This count includes all event requests, including those that do not result in any full or counting events being generated. Depending on event option, eq_handle and ct_handle configuration, an event request received by the EE may result in a full event being generated, and/or a counting event being generated, or no events being generated."
        ],
        "mst_fe_cntr": [
            3904,
            64,
            "The number of requests to generate full events that the EE has received from the MST. This count includes deferred-drop events ( MST_DD_CNTR )."
        ],
        "mst_dd_cntr": [
            3968,
            64,
            "The number of deferred-drop event requests the EE has received from the MST. These are the number of event requests the EE has received from the MST that, based on event option configuration, will not result in a full event being enqueued, but still require the event request to arbitrate for access to, and be processed by the EE's event queue state pipeline. The event request consumes bandwidth in the EE's event queue state pipeline, where the request is eventually dropped."
        ],
        "mst_ce_cntr": [
            4032,
            64,
            "The number of requests to generate counting events that the EE has received from the MST"
        ],
        "mst_fe_stall_cntr": [
            4096,
            64,
            "The number of core clock (clk) cycles during which an event included in MST_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "mst_ce_stall_cntr": [
            4160,
            64,
            "The number of core clock (clk) cycles during which an event included in MST_CE_CNTR is available and is stalled from advancing in the EE's counting event processing pipeline. Stalls result from arbitration with counting event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's counting event processing pipeline."
        ],
        "pct_event_req_cntr": [
            4224,
            64,
            "The number of event requests the EE has received from the PCT. This count includes all event requests, including those that do not result in any full or counting events being generated. Depending on event option, eq_handle and ct_handle configuration, an event request received by the EE may result in a full event being generated, and/or a counting event being generated, or no events being generated."
        ],
        "pct_fe_cntr": [
            4288,
            64,
            "The number of requests to generate full events that the EE has received from the PCT. This count includes deferred-drop events ( PCT_DD_CNTR )."
        ],
        "pct_dd_cntr": [
            4352,
            64,
            "The number of deferred-drop event requests the EE has received from the PCT. These are the number of event requests the EE has received from the PCT that, based on event option configuration, will not result in a full event being enqueued, but still require the event request to arbitrate for access to, and be processed by the EE's event queue state pipeline. The event request consumes bandwidth in the EE's event queue state pipeline, where the request is eventually dropped."
        ],
        "pct_ce_cntr": [
            4416,
            64,
            "The number of requests to generate counting events that the EE has received from the PCT"
        ],
        "pct_fe_stall_cntr": [
            4480,
            64,
            "The number of core clock (clk) cycles during which an event included in PCT_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "pct_ce_stall_cntr": [
            4544,
            64,
            "The number of core clock (clk) cycles during which an event included in PCT_CE_CNTR is available and is stalled from advancing in the EE's counting event processing pipeline. Stalls result from arbitration with counting event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's counting event processing pipeline."
        ],
        "hni_event_req_cntr": [
            4608,
            64,
            "The number of event requests the EE has received from the HNI. This count includes all event requests, including those that do not result in any full events being generated. Depending on eq_handle configuration, an event request received by the EE may result in a full event being generated, or no event being generated. The HNI does not request counting events."
        ],
        "hni_fe_cntr": [
            4672,
            64,
            "The number of requests to generate full events that the EE has received from the HNI. Each request included in this count is expected to result in a full event being enqueued. Unlike requests generated by some other blocks, such as the LPE ( LPE_DD_CNTR ), HNI-generated event requests are not subject to deferred dropping."
        ],
        "hni_fe_stall_cntr": [
            4736,
            64,
            "The number of core clock (clk) cycles during which an event included in HNI_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "cq_event_req_cntr": [
            4800,
            64,
            "The number of event requests the EE has received from the CQ. This count includes all event requests, including those that do not result in any full events being generated. Depending on eq_handle configuration, an event request received by the EE may result in a full event being generated, or no event being generated. The CQ does not request counting events."
        ],
        "cq_fe_cntr": [
            4864,
            64,
            "The number of requests to generate full events that the EE has received from the CQ. Each request included in this count is expected to result in a full event being enqueued. Unlike requests generated by some other blocks, such as the LPE ( LPE_DD_CNTR ), CQ-generated event requests are not subject to deferred dropping."
        ],
        "cq_fe_stall_cntr": [
            4928,
            64,
            "The number of core clock (clk) cycles during which an event included in CQ_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "ts_fe_cntr": [
            4992,
            64,
            "The number of timestamp full events the EE has generated across all event queues that are enabled to received timestamp events ( Section 13.15.41 on page 1107 )."
        ],
        "ts_fe_stall_cntr": [
            5056,
            64,
            "The number of core clock (clk) cycles during which an event included in TS_FE_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from arbitration with full event requests the EE is receiving from other blocks and from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "fe_arb_out_event_cntr": [
            5120,
            64,
            "The aggregate number of full event requests received by the EE, from all of its client blocks and including timestamp events. This value is measured at the output of the EE's full event arbiter. Under quiescent conditions, and barring differences arising from differing initialization, this counter should be equal to the sum of: LPE_FE_CNTR, IXE_FE_CNTR, MST_FE_CNTR, PCT_FE_CNTR, HNI_FE_CNTR, CQ_FE_CNTR, TS_FE_CNTR;"
        ],
        "fe_arb_out_stall_cntr": [
            5184,
            64,
            "The number of core clock (clk) cycles during which an event included in FE_ARB_OUT_EVENT_CNTR is available and is stalled from advancing in the EE's full event processing pipeline. Stalls result from back-pressure limiting the rate at which event requests can enter the EE's full event processing pipeline."
        ],
        "ce_arb_out_event_cntr": [
            5248,
            64,
            "The aggregate number of counting event requests received by the EE from all of its client blocks. This value is measured at the output of the EE's counting event arbiter. Under quiescent conditions, and barring differences arising from differing initialization, this counter should be equal to the sum of: LPE_CE_CNTR, IXE_CE_CNTR, MST_CE_CNTR, PCT_CE_CNTR;"
        ],
        "ce_arb_out_stall_cntr": [
            5312,
            64,
            "The number of core clock (clk) cycles during which an event included in the CE_ARB_OUT_EVENT_CNTR is available and is stalled from advancing in the EE's counting event processing pipeline. Stalls result from back-pressure limiting the rate at which event requests can enter the EE's counting event processing pipeline."
        ],
        "lpe_query_eq_none_cntr": [
            5376,
            64,
            "The number of LPE event queue space query requests, targeting the null event queue ( EQ_NONE ), received by the EE."
        ],
        "eqs_lpe_query_req_cntr": [
            5440,
            64,
            "The number of LPE event queue space query requests processed by the EE as measured at the input to the EE's event queue state pipeline. This count excludes requests counted in LPE_QUERY_EQ_NONE_CNTR . LPE event queue space queries have the highest priority among all the request types that arbitrate for access to the event queue state pipeline; therefore, they are never stalled."
        ],
        "eqs_csr_req_cntr": [
            5504,
            64,
            "The number of bubbles inserted into the EE's event queue state pipeline to allow CSR access to memories used while processing other types of requests in the event queue state pipeline."
        ],
        "eqs_csr_stall_cntr": [
            5568,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_CSR_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline."
        ],
        "eqs_hws_init_req_cntr": [
            5632,
            64,
            "The number of event queue state initialization requests ( Section 13.15.34 on page 1077 ) processed by the EE as measured at the input to the EE's event queue state pipeline."
        ],
        "eqs_hws_init_stall_cntr": [
            5696,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_HWS_INIT_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline."
        ],
        "eqs_expired_cb_req_cntr": [
            5760,
            64,
            "The number of expired combining buffers processed by the EE, as measured at the input to the EE's event queue state pipeline. Expired combining buffers are partially full combining buffers that are being released for writing to their event queue because too much time elapsed without additional events arriving to fill the buffer."
        ],
        "eqs_expired_cb_stall_cntr": [
            5824,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_EXPIRED_CB_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline."
        ],
        "eqs_sts_updt_req_cntr": [
            5888,
            64,
            "The number of secondary event queue operations processed by the EE, as measured at the input to the EE's event queue state pipeline. Secondary event queue operations are used to: update the status area of the event queue, perform an event queue buffer switch, and, prefetch an event queue address translation;"
        ],
        "eqs_sts_updt_stall_cntr": [
            5952,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_STS_UPDT_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline. Stalls also occur, for this type of request, if a free combining buffer is not available to allocate to the request."
        ],
        "eqs_sws_wr_req_cntr": [
            6016,
            64,
            "The number of event queue software state fast-path writes processed by the EE, as measured at the input to the EE's event queue state pipeline. Note, if multiple event queue software state fast-path writes targeting the same event queue are received by the EE is quick succession, the processing in the EE's event queue state pipeline of writes targeting the same event queue can be coalesced. When this occurs, this count will be less than the actual number of event queue software state fast-path writes received."
        ],
        "eqs_sws_wr_stall_cntr": [
            6080,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_SWS_WR_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline. Stalls also occur, for this type of request, if a free combining buffer is not available to allocate to the request."
        ],
        "eqs_event_req_cntr": [
            6144,
            64,
            "The number of full event requests processed by the EE, as measured at the input to the EE's event queue state pipeline. Under quiescent conditions and, and barring differences arising from differing initialization, this counter should be equal to FE_ARB_OUT_EVENT_CNTR ."
        ],
        "eqs_event_stall_cntr": [
            6208,
            64,
            "The number of core clock (clk) cycles during which a request included in EQS_EVENT_REQ_CNTR is available and is stalled from advancing in the EE's event queue state pipeline. Stalls result from arbitration with other types of requests entering the event queue state pipeline. Stalls also occur, for this type of request, if a free combining buffer is not available to allocate to the request. This counter is closely related to FE_ARB_OUT_STALL_CNTR . FE_ARB_OUT_STALL_CNTR includes stalls due to certain CSR accesses that are not included in this counter."
        ],
        "eqs_arb_out_req_cntr": [
            6272,
            64,
            "The number of requests processed by the EE's event queue state pipeline. Under quiescent conditions, and barring differences arising from differing initialization, this counter should be equal to the sum of: EQS_LPE_QUERY_REQ_CNTR, EQS_CSR_REQ_CNTR, EQS_HWS_INIT_REQ_CNTR, EQS_EXPIRED_CB_REQ_CNTR, EQS_STS_UPDT_REQ_CNTR, EQS_SWS_WR_REQ_CNTR, EQS_EVENT_REQ_CNTR;"
        ],
        "eqs_free_cb_stall_cntr": [
            6336,
            64,
            "The number of core clock (clk) cycles during which the only types of requests that are available to enter the EE's event queue state pipeline are requests that can only advance if a free combining buffer is available, and there are no free combining buffers available. This is a measure of the amount of time the event queue state pipeline is stalled due to there not being a free combining buffers as soon as one is needed."
        ],
        "addr_trans_req_cntr": [
            6400,
            64,
            "The aggregate number of address translation requests issued to the ATU"
        ],
        "tarb_wr_req_cntr": [
            6464,
            64,
            "The number of memory write requests the EE has issued to the TARB. Each write request writes the data of one combining buffer, containing one or more full events, or an update of an event queue status area."
        ],
        "tarb_irq_req_cntr": [
            6528,
            64,
            "The number of interrupt requests the EE has issued to the TARB"
        ],
        "tarb_stall_cntr": [
            6592,
            64,
            "The number of core clock (clk) cycles during which the EE has either a TARB memory write request or interrupt request pending, which it is unable to forward to the TARB because of back-pressure from the TARB"
        ],
        "event_put_cntr": [
            6656,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_get_cntr": [
            6720,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_atomic_cntr": [
            6784,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_fetch_atomic_cntr": [
            6848,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_put_overflow_cntr": [
            6912,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_get_overflow_cntr": [
            6976,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_atomic_overflow_cntr": [
            7040,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_fetch_atomic_overflow_cntr": [
            7104,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_send_cntr": [
            7168,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_ack_cntr": [
            7232,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_reply_cntr": [
            7296,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_link_cntr": [
            7360,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_search_cntr": [
            7424,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_state_change_cntr": [
            7488,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_unlink_cntr": [
            7552,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_rendezvous_cntr": [
            7616,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_ethernet_cntr": [
            7680,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_command_failure_cntr": [
            7744,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_triggered_op_cntr": [
            7808,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_ethernet_fgfc_cntr": [
            7872,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_pct_cntr": [
            7936,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_match_cntr": [
            8000,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_error_cntr": [
            8448,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_timestamp_cntr": [
            8512,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_eq_switch_cntr": [
            8576,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "event_null_event_cntr": [
            8640,
            64,
            "For each possible type of event, the number of events of that type that have been processed in the EE's event queue state pipeline. These are events that will be written to an event queue, but at the time this counter is incremented, the event is still resident in a combining buffer which has not yet been written to the event queue. These counters exclude deferred-drop events. Null events are not counted unless an error is reported in the event's return code. The lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 0. The second to lowest indexed counter, in this vector of counters, corresponds to an event with field EVENT_TYPE equal to 1, and so on. Some possible EVENT_TYPE values are unassigned, and so some counters in this vector are not expected to ever increment."
        ],
        "mem_cor_err_cntr": [
            8704,
            64,
            "This is a count of the number of correctable memory, bus, and state vector errors that have occurred. This counter is only incremented for correctable memory, bus, and state vector errors that are not masked in CSR C_EE_EXT_ERR_INFO_MSK ( Section 13.15.23 on page 1061 ). The errors which can contribute to this counter are: LEO_MEM_COR, PTS_MEM_COR, IXE_BUS_COR, LPE_BUS_COR, MST_BUS_COR, PCT_BUS_COR, HNI_BUS_COR, CQ_BUS_COR, EQD_MEM_COR, EQSWS_MEM_COR, EQHWS_MEM_COR, ECBSB_MEM_COR, ECB_MEM_COR, RARB_HDR_BUS_COR, RARB_DATA_BUS_COR, ACB_VECT_COR, EQSWUPD_VECT_COR, LM_CBEQ_MEM_COR, LM_STATE_VECT_COR, TRNRSP_MEM_COR, TRNRSP_BUS_COR, RLSCB_VECT_COR, TRNCB_VECT_COR;"
        ],
        "mem_ucor_err_cntr": [
            8768,
            64,
            "This is a count of the number of uncorrectable memory, bus, and state vector errors that have been detected. This counter is only incremented for uncorrectable memory, bus, and state vector errors that are not masked in CSR C_EE_EXT_ERR_INFO_MSK ( Section 13.15.23 on page 1061 ). The errors which can contribute to this counter are: LEO_MEM_UCOR, PTS_MEM_UCOR, IXE_BUS_UCOR, LPE_BUS_UCOR, MST_BUS_UCOR, PCT_BUS_UCOR, HNI_BUS_UCOR, CQ_BUS_UCOR, EQD_MEM_UCOR, EQSWS_MEM_UCOR, EQHWS_MEM_UCOR, ECBSB_MEM_UCOR, ECB_MEM_UCOR, RARB_HDR_BUS_UCOR, RARB_DATA_BUS_UCOR, ACB_VECT_UCOR, LM_CBEQ_MEM_UCOR, TRNRSP_MEM_UCOR, TRNRSP_BUS_UCOR, RLSCB_VECT_UCOR, TRNCB_VECT_UCOR;"
        ],
        "eq_dsabld_event_err_cntr": [
            8832,
            64,
            "This is a count of the number of requests to generate full events that have been received, but dropped because the request targeted a disabled event queue. Conditions that cause this counter to increment also set error flag EQ_DSABLD_EVENT , described in Section 13.15.8 on page 1035 ."
        ],
        "eq_dsabld_sws_err_cntr": [
            8896,
            64,
            "This is a count of the number of event queue software state fast-path writes that software has performed and that target an event queue that is disabled. Conditions that cause this counter to increment also set error flag EQ_DSABLD_SW_STATE_WR , described in Section 13.15.8 on page 1035 ."
        ],
        "eq_dsabld_lpeq_err_cntr": [
            8960,
            64,
            "This is a count of the number of LPE Queries, targeting disabled event queues, that have been received. Conditions that cause this counter to increment also set error flag EQ_DSABLD_LPE_QUERY , described in Section 13.15.8 on page 1035 ."
        ],
        "eq_rsrvn_uflw_err_cntr": [
            9024,
            64,
            "This is a count of the number of full event requests received, for which space should have been reserved by the LPE in the targeted event queue, but for which sufficient reserved space was not available in the event queue. Conditions that cause this counter to increment also set error flag EQ_RSRVN_UFLW , described in Section 13.15.8 on page 1035 ."
        ],
        "unxpctd_trnsltn_rsp_err_cntr": [
            9088,
            64,
            "This is a count of the number of translation responses received from the ATU that were unexpected. Conditions that cause this counter to increment also set error flag UNXPCTD_TRNSLTN_RSP , described in Section 13.15.8 on page 1035 . More information about the conditions that cause this error are included in the description of this error flag."
        ],
        "rarb_hw_err_cntr": [
            9152,
            64,
            "This is a count of the number of corrupt requests received from the RARB and for which the corruption is likely caused by a hardware problem. Conditions that cause this counter to increment also set error flag RARB_HW_ERR , described in Section 13.15.8 on page 1035 . More information about the conditions that cause this error are included in the description of this error flag."
        ],
        "rarb_sw_err_cntr": [
            9216,
            64,
            "This is a count of the number of invalid fast-path write requests received from the RARB. The problem is caused by an MMIO request that has been incorrectly formed by software. Conditions that cause this counter to increment also set error flag RARB_SW_ERR , described in Section 13.15.8 on page 1035 . More information about the conditions that cause this error are included in the description of this error flag."
        ],
        "tarb_err_cntr": [
            9280,
            64,
            "This is a count of the number of requests to the TARB that have been dropped because an error prevents the request from being correctly issued. Conditions that cause this counter to increment also set error flag TARB_ERR , described in Section 13.15.8 on page 1035 . More information about the conditions that cause this error are included in the description of this error flag."
        ],
        "eq_state_ucor_err_cntr": [
            9344,
            64,
            "This is a count of the number of operations that were dropped by the event queue state pipeline, without being processed, because an uncorrectable error was detected in the event queue state while performing the operation. Conditions that cause this counter to increment also set error flag EQ_STATE_UCOR , described in Section 13.15.8 on page 1035 . More information about the conditions that cause this error are included in the description of this error flag."
        ],
        "cntr_rsvd": [
            9408,
            832,
            "Reserved for the potential addition of more EE counters"
        ]
    },
    "c_lpe_cntrs": {
        "__offset": 159842304,
        "__size": 1280,
        "__entries": 1,
        "success_cntr": [
            0,
            64,
            "The total number of network requests and commands completed successfully by LPE"
        ],
        "fail_cntr": [
            64,
            64,
            "The total number of network requests and commands unsuccessfully completed by LPE"
        ],
        "mem_cor_err_cntr": [
            128,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_LPE_ERR_INFO_MSK ( Section 13.13.14 on page 967 ). The errors which can contribute to this counter are listed in Table 334 ."
        ],
        "mem_ucor_err_cntr": [
            192,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_LPE_ERR_INFO_MSK ( Section 13.13.14 on page 967 ). The errors which can contribute to this counter are listed in Table 334 ."
        ],
        "cntr0": [
            256,
            64,
            "Reserved"
        ],
        "put_cmds": [
            320,
            64,
            "Number of Put commands received by LPE"
        ],
        "rendezvous_put_cmds": [
            384,
            64,
            "Number of Rendezvous Put commands received by LPE"
        ],
        "get_cmds": [
            448,
            64,
            "Number of Get commands received by LPE"
        ],
        "amo_cmds": [
            512,
            64,
            "Number of non-fetching AMO commands received by LPE"
        ],
        "famo_cmds": [
            576,
            64,
            "Number of fetching AMO commands received by LPE"
        ],
        "cntr1": [
            640,
            320,
            "Reserved"
        ],
        "err_entry_not_found_ethernet": [
            960,
            64,
            "Count of the number of Ethernet requests dropped because an entry was not found in the searched list (Priority or Request)"
        ],
        "err_pt_disabled_eq_full": [
            1024,
            64,
            "Count of LPE errors. PtlTE disabled because event queue was full."
        ],
        "err_pt_disabled_req_empty": [
            1088,
            64,
            "Count of LPE errors. PtlTE disabled because request queue was empty"
        ],
        "err_pt_disabled_cant_alloc_unexpected": [
            1152,
            64,
            "Count of LPE errors. PtlTE disabled because space could not be allocated on the Unexpected list and the Request queue was empty."
        ],
        "err_pt_disabled_no_match_in_overflow": [
            1216,
            64,
            "Count of LPE errors. PtlTE disabled because there was no match on the Overflow list. i.e. no space for the payload of an Unexpected message"
        ],
        "err_eq_disabled": [
            1280,
            64,
            "Count of LPE errors. Request was dropped because target event queue was disabled."
        ],
        "err_op_violation": [
            1344,
            64,
            "Count of LPE errors. Request was dropped because opcode did not match the options on the matched buffer."
        ],
        "err_entry_not_found_unlink_failed": [
            1408,
            64,
            "Count of Unlink commands that failed to match an entry"
        ],
        "err_entry_not_found_eq_full": [
            1472,
            64,
            "Count of requests dropped because the event queue was full and flow control was disabled"
        ],
        "err_entry_not_found_req_empty": [
            1536,
            64,
            "Count of requests dropped because request queue was empty and flow control was disabled"
        ],
        "err_entry_not_found_no_match_in_overflow": [
            1600,
            64,
            "Count of the number of requests dropped because no match was found on the Overflow list and flow control was disabled."
        ],
        "err_entry_not_found_cant_alloc_unexpected": [
            1664,
            64,
            "Count of the number of requests dropped because it was not possible to allocate a list entry on the Unexpected list, the Request list was empty, and flow control was disabled,"
        ],
        "err_invalid_endpoint": [
            1728,
            64,
            "Count of invalid endpoint errors"
        ],
        "err_no_space_append": [
            1792,
            64,
            "Count of Append commands rejected because a list entry could not be allocated"
        ],
        "err_no_space_net": [
            1856,
            64,
            "Count of requests dropped due to matching a list entry without enough space on a non-space-checking interface"
        ],
        "err_search_no_match": [
            1920,
            64,
            "Count of search events that return NO_MATCH"
        ],
        "err_setstate_no_match": [
            1984,
            64,
            "Count of failed SetState commands"
        ],
        "err_src_error": [
            2048,
            64,
            "Count of the number of requests dropped because an error was detected at the source"
        ],
        "err_ptlte_sw_managed": [
            2112,
            64,
            "Count of Append command rejected for targeting a software managed interface"
        ],
        "err_illegal_op": [
            2176,
            64,
            "Count of illegal opcodes in Portals packets"
        ],
        "err_restricted_unicast": [
            2240,
            64,
            "A unicast restricted operation targets a locally managed list entry and EN_RESTRICTED_UNICAST_LM is clear"
        ],
        "cntr2": [
            2304,
            320,
            "Reserved"
        ],
        "event_put_overflow": [
            2624,
            64,
            "Count of the number of Put overflow events sent to EE"
        ],
        "cntr3": [
            2688,
            64,
            "Reserved"
        ],
        "event_get_overflow": [
            2752,
            64,
            "Count of the number of Get overflow events sent to EE"
        ],
        "cntr4": [
            2816,
            64,
            "Reserved"
        ],
        "event_atomic_overflow": [
            2880,
            64,
            "Count of the number of Atomic overflow events sent to EE"
        ],
        "plec_frees_csr": [
            2944,
            64,
            "Count of the number of frees in the Persistent List Entry Cache resulting from CSR writes to the PtlTE"
        ],
        "event_fetch_atomic_overflow": [
            3008,
            64,
            "Count of the number of Fetching Atomic overflow events sent to EE"
        ],
        "event_search": [
            3072,
            64,
            "Count of the number of Search events sent to EE"
        ],
        "event_rendezvous": [
            3136,
            64,
            "Count of the number of Rendezvous events sent to EE"
        ],
        "event_link": [
            3200,
            64,
            "Count of the number of Link events sent to EE"
        ],
        "event_unlink": [
            3264,
            64,
            "Count of the number of Unlink events sent to EE"
        ],
        "event_statechange": [
            3328,
            64,
            "Count of the number of State Change events sent to EE"
        ],
        "plec_allocs": [
            3392,
            64,
            "Count of the number of allocations in the Persistent List Entry Cache"
        ],
        "plec_frees": [
            3456,
            64,
            "Count of the number of frees in the Persistent List Entry Cache due to functional Unlinks or replacements"
        ],
        "plec_hits": [
            3520,
            64,
            "Count of the number of hits in the Persistent List Entry Cache"
        ],
        "cyc_no_rdy_cdts": [
            3584,
            64,
            "Count of the number of cycles in which an IXE MRQ dequeue could not be initiated because no Ready PLEQ credits were available"
        ],
        "cyc_rrq_blocked": [
            3648,
            256,
            "Count of the number of cycles on which a PE Match Request Queue dequeue was blocked because a Ready Request Queue was full. One counter for each of the four PEs"
        ],
        "cyc_blocked_lossless": [
            3904,
            64,
            "Count of the number of cycles on which a PtlTE was blocked because the required list was empty and the PtlTE was in lossless mode"
        ],
        "cyc_blocked_ixe_put": [
            3968,
            64,
            "Count of the number of cycles on which LPE was blocked sending a Put request to IXE"
        ],
        "cyc_blocked_ixe_get": [
            4032,
            64,
            "Count of the number of cycles on which LPE was blocked sending a Get request to IXE"
        ],
        "search_cmds": [
            4096,
            64,
            "The number of Search commands LPE received"
        ],
        "search_success": [
            4160,
            64,
            "The number of successful matches generated by Search commands"
        ],
        "search_fail": [
            4224,
            64,
            "The number of Search commands that did not match"
        ],
        "search_delete_cmds": [
            4288,
            64,
            "The number of Search&Delete commands LPE received"
        ],
        "search_delete_success": [
            4352,
            64,
            "The number of match list entries deleted by Search&Delete command"
        ],
        "search_delete_fail": [
            4416,
            64,
            "The number of Search&Delete commands that did not find a match."
        ],
        "unlink_cmds": [
            4480,
            64,
            "The number of Unlink commands LPE received"
        ],
        "unlink_success": [
            4544,
            64,
            "The number of Unlink commands successfully matched"
        ],
        "net_match_requests": [
            4608,
            256,
            "The number of network requests LPE received. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_success": [
            4864,
            256,
            "The number of network requests LPE successfully completed. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_useonce": [
            5120,
            256,
            "The number of network requests LPE successfully matched to use once buffers. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_local": [
            5376,
            256,
            "The number of network requests LPE successfully matched to locally managed buffers. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_priority": [
            5632,
            256,
            "The number of network requests LPE successfully matched on the Priority list.One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_overflow": [
            5888,
            256,
            "The number of network requests LPE successfully matched on the Overflow list. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "net_match_request": [
            6144,
            256,
            "The number of network requests LPE successfully matched on the Request list.One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "append_cmds": [
            6400,
            256,
            "The number of Append commands LPE received. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "append_success": [
            6656,
            256,
            "The number of Append commands LPE successfully completed. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "setstate_cmds": [
            6912,
            256,
            "The number of SetState commands LPE received. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "setstate_success": [
            7168,
            256,
            "The number of successful SetState commands. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "search_nid_any": [
            7424,
            256,
            "The number of searches of all kinds received by LPE that used NID_ANY. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "search_pid_any": [
            7680,
            256,
            "The number of searches of all kinds received by LPE that used PID_ANY. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "search_rank_any": [
            7936,
            256,
            "The number of searches of all kinds received by LPE that used RANK_ANY. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "rndzv_puts": [
            8192,
            256,
            "The number of Rendezvous Puts received by LPE. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "rndzv_puts_offloaded": [
            8448,
            256,
            "The number of Rendezvous Puts that LPE was able to offload. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "num_truncated": [
            8704,
            256,
            "The number of packets that were truncated. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "unexpected_get_amo": [
            8960,
            256,
            "The number of Get and AMO packets that match on Overflow or Request, resulting in RC_DELAYED. One counter for each of the four counter pools ( CNTR_POOL ) defined in C_LPE_CFG_PTL_TABLE[2048] ."
        ],
        "cntr_rsvd": [
            9216,
            1024,
            "Reserved"
        ]
    },
    "c_ixe_cntrs": {
        "__offset": 159843584,
        "__size": 1344,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_IXE_ERR_INFO_MSK (see Section 13.10.14 on page 757 ). The errors which can contribute to this counter are: FLOP_FIFO_COR, PUT_RESP_MEM_COR, GET_REQ_MEM_COR, RDFQ_LIST_MEM_COR, WR_MD_MEM_COR, EVENT_FIFO_COR, WR_EV_MEM_COR, PKT_FLIT_FIFO_COR, PBUF_LIST_MEM_COR, PBUF_SB_MEM_COR, ATU_RESP_COR, RDOQ_COR, INGRESSQ_COR, INFO_COR, CMD_INFO_COR, SIDEBAND_COR, P_CMD_COR, NP_CMD_COR, AMO_INFO_COR, ADDR_COR, RD_BUF_COR, ACK_RD_BUF_COR, HNI_FLIT_COR, RPU_LIST_MEM_COR, RPU_ST_MEM_COR, RARB_HDR_BUS_COR, RARB_DATA_BUS_COR, PBUF_FLIT_MEM_COR;"
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_IXE_ERR_INFO_MSK (see Section 13.10.14 on page 757 ). The errors which can contribute to this counter are: FLOP_FIFO_UCOR, PUT_RESP_MEM_UCOR, GET_REQ_MEM_UCOR, RDFQ_LIST_MEM_UCOR, WR_MD_MEM_UCOR, EVENT_FIFO_UCOR, WR_EV_MEM_UCOR, PKT_FLIT_FIFO_UCOR, PBUF_LIST_MEM_UCOR, PBUF_SB_MEM_UCOR, ATU_RESP_UCOR, RDOQ_UCOR, INGRESSQ_UCOR, INFO_UCOR, CMD_INFO_UCOR, SIDEBAND_UCOR, P_CMD_UCOR, NP_CMD_UCOR, AMO_INFO_UCOR, ADDR_UCOR, RD_BUF_UCOR, ACK_RD_BUF_UCOR, HNI_FLIT_UCOR, RPU_LIST_MEM_UCOR, RPU_ST_MEM_UCOR, RARB_HDR_BUS_UCOR, RARB_DATA_BUS_UCOR, PBUF_FLIT_MEM_UCOR;"
        ],
        "cntr1": [
            128,
            128,
            "Reserved"
        ],
        "port_dfa_mismatch": [
            256,
            64,
            "Packets discarded because the DFA was incorrect ( PORT_DFA_MISMATCH )"
        ],
        "hdr_checksum_errors": [
            320,
            64,
            "Packets discarded because header checksum was incorrect ( HDR_CHECKSUM_ERR )"
        ],
        "ipv4_checksum_errors": [
            384,
            64,
            "Standard IPv4 packets where a header checksum error was detected ( IPV4_CHECKSUM_ERR )"
        ],
        "hrp_req_errors": [
            448,
            64,
            "Total number of packets where a HRP request error was detected ( HRP_REQ_ERR )"
        ],
        "ip_options_errors": [
            512,
            64,
            "Total number of IP packets where a options error was detected ( IPV4_OPTIONS_ERR , IPV6_OPTIONS_ERR )"
        ],
        "get_len_errors": [
            576,
            64,
            "Total number of packets where a get packet length error was detected ( GET_LEN_ERR )"
        ],
        "roce_icrc_error": [
            640,
            64,
            "Total number of packets where ROCE_ICRC_ERR was detected"
        ],
        "parser_par_errors": [
            704,
            64,
            "Total number of parity errors detected in the parser ( PBUF_PKT_PERR , PKT_FLIT_FIFO_PERR )"
        ],
        "pbuf_rd_errors": [
            768,
            64,
            "Total number of packet buffer read errors detected ( PBUF_RD_ERR )"
        ],
        "hdr_ecc_errors": [
            832,
            64,
            "Total number of header ECC errors detected ( HDR_ECC_ERR )"
        ],
        "cntr2": [
            896,
            128,
            "Reserved"
        ],
        "rx_udp_pkt": [
            1024,
            64,
            "Total number of UDP packets received"
        ],
        "rx_tcp_pkt": [
            1088,
            64,
            "Total number of TCP packets received"
        ],
        "rx_ipv4_pkt": [
            1152,
            64,
            "Total number of IPv4 packets received"
        ],
        "rx_ipv6_pkt": [
            1216,
            64,
            "Total number of IPv6 packets received"
        ],
        "rx_roce_pkt": [
            1280,
            64,
            "Total number of RoCE packets received"
        ],
        "rx_ptl_gen_pkt": [
            1344,
            64,
            "Total number of generic portals packets received"
        ],
        "rx_ptl_sml_pkt": [
            1408,
            64,
            "Total number of small portals packets received"
        ],
        "rx_ptl_unrestricted_pkt": [
            1472,
            64,
            "Total number of portals unrestricted packets received"
        ],
        "rx_ptl_smallmsg_pkt": [
            1536,
            64,
            "Total number of portals small message packets received"
        ],
        "rx_ptl_continuation_pkt": [
            1600,
            64,
            "Total number of portals continuation packets received"
        ],
        "rx_ptl_restricted_pkt": [
            1664,
            64,
            "Total number of portals restricted packets received"
        ],
        "rx_ptl_connmgmt_pkt": [
            1728,
            64,
            "Total number of portals connection management packets received"
        ],
        "rx_ptl_response_pkt": [
            1792,
            64,
            "Total number of portals response packets received"
        ],
        "rx_unrecognized_pkt": [
            1856,
            64,
            "Total number of packets received which were not UDP, TCP, or Portals"
        ],
        "rx_ptl_sml_amo_pkt": [
            1920,
            64,
            "Total number of small AMO packets received"
        ],
        "rx_ptl_msgs": [
            1984,
            64,
            "Total number of Portals messages received"
        ],
        "rx_ptl_multi_msgs": [
            2048,
            64,
            "Number of Portals multi-packet messages received"
        ],
        "rx_ptl_mr_msgs": [
            2112,
            64,
            "Number of Portals multicast/reduction messages received"
        ],
        "rx_pkt_drop_pct": [
            2176,
            64,
            "Total number of received packets which were dropped due to a drop indication from the PCT. This may be due to a sequence number mismatch, lack of target resources, or an error within the PCT."
        ],
        "rx_pkt_drop_rmu_norsp": [
            2240,
            64,
            "Total number of received packets which were dropped due to the RMU returned a non-OK return code where no response is returned indicating an error. This applies to Ethernet, multicast, and HRP requests. Due to erratum 3115 this counter will incorrectly not increment for multicast or HRP requests."
        ],
        "rx_pkt_drop_rmu_wrsp": [
            2304,
            64,
            "Total number of received packets which were dropped due to the RMU returning a non-OK return code where a response is returned indicating an error. This only applies to Portals request packets. Due to erratum 3115 this counter will also incorrectly increment for multicast or HRP requests."
        ],
        "rx_pkt_drop_ixe_parser": [
            2368,
            64,
            "Total number of received packets which were dropped due to an error detected within the IXE parser. No response will be returned for these drops."
        ],
        "rx_pkt_ipv4_options": [
            2432,
            64,
            "Total number of IPv4 packets received which have optional headers"
        ],
        "rx_pkt_ipv6_options": [
            2496,
            64,
            "Total number of IPv6 packets received which have optional headers"
        ],
        "rx_eth_seg": [
            2560,
            64,
            "Total number of Ethernet packets which were segmented into multiple buffers"
        ],
        "rx_roce_seg": [
            2624,
            64,
            "Total number of RoCE packets which were segmented like a Ethernet packet"
        ],
        "rx_roce_spseg": [
            2688,
            64,
            "Total number of RoCE packets which match an enabled payload length (1K, 2K, 4K) and were segmented using the special RoCE segmentation (header in one segment, payload in the other, ICRC stripped)"
        ],
        "cntr3": [
            2752,
            1344,
            "Reserved"
        ],
        "pool_ecn_pkts": [
            4096,
            256,
            "Number of packets with ECN set. One counter for each of the four pools of PtlTEs."
        ],
        "pool_no_ecn_pkts": [
            4352,
            256,
            "Number of packets without ECN set. One counter for each of the four pools of PtlTEs."
        ],
        "tc_req_ecn_pkts": [
            4608,
            512,
            "Number of request packets with ECN set, by TC"
        ],
        "tc_req_no_ecn_pkts": [
            5120,
            512,
            "Number of request packets without ECN set, by TC"
        ],
        "tc_rsp_ecn_pkts": [
            5632,
            512,
            "Number of response packets with ECN set, by TC"
        ],
        "tc_rsp_no_ecn_pkts": [
            6144,
            512,
            "Number of response packets without ECN set, by TC"
        ],
        "disp_lpe_puts": [
            6656,
            64,
            "Number of Put headers received from LPE"
        ],
        "disp_lpe_puts_ok": [
            6720,
            64,
            "Number of RC_OK Put headers received from LPE"
        ],
        "disp_lpe_amos": [
            6784,
            64,
            "Number of AMO headers received from LPE"
        ],
        "disp_lpe_amos_ok": [
            6848,
            64,
            "Number of RC_OK AMO headers received from LPE"
        ],
        "disp_mst_puts": [
            6912,
            64,
            "Number of Put headers received from MST"
        ],
        "disp_mst_puts_ok": [
            6976,
            64,
            "Number of RC_OK Put headers received from MST"
        ],
        "disp_lpe_gets": [
            7040,
            64,
            "Number of Get headers received from LPE"
        ],
        "disp_lpe_gets_ok": [
            7104,
            64,
            "Number of RC_OK Get headers received from LPE"
        ],
        "disp_mst_gets": [
            7168,
            64,
            "Number of Get headers received from MST"
        ],
        "disp_mst_gets_ok": [
            7232,
            64,
            "Number of RC_OK Get headers received from MST"
        ],
        "disp_rpu_resps": [
            7296,
            64,
            "Number of responses from RPU"
        ],
        "disp_rpu_err_reqs": [
            7360,
            64,
            "Number of errored requests from RPU"
        ],
        "disp_dmawr_reqs": [
            7424,
            64,
            "Number of requests to DMA Write Controller"
        ],
        "disp_dmawr_resps": [
            7488,
            64,
            "Number of responses from DMA Write Controller"
        ],
        "disp_dmawr_resps_ok": [
            7552,
            64,
            "Number of RC_OK responses from DMA Write Controller"
        ],
        "disp_oxe_resps": [
            7616,
            64,
            "Number of responses to OXE"
        ],
        "disp_pct_getcomp": [
            7680,
            64,
            "Number of Get completions to PCT"
        ],
        "disp_atu_reqs": [
            7744,
            64,
            "Number of requests to ATU"
        ],
        "disp_atu_resps": [
            7808,
            64,
            "Number of responses from ATU"
        ],
        "disp_atu_resps_ok": [
            7872,
            64,
            "Number of RC_OK responses from ATU"
        ],
        "disp_eth_events": [
            7936,
            64,
            "Number of Ethernet events sent to EE"
        ],
        "disp_put_events": [
            8000,
            64,
            "Number of single-packet Put events sent to EE"
        ],
        "disp_amo_events": [
            8064,
            64,
            "Number of AMO events sent to EE"
        ],
        "disp_wr_conflicts": [
            8128,
            64,
            "Number of write requests that fail conflict checking"
        ],
        "disp_amo_conflicts": [
            8192,
            64,
            "Number of AMO requests that fail conflict checking"
        ],
        "disp_stall_conflict": [
            8256,
            64,
            "Number of cycles when at least one conflicted header is stalled"
        ],
        "disp_stall_resp_fifo": [
            8320,
            64,
            "Number of stalls due to no response FIFO credits"
        ],
        "disp_stall_err_fifo": [
            8384,
            64,
            "Number of stalls due to no error FIFO credits"
        ],
        "disp_stall_atu_cdt": [
            8448,
            64,
            "Number of stalls due to no ATU credits"
        ],
        "disp_stall_atu_fifo": [
            8512,
            64,
            "Number of stalls due to no ATU FIFO credits"
        ],
        "disp_stall_gcomp_fifo": [
            8576,
            64,
            "Number of stalls due to no PCT Get completions FIFO credits"
        ],
        "disp_stall_mdid_cdts": [
            8640,
            64,
            "Number of stalls due to no MDID credits"
        ],
        "disp_stall_mst_match_fifo": [
            8704,
            64,
            "Number of stalls due to no MST Match FIFO credits"
        ],
        "disp_stall_grr_id": [
            8768,
            64,
            "Number of stalls due to no Get Response Request IDs"
        ],
        "disp_stall_put_resp": [
            8832,
            64,
            "Number of stalls due to no Put Response credits"
        ],
        "disp_atu_flush_reqs": [
            8896,
            64,
            "Number of ATU flush requests"
        ],
        "cntr4": [
            8960,
            256,
            "Reserved"
        ],
        "dmawr_stall_p_cdt": [
            9216,
            64,
            "Number of stalls due to no Posted Credits"
        ],
        "dmawr_stall_np_cdt": [
            9280,
            64,
            "Number of stalls due to no Non-Posted Credits"
        ],
        "dmawr_stall_np_req_cnt": [
            9344,
            64,
            "Number of stalls due to outstanding Non-Posted Request count"
        ],
        "dmawr_stall_ftch_amo_cnt": [
            9408,
            64,
            "Number of stalls due to outstanding Fetching AMO Request count"
        ],
        "dmawr_p_pass_np_cnt": [
            9472,
            64,
            "Number of times a Posted Request passed a Non-Posted request because the Non-Posted request was stalled due to no Credits or at outstanding request count"
        ],
        "dmawr_write_reqs": [
            9536,
            64,
            "Number of Write requests to the DMA Write Controller"
        ],
        "dmawr_nic_amo_reqs": [
            9600,
            64,
            "Number of NIC AMO requests to the DMA Write Controller"
        ],
        "dmawr_cpu_amo_reqs": [
            9664,
            64,
            "Number of CPU AMO requests to the DMA Write Controller"
        ],
        "dmawr_cpu_ftch_amo_reqs": [
            9728,
            64,
            "Number of Fetching CPU AMO requests to the DMA Write Controller"
        ],
        "dmawr_flush_reqs": [
            9792,
            64,
            "Number of requests to the DMA Write Controller that required a Flush"
        ],
        "dmawr_req_no_write_reqs": [
            9856,
            64,
            "Number of requests to the DMA Write Controller that were not Ok To Write"
        ],
        "dmawr_amo_ex_invalid": [
            9920,
            64,
            "Number of invalid exceptions detected by the AMO unit"
        ],
        "dmawr_amo_ex_overflow": [
            9984,
            64,
            "Number of overflow exceptions detected by the AMO unit"
        ],
        "dmawr_amo_ex_underflow": [
            10048,
            64,
            "Number of underflow exceptions detected by the AMO unit"
        ],
        "dmawr_amo_ex_inexact": [
            10112,
            64,
            "Number of inexact exceptions detected by the AMO unit"
        ],
        "dmawr_amo_misaligned": [
            10176,
            64,
            "Number of misaligned AMO operations"
        ],
        "dmawr_amo_invalid_op": [
            10240,
            64,
            "Number of invalid AMO Operations"
        ],
        "dmawr_amo_len_err": [
            10304,
            64,
            "Number of AMO Operations with incorrect lengths"
        ],
        "dmawr_pcie_unsuccess_cmpl": [
            10368,
            64,
            "Number of PCIe Reads that resulted in Unsuccessful Completion"
        ],
        "dmawr_pcie_err_poisoned": [
            10432,
            64,
            "Number of PCIe Reads that returned with Error Poisoned"
        ],
        "cntr5": [
            10496,
            256,
            "Reserved"
        ]
    },
    "c_rmu_cntrs": {
        "__offset": 159844928,
        "__size": 128,
        "__entries": 1,
        "ptl_success_cntr": [
            0,
            64,
            "This is a count of the number of Portals requests that have been received and for which the RMU was able to successfully identify a physical Portal Table entry to be used to process the request."
        ],
        "enet_success_cntr": [
            64,
            64,
            "This is a count of the number of Ethernet frames that have been received and for which the RMU was able to successfully identify a physical Portal Table entry to be used to process the frame."
        ],
        "mem_cor_err_cntr": [
            128,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_RMU_ERR_INFO_MSK ( Section 13.12.14 on page 915 ). The errors which can contribute to this counter are: PTL_IDX_MEM_COR, PTLTE_SET_CTRL_MEM_COR, PTL_IDX_INDIR_MEM_COR;"
        ],
        "mem_ucor_err_cntr": [
            192,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_RMU_ERR_INFO_MSK ( Section 13.12.14 on page 915 ). The errors which can contribute to this counter are: VNI_LIST_MEM_UCOR, VNI_LIST_VLD_MEM_UCOR, PTL_LIST_MEM_UCOR, PTL_LIST_VLD_MEM_UCOR, PTL_IDX_MEM_UCOR, PTLTE_SET_LIST_MEM_UCOR, PTLTE_SET_LIST_VLD_MEM_UCOR, PTLTE_SET_CTRL_MEM_UCOR, PTL_IDX_INDIR_MEM_UCOR;"
        ],
        "ptl_invld_dfa_cntr": [
            256,
            64,
            "This is a count of the number of Portals requests that have been received and rejected because they contained an invalid DFA. The DFAs of Portals requests must be of either the unicast or multicast format. The corresponding error flag is PTL_INVLD_DFA and the conditions that cause Portals requests to be dropped for this reason are described in Section 13.12.7 on page 908 , in the definition of this error flag."
        ],
        "ptl_invld_vni_cntr": [
            320,
            64,
            "This is a count of the number of Portals requests that have been received and rejected because they contained a VNI that is not present in the VNI List ( Section 13.12.21 on page 924 ). The corresponding error flag is PTL_INVLD_VNI and the conditions that cause Portals requests to be dropped for this reason are described in Section 13.12.7 on page 908 , in the definition of this error flag."
        ],
        "ptl_no_ptlte_cntr": [
            384,
            64,
            "This is a count of the number of Portals requests that have been received and rejected because there was no matching entry in the Portal List ( Section 13.12.23 on page 928 ). The corresponding error flag is PTL_NO_PTLTE and the conditions that cause Portals requests to be dropped for this reason are described in Section 13.12.7 on page 908 , in the definition of this error flag."
        ],
        "enet_frame_rejected_cntr": [
            448,
            64,
            "This is a count of the number of Ethernet frames that have been received and rejected because there were no matching entry in the Portal Table Entry Set List ( Section 13.12.28 on page 943 ). The corresponding error flag is ENET_FRAME_REJECTED and the conditions that cause Ethernet frames to be dropped for this reason are described in Section 13.12.7 on page 908 , in the definition of this error flag."
        ],
        "enet_ptlte_set_ctrl_err_cntr": [
            512,
            64,
            "This is a count of the number of Ethernet frames that have been received and rejected because they encountered a PtlTE Set Control Table entry ( Section 13.12.29 on page 944 ) with an invalid configuration ( Section 13.12.20 on page 923 ). The corresponding error flag is ENET_PTLTE_SET_CTRL_ERR and the conditions that cause Ethernet frames to be dropped for this reason are described in Section 13.12.7 on page 908 , in the definition of this error flag."
        ],
        "cntr_rsvd": [
            576,
            448,
            "Reserved"
        ]
    },
    "c_parbs_cntrs": {
        "__offset": 159845056,
        "__size": 512,
        "__entries": 1,
        "tarb_cq_posted_pkts": [
            0,
            64,
            "The number of posted packets received from the CQ"
        ],
        "tarb_cq_non_posted_pkts": [
            64,
            64,
            "The number of non-posted packets received from the CQ"
        ],
        "tarb_cq_sbe_cnt": [
            128,
            64,
            "The number of SBEs received from the CQ"
        ],
        "tarb_cq_mbe_cnt": [
            192,
            64,
            "The number of MBEs received from the CQ"
        ],
        "tarb_ee_posted_pkts": [
            256,
            64,
            "The number of posted packets received from the EE"
        ],
        "tarb_ee_sbe_cnt": [
            320,
            64,
            "The number of SBEs received from the EE"
        ],
        "tarb_ee_mbe_cnt": [
            384,
            64,
            "The number of MBEs received from the EE"
        ],
        "tarb_ixe_posted_pkts": [
            448,
            64,
            "The number of posted packets received from the IXE"
        ],
        "tarb_ixe_non_posted_pkts": [
            512,
            64,
            "The number of non-posted packets received from the IXE"
        ],
        "tarb_ixe_sbe_cnt": [
            576,
            64,
            "The number of SBEs received from the IXE"
        ],
        "tarb_ixe_mbe_cnt": [
            640,
            64,
            "The number of MBEs received from the IXE"
        ],
        "tarb_oxe_non_posted_pkts": [
            704,
            64,
            "The number of non-posted packets received from the OXE"
        ],
        "tarb_oxe_sbe_cnt": [
            768,
            64,
            "The number of SBEs received from the OXE"
        ],
        "tarb_oxe_mbe_cnt": [
            832,
            64,
            "The number of MBEs received from the OXE"
        ],
        "tarb_atu_posted_pkts": [
            896,
            64,
            "The number of posted packets received from the ATU"
        ],
        "tarb_atu_non_posted_pkts": [
            960,
            64,
            "The number of non-posted packets received from the ATU"
        ],
        "tarb_atu_sbe_cnt": [
            1024,
            64,
            "The number of SBEs received from the ATU"
        ],
        "tarb_atu_mbe_cnt": [
            1088,
            64,
            "The number of MBEs received from the ATU"
        ],
        "tarb_pi_posted_pkts": [
            1152,
            64,
            "The number of posted packets sent to the PI"
        ],
        "tarb_pi_non_posted_pkts": [
            1216,
            64,
            "The number of non-posted packets sent to the PI"
        ],
        "tarb_pi_posted_blocked_cnt": [
            1280,
            64,
            "The number of cycles in which the TARB was blocked waiting for posted credits to send to the PI"
        ],
        "tarb_pi_non_posted_blocked_cnt": [
            1344,
            64,
            "The number of cycles in which the TARB was blocked waiting for non-posted credits to send to the PI"
        ],
        "tarb_cq_posted_fifo_sbe": [
            1408,
            64,
            "The number of SBEs detected while reading from the CQ posted FIFO"
        ],
        "tarb_cq_non_posted_fifo_sbe": [
            1472,
            64,
            "The number of SBEs detected while reading from the CQ non-posted FIFO"
        ],
        "tarb_ee_posted_fifo_sbe": [
            1536,
            64,
            "The number of SBEs detected while reading from the EE posted FIFO"
        ],
        "tarb_ixe_posted_fifo_sbe": [
            1600,
            64,
            "The number of SBEs detected while reading from the IXE posted FIFO"
        ],
        "tarb_ixe_non_posted_fifo_sbe": [
            1664,
            64,
            "The number of SBEs detected while reading from the IXE non-posted FIFO"
        ],
        "tarb_oxe_non_posted_fifo_sbe": [
            1728,
            64,
            "The number of SBEs detected while reading from the OXE non-posted FIFO"
        ],
        "tarb_atu_posted_fifo_sbe": [
            1792,
            64,
            "The number of SBEs detected while reading from the ATU posted FIFO"
        ],
        "tarb_atu_non_posted_fifo_sbe": [
            1856,
            64,
            "The number of SBEs detected while reading from the ATU non-posted FIFO"
        ],
        "tarb_cq_posted_fifo_mbe": [
            1920,
            64,
            "The number of MBEs detected while reading from the CQ posted FIFO"
        ],
        "tarb_cq_non_posted_fifo_mbe": [
            1984,
            64,
            "The number of MBEs detected while reading from the CQ non-posted FIFO"
        ],
        "tarb_ee_posted_fifo_mbe": [
            2048,
            64,
            "The number of MBEs detected while reading from the EE posted FIFO"
        ],
        "tarb_ixe_posted_fifo_mbe": [
            2112,
            64,
            "The number of MBEs detected while reading from the IXE posted FIFO"
        ],
        "tarb_ixe_non_posted_fifo_mbe": [
            2176,
            64,
            "The number of MBEs detected while reading from the IXE non-posted FIFO"
        ],
        "tarb_oxe_non_posted_fifo_mbe": [
            2240,
            64,
            "The number of MBEs detected while reading from the OXE non-posted FIFO"
        ],
        "tarb_atu_posted_fifo_mbe": [
            2304,
            64,
            "The number of MBEs detected while reading from the ATU posted FIFO"
        ],
        "tarb_atu_non_posted_fifo_mbe": [
            2368,
            64,
            "The number of MBEs detected while reading from the ATU non-posted FIFO"
        ],
        "tarb_reserved_cnts": [
            2432,
            640,
            "Reserved"
        ],
        "rarb_pi_posted_pkts": [
            3072,
            64,
            "The number of posted packets received from the PI."
        ],
        "rarb_pi_completion_pkts": [
            3136,
            64,
            "The number of completion packets received from the PI."
        ],
        "rarb_pi_sbe_cnt": [
            3200,
            64,
            "The number of SBEs received from the PI"
        ],
        "rarb_pi_mbe_cnt": [
            3264,
            64,
            "The number of SBEs received from the PI"
        ],
        "rarb_cq_posted_pkts": [
            3328,
            64,
            "The number of posted packets sent to the CQ"
        ],
        "rarb_cq_completion_pkts": [
            3392,
            64,
            "Then number of completion packets sent to the CQ"
        ],
        "rarb_ee_posted_pkts": [
            3456,
            64,
            "The number of posted packets sent to the EE"
        ],
        "rarb_ixe_posted_pkts": [
            3520,
            64,
            "The number of posted packets sent to the IXE"
        ],
        "rarb_ixe_completion_pkts": [
            3584,
            64,
            "Then number of completion packets sent to the IXE"
        ],
        "rarb_oxe_completion_pkts": [
            3648,
            64,
            "Then number of completion packets sent to the OXE"
        ],
        "rarb_atu_posted_pkts": [
            3712,
            64,
            "The number of posted packets sent to the ATU"
        ],
        "rarb_atu_completion_pkts": [
            3776,
            64,
            "Then number of completion packets sent to the ATU"
        ],
        "rarb_reserved_cnts": [
            3840,
            256,
            "Reserved"
        ]
    },
    "c_mst_cntrs": {
        "__offset": 159845568,
        "__size": 256,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_MST_ERR_INFO_MSK ( Section 13.14.15 on page 1013 ). See erratum 3325 for cases where errors may be over-counted."
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_MST_ERR_INFO_MSK ( Section 13.14.15 on page 1013 ). See erratum 3325 for cases where errors may be over-counted."
        ],
        "allocations": [
            128,
            64,
            "Count of the number of MST allocations"
        ],
        "requests": [
            192,
            64,
            "Count of the number of MST requests"
        ],
        "stalled_waiting_for_lpe": [
            256,
            64,
            "Cycles on which MST has requests, but could not return message data because it was waiting for match results from LPE."
        ],
        "stalled_waiting_get_crdts": [
            320,
            64,
            "Number of cycles stalled waiting for GET credits from IXE Due to errata 3137 this counter is no longer usable. See errata for alternate counters."
        ],
        "stalled_waiting_put_crdts": [
            384,
            64,
            "Number of cycles stalled waiting for PUT credits from IXE Due to errata 3137 this counter is no longer usable. See errata for alternate counters."
        ],
        "stalled_waiting_ee_crdts": [
            448,
            64,
            "Number of cycles stalled waiting for credits from EE. Due to errata 3137 this counter is no longer usable. See errata for alternate counters."
        ],
        "cntr1": [
            512,
            512,
            "Reserved"
        ],
        "err_cancelled": [
            1024,
            64,
            "Count of the number of times an error occurred because the MST entry was in the process of being canceled by software (RC_MST_CANCELLED)"
        ],
        "cntr2": [
            1088,
            960,
            "Reserved"
        ]
    },
    "c_hni_cntrs": {
        "__offset": 16785408,
        "__size": 1280,
        "__entries": 1,
        "cor_ecc_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable ECC errors that have occurred. This counter is only incremented for correctable ECC errors that are not masked in CSR C_HNI_ERR_INFO_MSK ( Section 13.6.15 on page 485 ). The errors which can contribute to this counter are: LLR_FLIT_COR, RX_STAT_FIFO_COR, RX_PKT_FIFO_COR, TIMESTAMP_COR, HRP_FIFO_COR, FGFC_FIFO_COR, TX_FLIT_COR, EVENT_RAM_COR;"
        ],
        "ucor_ecc_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable ECC errors that have been detected. This counter is only incremented for uncorrectable ECC errors that are not masked in CSR C_HNI_ERR_INFO_MSK ( Section 13.6.15 on page 485 ). The errors which can contribute to this counter are: LLR_FLIT_UCOR, RX_STAT_FIFO_UCOR, RX_PKT_FIFO_UCOR, TIMESTAMP_UCOR, HRP_FIFO_UCOR, FGFC_FIFO_UCOR, TX_FLIT_UCOR, EVENT_RAM_UCOR;"
        ],
        "tx_stall_llr": [
            128,
            64,
            "Count for each clock the Tx path is stalled due to lack of credits to the LLR block (port macro)."
        ],
        "cntr0": [
            192,
            64,
            "Extras"
        ],
        "rx_stall_ixe_fifo": [
            256,
            64,
            "Count for each clock the Rx path is stalled due to lack of credits to the input FIFO within the IXE. This counter does not work properly as described in the errata for ID 2527 ."
        ],
        "cntr1": [
            320,
            192,
            "Extras"
        ],
        "rx_stall_ixe_pktbuf": [
            512,
            512,
            "Count for each clock the Rx path of the corresponding traffic class is stalled due to lack of space in the IXE Packet Buffer."
        ],
        "pfc_fifo_oflw_cntr": [
            1024,
            512,
            "Count for each packet discarded at the tail of the PFC FIFO. This can happen either if it has exceed the MFS setting for that traffic class or the FIFO is nearly full. This equates to each time the PFC_FIFO_OFLW error flag sets for a particular TC."
        ],
        "discard_cntr": [
            1536,
            512,
            "Count for each packet discard due to a timeout for each traffic class as indicated by DISCARD_ERR . In Cassini 1.1, due to erratum 2964 this counter will be the number of times discard has started for this traffic class. It can be used to approximate the number of packets discarded by multiplying it by ROUNDUP(( HIGH_WATER - LOW_WATER )/avg_pkt_size)."
        ],
        "tx_ok_ieee": [
            2048,
            64,
            "IEEE frames transmitted with a good FCS."
        ],
        "tx_ok_opt": [
            2112,
            64,
            "OPT frames transmitted with a good FCS."
        ],
        "tx_poisoned_ieee": [
            2176,
            64,
            "IEEE frames transmitted with a poisoned FCS."
        ],
        "tx_poisoned_opt": [
            2240,
            64,
            "OPT frames transmitted with a poisoned FCS."
        ],
        "tx_ok_broadcast": [
            2304,
            64,
            "Broadcast frames transmitted with a good FCS. Broadcast is indicated by a DMAC of all 1's."
        ],
        "tx_ok_multicast": [
            2368,
            64,
            "Multicast frames transmitted with a good FCS.Multicast is indicated by DMAC bit 40 being set and the DMAC not being all 1's"
        ],
        "tx_ok_tagged": [
            2432,
            64,
            "Frames transmitted with a VLAN tag and a good FCS."
        ],
        "tx_ok_27": [
            2496,
            64,
            "Frames transmitted with a length of 27 bytes and a good FCS. Counts small packets with no payload."
        ],
        "tx_ok_35": [
            2560,
            64,
            "Frames transmitted with a length of 35 bytes and a good FCS. Counts small packets with an 8-byte payload."
        ],
        "tx_ok_36_to_63": [
            2624,
            64,
            "Frames transmitted with a length of between 36 and 63 bytes and a good FCS."
        ],
        "tx_ok_64": [
            2688,
            64,
            "Frames transmitted with a length of 64 bytes and a good FCS."
        ],
        "tx_ok_65_to_127": [
            2752,
            64,
            "Frames transmitted with a length of between 65 and 127 bytes and a good FCS."
        ],
        "tx_ok_128_to_255": [
            2816,
            64,
            "Frames transmitted with a length of between 128 and 255 bytes and a good FCS."
        ],
        "tx_ok_256_to_511": [
            2880,
            64,
            "Frames transmitted with a length of between 256 and 511 bytes and a good FCS."
        ],
        "tx_ok_512_to_1023": [
            2944,
            64,
            "Frames transmitted with a length of between 512 and 1023 bytes and a good FCS."
        ],
        "tx_ok_1024_to_2047": [
            3008,
            64,
            "Frames transmitted with a length of between 1024 and 2047 bytes and a good FCS."
        ],
        "tx_ok_2048_to_4095": [
            3072,
            64,
            "Frames transmitted with a length of between 2048 and 4095 bytes and a good FCS."
        ],
        "tx_ok_4096_to_8191": [
            3136,
            64,
            "Frames transmitted with a length of between 4096 and 8191 bytes and a good FCS."
        ],
        "tx_ok_8192_to_max": [
            3200,
            64,
            "Frames transmitted with a length of between 8192 and MAX_LEN bytes and a good FCS."
        ],
        "rx_ok_ieee": [
            3264,
            64,
            "IEEE frames received with a good FCS, no EOPB, and no MBE"
        ],
        "rx_ok_opt": [
            3328,
            64,
            "OPT frames received with a good FCS, no EOPB, and no MBE"
        ],
        "rx_bad_ieee": [
            3392,
            64,
            "IEEE frames received with a bad FCS, EOPB, PERR, or MBE. The error info mask does not effect this count. The error flags which may cause this counter to increment are: LLR_FCS_BAD, LLR_EOPB, LLR_CTRL_PERR, LLR_FLIT_UCOR; This counter will also increment when a poisoned FCS is received (which does not set LLR_FCS_BAD )."
        ],
        "rx_bad_opt": [
            3456,
            64,
            "OPT frames received with a bad FCS, EOPB, PERR, or MBE. The error info mask does not effect this count. The error flags which may cause this counter to increment are: LLR_CHKSUM_BAD, LLR_FCS_BAD, LLR_EOPB, LLR_CTRL_PERR, LLR_FLIT_UCOR; This counter will also increment when a poisoned FCS is received (which does not set LLR_FCS_BAD )."
        ],
        "rx_ok_broadcast": [
            3520,
            64,
            "Broadcast frames received with a good FCS, no EOPB, and no MBE. Broadcast is indicated by a DMAC of all 1's."
        ],
        "rx_ok_multicast": [
            3584,
            64,
            "Multicast frames received with a good FCS, no EOPB, and no MBE. Multicast is indicated by DMAC bit 40 being set and the DMAC not being all 1's"
        ],
        "rx_ok_mac_control": [
            3648,
            64,
            "MAC control frames received with a good FCS, no EOPB, and no MBE."
        ],
        "rx_ok_bad_op_code": [
            3712,
            64,
            "MAC control frames received with an opcode that is not pause or pfc pause opcode and a good FCS, no EOPB, and no MBE."
        ],
        "rx_ok_flow_control": [
            3776,
            64,
            "Flow control (pause, pfc pause) frames received with a good FCS, no EOPB, and no MBE."
        ],
        "rx_ok_tagged": [
            3840,
            64,
            "VLAN tagged frames received with a good FCS, no EOPB, and no MBE."
        ],
        "rx_ok_len_type_error": [
            3904,
            64,
            "Frames received with a length/type error and a good FCS, no EOPB, and no MBE. The ethertype is <=1500 and therefore represents the length and that length does not match the received byte length."
        ],
        "rx_ok_too_long": [
            3968,
            64,
            "Frames received that were too long and with a good FCS, no EOPB, and no MBE. The size is configured by C_HNI_CFG_MAX_SIZES with a violation also setting TX_SIZE_ERR ."
        ],
        "rx_ok_undersize": [
            4032,
            64,
            "Frames received that were too short and with a good FCS, no EOPB, and no MBE. These are IEEE frames which are less than 64 bytes including the FCS32."
        ],
        "rx_fragment": [
            4096,
            64,
            "Frames received that were too short and with a bad FCS, EOPB, or an MBE. These are IEEE frames which are less than 64 bytes including the FCS32."
        ],
        "rx_jabber": [
            4160,
            64,
            "Frames received that were too long and with a bad FCS, EOPB, or an MBE. The size is configured by C_HNI_CFG_MAX_SIZES ."
        ],
        "rx_ok_27": [
            4224,
            64,
            "Frames received with a length of 27 bytes and a good FCS, no EOPB and no MBE. Counts small packets with no payload."
        ],
        "rx_ok_35": [
            4288,
            64,
            "Frames received with a length of 35 bytes and a good FCS.Counts small packets with an 8-byte payload."
        ],
        "rx_ok_36_to_63": [
            4352,
            64,
            "Frames received with a length of between 36 and 63 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_64": [
            4416,
            64,
            "Frames received with a length of 64 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_65_to_127": [
            4480,
            64,
            "Frames received with a length of between 65 and 127 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_128_to_255": [
            4544,
            64,
            "Frames received with a length of between 128 and 255 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_256_to_511": [
            4608,
            64,
            "Frames received with a length of between 256 and 511 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_512_to_1023": [
            4672,
            64,
            "Frames received with a length of between 512 and 1023 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_1024_to_2047": [
            4736,
            64,
            "Frames received with a length of between 1024 and 2047 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_2048_to_4095": [
            4800,
            64,
            "Frames received with a length of between 2048 and 4095 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_4096_to_8191": [
            4864,
            64,
            "Frames received with a length of between 4096 and 8191 bytes and a good FCS, no EOPB and no MBE."
        ],
        "rx_ok_8192_to_max": [
            4928,
            64,
            "Frames received with a length of between 8192 and MAX_LEN bytes and a good FCS, no EOPB and no MBE."
        ],
        "hrp_ack": [
            4992,
            64,
            "Count of the number of HRP Ack frames received"
        ],
        "hrp_resp": [
            5056,
            64,
            "Count of the number of HRP responses generated as a result of HRP Ack frames being received"
        ],
        "fgfc_port": [
            5120,
            64,
            "Count of number of FGFC frames received with type of Portals"
        ],
        "fgfc_l2": [
            5184,
            64,
            "Count of number of FGFC frames received with type of L2"
        ],
        "fgfc_ipv4": [
            5248,
            64,
            "Count of number of FGFC frames received with type of IPv4"
        ],
        "fgfc_ipv6": [
            5312,
            64,
            "Count of number of FGFC frames received with type of IPv6"
        ],
        "fgfc_match": [
            5376,
            64,
            "Count of number of FGFC frames of type L2, IPv4, IPv6 matched an entry in the FGFC Cache"
        ],
        "fgfc_event_xon": [
            5440,
            64,
            "Count of the number of FGFC events generated with XON"
        ],
        "fgfc_event_xoff": [
            5504,
            64,
            "Count of the number of FGFC events generated with XOFF"
        ],
        "fgfc_discard": [
            5568,
            64,
            "Count of the number of FGFC frames that are discarded due to lack of a FGFC cache entry (TBD error flag)."
        ],
        "pause_recv": [
            5632,
            512,
            "Count of the number of pause frames received for each enabled PCP (as identified by the PEV field of the pause frame) when PFC pause is enabled. Reception of a standard pause frame will cause all counts to increment."
        ],
        "pause_xoff_sent": [
            6144,
            512,
            "Count of the number of pause frames sent where XOFF is indicated for each PCP when PFC pause is enabled. Transmission of a standard pause frame will cause all counts to increment."
        ],
        "rx_paused": [
            6656,
            512,
            "Count for each system clock the Rx PFC buffer indicates that pause should be set for that PCP."
        ],
        "tx_paused": [
            7168,
            512,
            "Count for each system clock the Tx path is being paused for that PCP. For standard pause all PCPs are paused at the same time so these counters will all count the same."
        ],
        "rx_paused_std": [
            7680,
            64,
            "Count for each system clock that the Rx PFC buffer indicates that at least one PCP is indicating pause. This can be used to track how many clocks pause is asserted when standard pause is being used."
        ],
        "pause_sent": [
            7744,
            64,
            "Count of the number of pause frames sent"
        ],
        "pause_refresh": [
            7808,
            64,
            "Count of the number of pause frames sent to refresh the count"
        ],
        "cntr2": [
            7872,
            64,
            ""
        ],
        "tx_std_padded": [
            7936,
            64,
            "IEEE frame transmitted which was padded by HNI"
        ],
        "tx_opt_padded": [
            8000,
            64,
            "OPT frame transmitted which was padded by HNI"
        ],
        "tx_std_size_err": [
            8064,
            64,
            "IEEE frame discarded due to it violating the size settings"
        ],
        "tx_opt_size_err": [
            8128,
            64,
            "OPT frame discarded due to it violating the size settings"
        ],
        "pkts_sent_by_tc": [
            8192,
            512,
            "Count of the number of packets sent with good FCS by TC. The TC is determined by parsing the packet and using the DSCP to PCP mapping in HNI."
        ],
        "pkts_recv_by_tc": [
            8704,
            512,
            "Count of the number of packets with good FCS received by TC. Due to errata item 2840 this counter will also increment for received pause frames using the TC pointed to by the DEFAULT_PCP setting within C_HNI_CFG_GEN ."
        ],
        "multicast_pkts_sent_by_tc": [
            9216,
            512,
            "Count of the number of multicast packets with good FCS sent by TC. The TC is determined by parsing the packet and using the DSCP to PCP mapping in HNI. Multicast is indicated by DMAC bit 40 being set and the DMAC not being all 1's."
        ],
        "multicast_pkts_recv_by_tc": [
            9728,
            512,
            "Count of the number of multicast packets with good FCS received by TC. Multicast is indicated by DMAC bit 40 being set and the DMAC not being all 1's. Due to errata item 2840 this counter will also increment for received pause frames using the TC pointed to by the DEFAULT_PCP setting within C_HNI_CFG_GEN ."
        ]
    },
    "c1_hni_pcs_cntrs": {
        "__offset": 16786688,
        "__size": 104,
        "__entries": 1,
        "pml_mbe_error_cnt": [
            0,
            64,
            "A count of the number of MBEs across all the memories in the PML. (It is a count of the OR of Err Flags LLR_SEQ_MEM_MBE , LLR_REPLAY_MEM_MBE , PCS_FEC_MEM0_MBE , PCS_FEC_MEM1_MBE in Section 13.7.5 on page 523 )"
        ],
        "pml_sbe_error_cnt": [
            64,
            64,
            "A count of the number of SBEs across all the memories in the PML. (It is a count of the OR of Err Flags LLR_SEQ_MEM_SBE , LLR_REPLAY_MEM_SBE , PCS_FEC_MEM0_SBE , PCS_FEC_MEM1_SBE in Section 13.7.5 on page 523 )"
        ],
        "corrected_cw": [
            128,
            64,
            "This counter indicates the number of RS codewords that contained errors and that have been corrected."
        ],
        "uncorrected_cw": [
            192,
            64,
            "This counter indicates the number of RS codewords that contained errors that were uncorrectable."
        ],
        "good_cw": [
            256,
            64,
            "This counter indicates the number of codewords received with no errors."
        ],
        "fecl_errors": [
            320,
            512,
            "This array of counters indicate the number of errors in each FECL."
        ]
    },
    "c2_hni_pcs_cntrs": {
        "__offset": 16786688,
        "__size": 288,
        "__entries": 1,
        "pml_mbe_error_cnt": [
            0,
            64,
            "A count of the number of MBEs across all the memories in the PML. (It is a count of the OR of Err Flags LLR_SEQ_MEM_MBE , LLR_REPLAY_MEM_MBE , PCS_FEC0_MEM_MBE , PCS_FEC1_MEM_MBE in Section 13.7.1.10 on page 534 )"
        ],
        "pml_sbe_error_cnt": [
            64,
            64,
            "A count of the number of SBEs across all the memories in the PML. (It is a count of the OR of Err Flags LLR_SEQ_MEM_SBE , LLR_REPLAY_MEM_SBE , PCS_FEC0_MEM_SBE , PCS_FEC1_MEM_SBE in Section 13.7.1.10 on page 534 )"
        ],
        "corrected_cw": [
            128,
            64,
            "This counter indicates the number of RS codewords that contained errors and that have been corrected."
        ],
        "uncorrected_cw": [
            192,
            64,
            "This counter indicates the number of RS codewords that contained errors that were uncorrectable."
        ],
        "good_cw": [
            256,
            64,
            "This counter indicates the number of codewords received with no errors."
        ],
        "fecl_errors": [
            320,
            1024,
            "This array of counters indicate the number of errors in each FECL or PCS logical lane."
        ],
        "corrected_cw_bin": [
            1344,
            960,
            "A count of the number of corrected codewords with t=1 through 15 symbol errors. There are t corrected codeword bins for building histograms and analysis of random and burst error behavior."
        ]
    },
    "c1_hni_mac_cntrs": {
        "__offset": 16786792,
        "__size": 24,
        "__entries": 1,
        "rx_illegal_size": [
            0,
            64,
            "This counter indicates that a frame with an illegal size has been received and filtered."
        ],
        "rx_fragment": [
            64,
            64,
            "This counter indicates that a frame fragment has been received."
        ],
        "rx_preamble_error": [
            128,
            64,
            "his counter indicates that a frame with a bad preamble has been received."
        ]
    },
    "c2_hni_mac_cntrs": {
        "__offset": 16786976,
        "__size": 32,
        "__entries": 1,
        "rx_illegal_size": [
            0,
            64,
            "This counter indicates that a frame with an illegal size has been received and filtered."
        ],
        "rx_fragment": [
            64,
            64,
            "This counter indicates that a frame fragment has been received."
        ],
        "rx_preamble_error": [
            128,
            64,
            "This counter indicates that a frame with a bad preamble has been received."
        ],
        "tx_ifg_adjustment_sync": [
            192,
            64,
            "This counter indicates that an IFG adjustment (removal) has occurred to make room for alignment marker insertion."
        ]
    },
    "c1_hni_llr_cntrs": {
        "__offset": 16786816,
        "__size": 280,
        "__entries": 1,
        "tx_loop_time_req_ctl_fr": [
            0,
            64,
            "This counter indicates the number of loop time request control frames transmitted."
        ],
        "tx_loop_time_rsp_ctl_fr": [
            64,
            64,
            "This counter indicates the number of loop time response control frames transmitted."
        ],
        "tx_init_ctl_os": [
            128,
            64,
            "This counter indicates the number of INIT CtlOS transmitted."
        ],
        "tx_init_echo_ctl_os": [
            192,
            64,
            "This counter indicates the number of INIT_ECHO CtlOS transmitted."
        ],
        "tx_ack_ctl_os": [
            256,
            64,
            "This counter indicates the number of ACK CtlOS transmitted."
        ],
        "tx_nack_ctl_os": [
            320,
            64,
            "This counter indicates the number of NACK CtlOS transmitted."
        ],
        "tx_discard": [
            384,
            64,
            "This counter indicates the number of frames that have been discarded by the TX LLR."
        ],
        "tx_ok_lossy": [
            448,
            64,
            "This counter indicates the number of lossy frames transmitted with a good FCS."
        ],
        "tx_ok_lossless": [
            512,
            64,
            "This counter indicates the number of lossless frames transmitted with a good FCS."
        ],
        "tx_ok_lossless_rpt": [
            576,
            64,
            "This counter indicates the number of repeat lossless frames transmitted with a good FCS."
        ],
        "tx_poisoned_lossy": [
            640,
            64,
            "This counter indicates the number of lossy frames transmitted with a poisoned FCS."
        ],
        "tx_poisoned_lossless": [
            704,
            64,
            "This counter indicates the number of lossless frames transmitted with a poisoned FCS."
        ],
        "tx_poisoned_lossless_rpt": [
            768,
            64,
            "This counter indicates the number of repeat lossless frames transmitted with a poisoned FCS."
        ],
        "tx_ok_bypass": [
            832,
            64,
            "This counter indicates the number of LLR bypass frames transmitted with a good FCS."
        ],
        "tx_replay_event": [
            896,
            64,
            "This counter indicates the number of replays that the transmitter has performed."
        ],
        "rx_loop_time_req_ctl_fr": [
            960,
            64,
            "This counter indicates the number of loop time request control frames received."
        ],
        "rx_loop_time_rsp_ctl_fr": [
            1024,
            64,
            "This counter indicates the number of loop time response control frames received."
        ],
        "rx_bad_ctl_fr": [
            1088,
            64,
            "This counter indicates the number of control frames received with a bad FCS."
        ],
        "rx_init_ctl_os": [
            1152,
            64,
            "This counter indicates the number of INIT CtlOS received."
        ],
        "rx_init_echo_ctl_os": [
            1216,
            64,
            "This counter indicates the number of INIT_ECHO CtlOS received."
        ],
        "rx_ack_ctl_os": [
            1280,
            64,
            "This counter indicates the number of ACK CtlOS received."
        ],
        "rx_nack_ctl_os": [
            1344,
            64,
            "This counter indicates the number of NACK CtlOS received."
        ],
        "rx_ack_nack_seq_err": [
            1408,
            64,
            "This counter indicates the number of ACKs and NACKs received with an invalid sequence number"
        ],
        "rx_ok_lossy": [
            1472,
            64,
            "This counter indicates the number of lossy frames received with a good FCS."
        ],
        "rx_poisoned_lossy": [
            1536,
            64,
            "This counter indicates the number of lossy frames received with a poisoned FCS."
        ],
        "rx_bad_lossy": [
            1600,
            64,
            "This counter indicates the number of lossy frames received with a bad FCS."
        ],
        "rx_ok_lossless": [
            1664,
            64,
            "This counter indicates the number of lossless frames received with a good FCS."
        ],
        "rx_poisoned_lossless": [
            1728,
            64,
            "This counter indicates the number of lossless frames received with a poisoned FCS."
        ],
        "rx_bad_lossless": [
            1792,
            64,
            "This counter indicates the number of lossless frames received with a bad FCS."
        ],
        "rx_expected_seq_good": [
            1856,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a good FCS."
        ],
        "rx_expected_seq_poisoned": [
            1920,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a poisoned FCS."
        ],
        "rx_expected_seq_bad": [
            1984,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a bad FCS."
        ],
        "rx_unexpected_seq": [
            2048,
            64,
            "This counter indicates the number of frames received with an unexpected sequence number."
        ],
        "rx_duplicate_seq": [
            2112,
            64,
            "This counter indicates the number of frames received with a duplicate sequence number."
        ],
        "rx_replay_event": [
            2176,
            64,
            "This counter indicates the number of replays that the receiver has detected."
        ]
    },
    "c2_hni_llr_cntrs": {
        "__offset": 16787008,
        "__size": 328,
        "__entries": 1,
        "tx_loop_time_req_ctl_fr": [
            0,
            64,
            "This counter indicates the number of loop time request control frames transmitted."
        ],
        "tx_loop_time_rsp_ctl_fr": [
            64,
            64,
            "This counter indicates the number of loop time response control frames transmitted."
        ],
        "tx_init_ctl_os": [
            128,
            64,
            "This counter indicates the number of INIT CtlOS transmitted."
        ],
        "tx_init_echo_ctl_os": [
            192,
            64,
            "This counter indicates the number of INIT_ECHO CtlOS transmitted."
        ],
        "tx_ack_ctl_os": [
            256,
            64,
            "This counter indicates the number of ACK CtlOS transmitted."
        ],
        "tx_nack_ctl_os": [
            320,
            64,
            "This counter indicates the number of NACK CtlOS transmitted."
        ],
        "tx_discard": [
            384,
            64,
            "This counter indicates the number of frames that have been discarded by the TX LLR."
        ],
        "tx_ok_lossy": [
            448,
            64,
            "This counter indicates the number of lossy frames transmitted with a good FCS-32."
        ],
        "tx_ok_lossless": [
            512,
            64,
            "This counter indicates the number of lossless frames transmitted with a good FCS-32."
        ],
        "tx_ok_lossless_rpt": [
            576,
            64,
            "This counter indicates the number of repeat lossless frames transmitted with a good FCS-32."
        ],
        "tx_poisoned_lossy": [
            640,
            64,
            "This counter indicates the number of lossy frames transmitted with a poisoned FCS-32, due to having received a frame with a poisoned FCS-16."
        ],
        "tx_poisoned_lossless": [
            704,
            64,
            "This counter indicates the number of lossless frames transmitted with a poisoned FCS-32, due to having received a frame with a poisoned FCS-16."
        ],
        "tx_poisoned_lossless_rpt": [
            768,
            64,
            "This counter indicates the number of repeat lossless frames transmitted with a poisoned FCS-32, due to having received a frame with a poisoned FCS-16."
        ],
        "tx_bad_lossy": [
            832,
            64,
            "This counter indicates the number of lossy frames transmitted with a poisoned FCS-32, due having an eof_bad set or having detected a bad FCS-16."
        ],
        "tx_bad_lossless": [
            896,
            64,
            "This counter indicates the number of lossless frames transmitted with a poisoned FCS-32, due having an eof_bad set or having detected a bad FCS-16."
        ],
        "tx_bad_lossless_rpt": [
            960,
            64,
            "This counter indicates the number of repeat lossless frames transmitted with a poisoned FCS-32, due having an eof_bad set or having detected a bad FCS-16."
        ],
        "tx_ok_bypass": [
            1024,
            64,
            "This counter indicates the number of LLR bypass frames transmitted with a good FCS."
        ],
        "tx_replay_event": [
            1088,
            64,
            "This counter indicates the number of replays that the transmitter has performed."
        ],
        "tx_llr_blocked": [
            1152,
            64,
            "This counter indicates the number of times that data was blocked due to the replay buffer being resource exhausted. It is used to measure the ratio of starvation time to total time."
        ],
        "tx_llr_unblocked": [
            1216,
            64,
            "This counter indicates the number of times that data was not blocked. It is used to measure the ratio of starvation time to total time."
        ],
        "rx_loop_time_req_ctl_fr": [
            1280,
            64,
            "This counter indicates the number of loop time request control frames received."
        ],
        "rx_loop_time_rsp_ctl_fr": [
            1344,
            64,
            "This counter indicates the number of loop time response control frames received."
        ],
        "rx_bad_ctl_fr": [
            1408,
            64,
            "This counter indicates the number of control frames received with a bad FCS."
        ],
        "rx_init_ctl_os": [
            1472,
            64,
            "This counter indicates the number of INIT CtlOS received."
        ],
        "rx_init_echo_ctl_os": [
            1536,
            64,
            "This counter indicates the number of INIT_ECHO CtlOS received."
        ],
        "rx_ack_ctl_os": [
            1600,
            64,
            "This counter indicates the number of ACK CtlOS received."
        ],
        "rx_nack_ctl_os": [
            1664,
            64,
            "This counter indicates the number of NACK CtlOS received."
        ],
        "rx_ack_nack_seq_err": [
            1728,
            64,
            "This counter indicates the number of ACKs and NACKs received with an invalid sequence number"
        ],
        "rx_ok_lossy": [
            1792,
            64,
            "This counter indicates the number of lossy frames received with a good FCS."
        ],
        "rx_poisoned_lossy": [
            1856,
            64,
            "This counter indicates the number of lossy frames received with a poisoned FCS."
        ],
        "rx_bad_lossy": [
            1920,
            64,
            "This counter indicates the number of lossy frames received with a bad FCS."
        ],
        "rx_ok_lossless": [
            1984,
            64,
            "This counter indicates the number of lossless frames received with a good FCS."
        ],
        "rx_poisoned_lossless": [
            2048,
            64,
            "This counter indicates the number of lossless frames received with a poisoned FCS."
        ],
        "rx_bad_lossless": [
            2112,
            64,
            "This counter indicates the number of lossless frames received with a bad FCS."
        ],
        "rx_expected_seq_good": [
            2176,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a good FCS."
        ],
        "rx_expected_seq_poisoned": [
            2240,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a poisoned FCS."
        ],
        "rx_expected_seq_bad": [
            2304,
            64,
            "This counter indicates the number of frames received with the expected sequence number and a bad FCS."
        ],
        "rx_unexpected_seq": [
            2368,
            64,
            "This counter indicates the number of frames received with an unexpected sequence number."
        ],
        "rx_duplicate_seq": [
            2432,
            64,
            "This counter indicates the number of frames received with a duplicate sequence number."
        ],
        "rx_replay_event": [
            2496,
            64,
            "This counter indicates the number of replays that the receiver has detected."
        ],
        "rx_ack_nack_error": [
            2560,
            64,
            "The number of ACKs and NACKs received with an invalid FCS16, when ACK_NACK_ERR_CHECK is enabled."
        ]
    },
    "c1_oxe_cntrs": {
        "__offset": 16787096,
        "__size": 2048,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 701 ). The errors which can contribute to this counter are: ..., ...;"
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 701 ). The errors which can contribute to this counter are: ..., ...;"
        ],
        "err_no_translation": [
            128,
            64,
            "Count of the number of times the  ATS/NTA failed to obtain a translation (RC_NO_TRANSLATION)"
        ],
        "err_invalid_ac": [
            192,
            64,
            "Count of the number of times the  AC was invalid (RC_INVALID_AC)"
        ],
        "err_page_perm": [
            256,
            64,
            "Count of the number of times   page permission check failed (RC_PAGE_PERM_ERRROR)"
        ],
        "err_ta_error": [
            320,
            64,
            "Count of the number of times  there was  a translation agent error (RC_ATS_ERROR)"
        ],
        "err_page_req": [
            384,
            64,
            "Count of the number of times  there was a page request error (RC_PAGE_REQ_ERROR)"
        ],
        "err_pci_ep": [
            448,
            64,
            "count number of PCIe returns with client_tlp_ep set"
        ],
        "err_pci_cmpl": [
            512,
            64,
            "count number of PCIe returns with completion status not successful"
        ],
        "rsvd0": [
            576,
            64,
            "Reserved"
        ],
        "stall_pct_bc": [
            640,
            640,
            "The number of clocks a BC  is not allowed to participate in MCUOBC arbitration because it is waiting for PCT resources. One counter for each BC.Count in PKTBUFF_REQ state."
        ],
        "stall_pbuf_bc": [
            1280,
            640,
            "The number of clocks a BC is not allowed to participate in MCUOBC arbitration because it is waiting for packet buffer resources. One counter for each BC.Count in PKTBUFF_REQ state."
        ],
        "stall_ts_no_out_crd_tsc": [
            1920,
            640,
            "The number of clocks a TSC is not allowed to participate in traffic shaping arbitration because it is waiting for outbound shaping tokens. One counter for each TSC."
        ],
        "stall_ts_no_in_crd_tsc": [
            2560,
            640,
            "The number of clocks a TSC is not allowed to participate in traffic shaping arbitration because it is waiting for inbound shaping tokens. One counter for each TSC."
        ],
        "stall_with_no_pci_tag": [
            3200,
            64,
            "Cycles blocked waiting for PCIe tag"
        ],
        "stall_with_no_atu_tag": [
            3264,
            64,
            "Cycles blocked waiting for an ATU tag"
        ],
        "stall_stfwd_eop": [
            3328,
            64,
            "Count of the number of cycles the store-and-forward FIFO is stalled waiting for an EOP."
        ],
        "stall_pcie_scoreboard": [
            3392,
            64,
            "Num cycles PCIe request delayed due to scoreboard (header write not complete)"
        ],
        "stall_wr_conflict_pkt_buff_bnk": [
            3456,
            256,
            "Num cycles header write or IDC write collides with PCIe data return. Per bank of Packet buffer"
        ],
        "stall_idc_no_buff_bc": [
            3712,
            640,
            "Num cycles IDC command has been enqueued (into ENQ FIFO) but cannot get buffer. Counted per BC. This is an OR of all MCUs belonging to the same BC with an IDC command but does not have a cell (buffer) allocated."
        ],
        "stall_idc_cmd_no_deq": [
            4352,
            64,
            "Num cycles IDC command cannot be dequeued after obtaining cell (buffer).This is an OR of all MCUs with an IDC command that have been allocated a cell (buffer) but have not been granted by the command dequeue arbiter (to pop the flow queue in CQ)."
        ],
        "stall_non_idc_cmd_no_deq": [
            4416,
            64,
            "Num cycles non IDC (DMA) commands cannot be dequeued from CQ.This is an OR of all MCUs (from CQ) that have a DMA command enqueued but have not been granted by the command dequeue arbiter (to pop the flow queue in CQ)."
        ],
        "stall_fgfc_blk": [
            4480,
            256,
            "Cycles blocked for FGFC (matching entry exists and Credit >=0).Index given by CSR C_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_cntrl": [
            4736,
            256,
            "Number of cycles a matching FGFC entry exists.Index given by CSR C_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_start": [
            4992,
            256,
            "Number of FGFC frames received with matching VNI that start or continue FGFC (period != 0)Index given by CSR C_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_end": [
            5248,
            256,
            "Number of FGFC frames received with matching VNI that end FGFC (period == 0)Index given by CSR C_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_hdr_arb": [
            5504,
            64,
            "Cycles waiting for header arb. This is counted in the HEADER state and is the OR of all MCUs that are contending to write their header into the Packet Buffer."
        ],
        "stall_ioi_last_ordered": [
            5568,
            64,
            "Cycles waiting for the last ordered packet to go out. To be counted by doing an OR of all MCUs that are processing a message in IOI mode and are waiting for the last (ordered) packet to go out."
        ],
        "rsvd1": [
            5632,
            192,
            "Reserved"
        ],
        "ignore_errs": [
            5824,
            64,
            "Count of the number of times an ignore error has been detected in the MCUOBC arb ( SRB_IGNORE_ERR , SCT_IGNORE_ERR , SMT_IGNORE_ERR , SPT_IGNORE_ERR ). This counter is only incremented for ignore errors that are not masked in CSR C_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 701 )."
        ],
        "ioi_dma": [
            5888,
            64,
            "Number of IOI DMA messages (not packets). This excludes ethernet, response, restricted and any single MTU messages. Count only when IOI_enable=true. If IOI turns off in the middle of the command (due to assertion of FGFC for the MCU), still count as IOI_DMA."
        ],
        "ioi_pkts_ordered": [
            5952,
            64,
            "Number of ordered packets sent by IOI DMAs. This is to be counted in the PKTBUFF_GNT state (in the MCUOBC allocator)"
        ],
        "ioi_pkts_unordered": [
            6016,
            64,
            "Number of unordered packets sent by IOI DMAs. This is to be counted in the PKTBUFF_GNT state (in the MCUOBC allocator)."
        ],
        "ptl_tx_put_msgs_tsc": [
            6080,
            640,
            "Count of the number of Portals Put messages sent by traffic shaping class. The following OXE pkt types (c_oxe_pkt_type) are included. PKT_PUT_REQ, PKT_PUT_REQ_NORSP, PKT_AMO_REQwhere SOM is set; To be counted in the MCUOBC"
        ],
        "ptl_tx_get_msgs_tsc": [
            6720,
            640,
            "Count of the number of Portals Get messages sent by traffic shaping class.The following OXE pkt types (c_oxe_pkt_type) are included: PKT_GET_REQwhere SOM is set; To be counted in the MCUOBC"
        ],
        "ptl_tx_put_pkts_tsc": [
            7360,
            640,
            "Count of the number of Portals packets by traffic shaping class. To be counted either in the MCUOBC after the MCU is granted or at the Traffic Shaper after packet is selected"
        ],
        "ptl_tx_mr_msgs": [
            8000,
            64,
            "Number of Portals multicast/reduction messages sent. Will not increment for multicast messages which have been flagged for HRP."
        ],
        "num_hrp_cmds": [
            8064,
            64,
            "Number of HRP messages sent.To be counted in the MCUOBC"
        ],
        "channel_idle": [
            8128,
            64,
            "Number of cycles traffic shaper head buckets have MTU ceiling tokens available but there is nothing to send. This is an indication of cycles where available channel bandwidth is not being used.To be counted in the Traffic Shaper/Output stage"
        ],
        "mcu_meas": [
            8192,
            6144,
            "Count of number of Flit/packets/messages sent by each MCU.The unit of measurement is set by MCU_MEAS_UNIT in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set0_st_ready": [
            14336,
            64,
            "count number of cyles MCU in READY state.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pct_idx_wait": [
            14400,
            64,
            "count number of cycles MCU in PCT_IDX_WAIT stateEnabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pktbuf_req": [
            14464,
            64,
            "count number of cycles MCU in PKTBUF_REQ stateEnabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pktbuf_gnt": [
            14528,
            64,
            "count number of cycles MCU in PKTBUF_GNT state Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_header": [
            14592,
            64,
            "count number of cycles MCU in HEADER state. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_dma_mdr": [
            14656,
            64,
            "count number of cycles MCU in DMA_MDR state. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_dma_upd": [
            14720,
            64,
            "count number of cycle MCU in DMA_UPD state. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_pktbuf_na": [
            14784,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to MTU size buffer not available.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_spt_na": [
            14848,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SPT credit not available. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_smt_na": [
            14912,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SMT credit not available.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_srb_na": [
            14976,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SRB credits not available.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_ts_select": [
            15040,
            64,
            "count number of packets Traffic shaper selects MCU.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96] Due to errata item 2719 this counter is not usable."
        ],
        "prf_set0_occ_hist_bin0": [
            15104,
            64,
            "assign current OCC to histogram bin0. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin0 defined by OCC_BIN0_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin1": [
            15168,
            64,
            "assign current OCC to histogram bin1.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96] .Bin1 defined by OCC_BIN1_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin2": [
            15232,
            64,
            "assign current OCC to histogram bin2. Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin2 defined by OCC_BIN2_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin3": [
            15296,
            64,
            "assign current OCC to histogram bin3.Enabled by STALL_CNT_EN0 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin3 defined by OCC_BIN3_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set1_st_ready": [
            15360,
            64,
            "count number of cyles MCU in READY state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pct_idx_wait": [
            15424,
            64,
            "count number of cycles MCU in PCT_IDX_WAIT state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pktbuf_req": [
            15488,
            64,
            "count number of cycles MCU in PKTBUF_REQ state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pktbuf_gnt": [
            15552,
            64,
            "count number of cycles MCU in PKTBUF_GNT state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_header": [
            15616,
            64,
            "count number of cycles MCU in HEADER state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_dma_mdr": [
            15680,
            64,
            "count number of cycles MCU in DMA_MDR state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_dma_upd": [
            15744,
            64,
            "count number of cycle MCU in DMA_UPD state. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_pktbuf_na": [
            15808,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to MTU size buffer not available. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_spt_na": [
            15872,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SPT credit not available. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_smt_na": [
            15936,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SMT credit not available. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_srb_na": [
            16000,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SRB credits not available. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_ts_select": [
            16064,
            64,
            "count number of packets Traffic shaper selects MCU.Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96] Due to errata item 2719 this counter is not usable."
        ],
        "prf_set1_occ_hist_bin0": [
            16128,
            64,
            "assign current OCC to histogram bin0.Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin0 defined by OCC_BIN0_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin1": [
            16192,
            64,
            "assign current OCC to histogram bin1. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin1 defined by OCC_BIN1_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin2": [
            16256,
            64,
            "assign current OCC to histogram bin2. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin2 defined by OCC_BIN2_SZ in CSR C_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin3": [
            16320,
            64,
            "assign current OCC to histogram bin3. Enabled by STALL_CNT_EN1 given by CSR C_OXE_CFG_MCU_PARAM[96] Bin3 defined by OCC_BIN3_SZ in CSR C_OXE_CFG_COMMON"
        ]
    },
    "c2_oxe_cntrs": {
        "__offset": 16787336,
        "__size": 2048,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C2_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 744 ). The errors which can contribute to this counter are: ..., ...;"
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C2_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 744 ). The errors which can contribute to this counter are: ..., ...;"
        ],
        "err_no_translation": [
            128,
            64,
            "Count of the number of times the  ATS/NTA failed to obtain a translation (RC_NO_TRANSLATION)"
        ],
        "err_invalid_ac": [
            192,
            64,
            "Count of the number of times the  AC was invalid (RC_INVALID_AC)"
        ],
        "err_page_perm": [
            256,
            64,
            "Count of the number of times   page permission check failed (RC_PAGE_PERM_ERRROR)"
        ],
        "err_ta_error": [
            320,
            64,
            "Count of the number of times  there was  a translation agent error (RC_ATS_ERROR)"
        ],
        "err_page_req": [
            384,
            64,
            "Count of the number of times  there was a page request error (RC_PAGE_REQ_ERROR)"
        ],
        "err_pci_ep": [
            448,
            64,
            "count number of PCIe returns with client_tlp_ep set"
        ],
        "err_pci_cmpl": [
            512,
            64,
            "count number of PCIe returns with completion status not successful"
        ],
        "rsvd0": [
            576,
            64,
            "Reserved"
        ],
        "stall_pct_bc": [
            640,
            640,
            "The number of clocks a BC  is not allowed to participate in MCUOBC arbitration because it is waiting for PCT resources. One counter for each BC.Count in PKTBUFF_REQ state."
        ],
        "stall_pbuf_bc": [
            1280,
            640,
            "The number of clocks a BC is not allowed to participate in MCUOBC arbitration because it is waiting for packet buffer resources. One counter for each BC.Count in PKTBUFF_REQ state."
        ],
        "stall_ts_no_out_crd_tsc": [
            1920,
            640,
            "The number of clocks a TSC is not allowed to participate in traffic shaping arbitration because it is waiting for outbound shaping tokens. One counter for each TSC."
        ],
        "stall_ts_no_in_crd_tsc": [
            2560,
            640,
            "The number of clocks a TSC is not allowed to participate in traffic shaping arbitration because it is waiting for inbound shaping tokens. One counter for each TSC."
        ],
        "stall_with_no_pci_tag": [
            3200,
            64,
            "Cycles blocked waiting for PCIe tag"
        ],
        "stall_with_no_atu_tag": [
            3264,
            64,
            "Cycles blocked waiting for an ATU tag"
        ],
        "stall_stfwd_eop": [
            3328,
            64,
            "Count of the number of cycles the store-and-forward FIFO is stalled waiting for an EOP."
        ],
        "stall_pcie_scoreboard": [
            3392,
            64,
            "Num cycles PCIe request delayed due to scoreboard (header write not complete)"
        ],
        "stall_wr_conflict_pkt_buff_bnk": [
            3456,
            256,
            "Num cycles header write or IDC write collides with PCIe data return. Per bank of Packet buffer"
        ],
        "stall_idc_no_buff_bc": [
            3712,
            640,
            "Num cycles IDC command has been enqueued (into ENQ FIFO) but cannot get buffer. Counted per BC. This is an OR of all MCUs belonging to the same BC with an IDC command but does not have a cell (buffer) allocated."
        ],
        "stall_idc_cmd_no_deq": [
            4352,
            64,
            "Num cycles IDC command cannot be dequeued after obtaining cell (buffer).This is an OR of all MCUs with an IDC command that have been allocated a cell (buffer) but have not been granted by the command dequeue arbiter (to pop the flow queue in CQ)."
        ],
        "stall_non_idc_cmd_no_deq": [
            4416,
            64,
            "Num cycles non IDC (DMA) commands cannot be dequeued from CQ.This is an OR of all MCUs (from CQ) that have a DMA command enqueued but have not been granted by the command dequeue arbiter (to pop the flow queue in CQ)."
        ],
        "stall_fgfc_blk": [
            4480,
            256,
            "Cycles blocked for FGFC (matching entry exists and Credit >=0).Index given by CSR C2_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_cntrl": [
            4736,
            256,
            "Number of cycles a matching FGFC entry exists.Index given by CSR C2_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_start": [
            4992,
            256,
            "Number of FGFC frames received with matching VNI that start or continue FGFC (period != 0)Index given by CSR C2_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_fgfc_end": [
            5248,
            256,
            "Number of FGFC frames received with matching VNI that end FGFC (period == 0)Index given by CSR C2_OXE_CFG_FGFC_CNT[4]"
        ],
        "stall_hdr_arb": [
            5504,
            64,
            "Cycles waiting for header arb. This is counted in the HEADER state and is the OR of all MCUs that are contending to write their header into the Packet Buffer."
        ],
        "stall_ioi_last_ordered": [
            5568,
            64,
            "Cycles waiting for the last ordered packet to go out. To be counted by doing an OR of all MCUs that are processing a message in IOI mode and are waiting for the last (ordered) packet to go out."
        ],
        "spt_cdt_errs": [
            5632,
            64,
            "The number of times an SPT credit error ( SPT_CDT_ERR ) has been detected. This will increment when an SPT index is returned from PCT which OXE does not see as being allocated."
        ],
        "smt_cdt_errs": [
            5696,
            64,
            "The number of times an SMT credit error ( SMT_CDT_ERR ) has been detected. This will increment when an SMT index is returned from PCT which OXE does not see as being allocated."
        ],
        "rsvd1": [
            5760,
            64,
            "Reserved"
        ],
        "ignore_errs": [
            5824,
            64,
            "Count of the number of times an ignore error has been detected in the MCUOBC arb ( SRB_IGNORE_ERR , SCT_IGNORE_ERR , SMT_IGNORE_ERR , SPT_IGNORE_ERR ). This counter is only incremented for ignore errors that are not masked in CSR C2_OXE_ERR_INFO_MSK ( Section 13.9.15 on page 744 )."
        ],
        "ioi_dma": [
            5888,
            64,
            "Number of IOI DMA messages (not packets). This excludes ethernet, response, restricted and any single MTU messages. Count only when IOI_enable=true. If IOI turns off in the middle of the command (due to assertion of FGFC for the MCU), still count as IOI_DMA."
        ],
        "ioi_pkts_ordered": [
            5952,
            64,
            "Number of ordered packets sent by IOI DMAs. This is to be counted in the PKTBUFF_GNT state (in the MCUOBC allocator)"
        ],
        "ioi_pkts_unordered": [
            6016,
            64,
            "Number of unordered packets sent by IOI DMAs. This is to be counted in the PKTBUFF_GNT state (in the MCUOBC allocator)."
        ],
        "ptl_tx_put_msgs_tsc": [
            6080,
            640,
            "Count of the number of Portals Put messages sent by traffic shaping class. The following OXE pkt types (c2_pkg::c2_oxe_pkt_type_t) are included. PKT_PUT_REQ, PKT_PUT_REQ_NORSP, PKT_AMO_REQwhere SOM is set; To be counted in the MCUOBC"
        ],
        "ptl_tx_get_msgs_tsc": [
            6720,
            640,
            "Count of the number of Portals Get messages sent by traffic shaping class.The following OXE pkt types (c2_pkg::c2_oxe_pkt_type_t) are included: PKT_GET_REQwhere SOM is set; To be counted in the MCUOBC"
        ],
        "ptl_tx_put_pkts_tsc": [
            7360,
            640,
            "Count of the number of Portals packets by traffic shaping class. To be counted either in the MCUOBC after the MCU is granted or at the Traffic Shaper after packet is selected"
        ],
        "ptl_tx_mr_msgs": [
            8000,
            64,
            "Number of Portals multicast/reduction messages sent. Will not increment for multicast messages which have been flagged for HRP."
        ],
        "num_hrp_cmds": [
            8064,
            64,
            "Number of HRP messages sent.To be counted in the MCUOBC"
        ],
        "channel_idle": [
            8128,
            64,
            "Number of cycles traffic shaper head buckets have MTU ceiling tokens available but there is nothing to send. This is an indication of cycles where available channel bandwidth is not being used.To be counted in the Traffic Shaper/Output stage"
        ],
        "mcu_meas": [
            8192,
            6144,
            "Count of number of Flit/packets/messages sent by each MCU.The unit of measurement is set by MCU_MEAS_UNIT in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set0_st_ready": [
            14336,
            64,
            "count number of cyles MCU in READY state.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pct_idx_wait": [
            14400,
            64,
            "count number of cycles MCU in PCT_IDX_WAIT stateEnabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pktbuf_req": [
            14464,
            64,
            "count number of cycles MCU in PKTBUF_REQ stateEnabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_pktbuf_gnt": [
            14528,
            64,
            "count number of cycles MCU in PKTBUF_GNT state Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_header": [
            14592,
            64,
            "count number of cycles MCU in HEADER state. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_dma_mdr": [
            14656,
            64,
            "count number of cycles MCU in DMA_MDR state. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_st_dma_upd": [
            14720,
            64,
            "count number of cycle MCU in DMA_UPD state. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_pktbuf_na": [
            14784,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to MTU size buffer not available.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_spt_na": [
            14848,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SPT credit not available. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_smt_na": [
            14912,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SMT credit not available.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_srb_na": [
            14976,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SRB credits not available.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_ts_select": [
            15040,
            64,
            "count number of packets Traffic shaper selects MCU.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set0_occ_hist_bin0": [
            15104,
            64,
            "assign current OCC to histogram bin0. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin0 defined by OCC_BIN0_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin1": [
            15168,
            64,
            "assign current OCC to histogram bin1.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96] .Bin1 defined by OCC_BIN1_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin2": [
            15232,
            64,
            "assign current OCC to histogram bin2. Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin2 defined by OCC_BIN2_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set0_occ_hist_bin3": [
            15296,
            64,
            "assign current OCC to histogram bin3.Enabled by STALL_CNT_EN0 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin3 defined by OCC_BIN3_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set1_st_ready": [
            15360,
            64,
            "count number of cyles MCU in READY state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pct_idx_wait": [
            15424,
            64,
            "count number of cycles MCU in PCT_IDX_WAIT state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pktbuf_req": [
            15488,
            64,
            "count number of cycles MCU in PKTBUF_REQ state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_pktbuf_gnt": [
            15552,
            64,
            "count number of cycles MCU in PKTBUF_GNT state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_header": [
            15616,
            64,
            "count number of cycles MCU in HEADER state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_dma_mdr": [
            15680,
            64,
            "count number of cycles MCU in DMA_MDR state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_st_dma_upd": [
            15744,
            64,
            "count number of cycle MCU in DMA_UPD state. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_pktbuf_na": [
            15808,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to MTU size buffer not available. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_spt_na": [
            15872,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SPT credit not available. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_smt_na": [
            15936,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SMT credit not available. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_srb_na": [
            16000,
            64,
            "count cycles when MCU does not qualify for PKTBUF arb due to SRB credits not available. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_ts_select": [
            16064,
            64,
            "count number of packets Traffic shaper selects MCU.Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96]"
        ],
        "prf_set1_occ_hist_bin0": [
            16128,
            64,
            "assign current OCC to histogram bin0.Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin0 defined by OCC_BIN0_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin1": [
            16192,
            64,
            "assign current OCC to histogram bin1. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin1 defined by OCC_BIN1_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin2": [
            16256,
            64,
            "assign current OCC to histogram bin2. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin2 defined by OCC_BIN2_SZ in CSR C2_OXE_CFG_COMMON"
        ],
        "prf_set1_occ_hist_bin3": [
            16320,
            64,
            "assign current OCC to histogram bin3. Enabled by STALL_CNT_EN1 given by CSR C2_OXE_CFG_MCU_PARAM[96] Bin3 defined by OCC_BIN3_SZ in CSR C2_OXE_CFG_COMMON"
        ]
    },
    "c_mb_cntrs": {
        "__offset": 268566528,
        "__size": 512,
        "__entries": 1,
        "crmc_ring_sbe": [
            0,
            192,
            "The number of CRMC ring in single bit errors"
        ],
        "crmc_ring_mbe": [
            192,
            192,
            "The number of CRMC ring in multi bit errors"
        ],
        "crmc_wr_error": [
            384,
            192,
            "The number of CRMC write errors"
        ],
        "crmc_axi_wr_requests": [
            576,
            192,
            "The number of CRMC AXI write requests"
        ],
        "crmc_ring_wr_requests": [
            768,
            192,
            "The number of CRMC ring out write requests"
        ],
        "crmc_rd_error": [
            960,
            192,
            "The number of CRMC read errors"
        ],
        "crmc_axi_rd_requests": [
            1152,
            192,
            "The number of CRMC AXI read requests"
        ],
        "crmc_ring_rd_requests": [
            1344,
            192,
            "The number of CRMC ring out read requests"
        ],
        "jai_axi_wr_requests": [
            1536,
            64,
            "The number of JAI AXI write requests"
        ],
        "jai_axi_rd_requests": [
            1600,
            64,
            "The number of JAI AXI read requests"
        ],
        "mb_lsa0_trigger_events": [
            1664,
            128,
            "The number of cycles when the trigger output of the MB LSA0 trigger module is asserted."
        ],
        "ixe_lsa0_trigger_events": [
            1792,
            128,
            "The number of cycles when the trigger output of the IXE LSA0 trigger module is asserted."
        ],
        "cq_lsa0_trigger_events": [
            1920,
            128,
            "The number of cycles when the trigger output of the CQ LSA0 trigger module is asserted."
        ],
        "ee_lsa0_trigger_events": [
            2048,
            128,
            "The number of cycles when the trigger output of the EE LSA0 trigger module is asserted."
        ],
        "mb_lsa1_trigger_events": [
            2176,
            128,
            "The number of cycles when the trigger output of the MB LSA1 trigger module is asserted."
        ],
        "ixe_lsa1_trigger_events": [
            2304,
            128,
            "The number of cycles when the trigger output of the IXE LSA1 trigger module is asserted."
        ],
        "cq_lsa1_trigger_events": [
            2432,
            128,
            "The number of cycles when the trigger output of the CQ LSA1 trigger module is asserted."
        ],
        "ee_lsa1_trigger_events": [
            2560,
            128,
            "The number of cycles when the trigger output of the EE LSA1 trigger module is asserted."
        ],
        "cmc_axi_wr_requests": [
            2688,
            256,
            "The number of AXI write requests received at the CMC channels.CMC_AXI_WR_REQUESTS[0] are sourced by c_mb_jai.CMC_AXI_WR_REQUESTS[1] are sourced by c_pi_pri_mb_xlat,CMC_AXI_WR_REQUESTS[2] are sourced by c_pi_dmac.CMC_AXI_WR_REQUESTS[3] are sourced by c_mb_flm."
        ],
        "cmc_axi_rd_requests": [
            2944,
            256,
            "The number of AXI read requests received at the CMC channels.CMC_AXI_RD_REQUESTS[0] are sourced by c_mb_jai.CMC_AXI_RD_REQUESTS[1] are sourced by c_pi_pri_mb_xlat,CMC_AXI_RD_REQUESTS[2] are sourced by c_pi_dmac.CMC_AXI_RD_REQUESTS[3] are sourced by c_mb_flm."
        ],
        "mb_todo_cntrs": [
            3200,
            896,
            ""
        ]
    },
    "c_pi_cntrs": {
        "__offset": 268567040,
        "__size": 512,
        "__entries": 1,
        "pri_mb_rtrgt_tlps": [
            0,
            64,
            "The number of TLPs the PI_PRI_MB_XLAT module received from the RTRGT interface."
        ],
        "pri_mb_rtrgt_mwr_tlps": [
            64,
            64,
            "The number of memory write TLPs the PI_PRI_MB_XLAT module received from the RTRGT interface."
        ],
        "pri_mb_rtrgt_mrd_tlps": [
            128,
            64,
            "The number of memory read TLPs the PI_PRI_MB_XLAT module received from the RTRGT interface."
        ],
        "pri_mb_rtrgt_tlp_discards": [
            192,
            64,
            "The number of TLPs received from the RTRGT interface that the PI_PRI_MB_XLAT module discarded. This count includes PRI_MB_RTRGT_POSTED_TLP_DISCARDS and PRI_MB_RTRGT_NON_POSTED_TLP_DISCARDS but also includes TLPs that are aborted prior to decoding and/or unknown TLPs."
        ],
        "pri_mb_rtrgt_posted_tlp_discards": [
            256,
            64,
            "The number of posted TLPs received from the RTRGT interface that the PI_PRI_MB_XLAT module discarded."
        ],
        "pri_mb_rtrgt_non_posted_tlp_discards": [
            320,
            64,
            "The number of non posted TLPs received from the RTRGT interface that the PI_PRI_MB_XLAT module discarded."
        ],
        "pri_mb_rtrgt_posted_tlp_partial_discards": [
            384,
            64,
            "The number of TLPs received from the RTRGT interface that the PI_PRI_MB_XLAT module discarded after writing some portion of the data to the MB AXI interface and recieved a write response error. This count is only incremented if there was more data in the TLP to be written when the write response error was detected."
        ],
        "pri_mb_rtrgt_fifo_cor_errors": [
            448,
            64,
            "The number of RTRGT FIFO correctable errors detected by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_rtrgt_fifo_ucor_errors": [
            512,
            64,
            "The number of RTRGT FIFO uncorrectable errors detected by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_xali_cmpl_tlps": [
            576,
            64,
            "The number of completion TLPs sent to the XALI interface by the PI_PRI_MB_XLAT module. This count includes PRI_MB_XALI_CMPL_CA_TLPS and PRI_MB_XALI_CMPL_UR_TLPS ."
        ],
        "pri_mb_xali_cmpl_ca_tlps": [
            640,
            64,
            "The number of completion TLPs sent to the XALI interface by the PI_PRI_MB_XLAT module with completer abort status to the XALI interface."
        ],
        "pri_mb_xali_cmpl_ur_tlps": [
            704,
            64,
            "The number of completion TLPs sent to the XALI interface by the PI_PRI_MB_XLAT module with unsupported request status to the XALI interface."
        ],
        "pri_mb_axi_wr_requests": [
            768,
            64,
            "The number of write requests sent to the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_rd_requests": [
            832,
            64,
            "The number of read requests sent to the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_wr_rsp_decerrs": [
            896,
            64,
            "The number of write response decode errors received from the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_wr_rsp_slverrs": [
            960,
            64,
            "The number of write response slave errors received from the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_rd_rsp_decerrs": [
            1024,
            64,
            "The number of read response decode errors received from the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_rd_rsp_slverrs": [
            1088,
            64,
            "The number of read response slave errors received from the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_mb_axi_rd_rsp_parerrs": [
            1152,
            64,
            "The number of read response parity errors received from the AXI interface by the PI_PRI_MB_XLAT module."
        ],
        "pri_rarb_rtrgt_tlps": [
            1216,
            64,
            "The number of TLPs the PI_PRI_RARB_XLAT module received from the RTRGT interface."
        ],
        "pri_rarb_rtrgt_mwr_tlps": [
            1280,
            64,
            "The number of memory write TLPs the PI_PRI_RARB_XLAT module received from the RTRGT interface."
        ],
        "pri_rarb_rtrgt_msg_tlps": [
            1344,
            64,
            "The number of message TLPs the PI_PRI_RARB_XLAT module received from the RTRGT interface."
        ],
        "pri_rarb_rtrgt_msgd_tlps": [
            1408,
            64,
            "The number of message with data TLPs the PI_PRI_RARB_XLAT module received from the RTRGT interface."
        ],
        "pri_rarb_rtrgt_tlp_discards": [
            1472,
            64,
            "The number of TLPs received from the RTRGT interface that the PI_PRI_RARB_XLAT module discarded."
        ],
        "pri_rarb_rtrgt_fifo_cor_errors": [
            1536,
            64,
            "The number of RTRGT FIFO correctable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pri_rarb_rtrgt_fifo_ucor_errors": [
            1600,
            64,
            "The number of RTRGT FIFO uncorrectable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pri_rarb_rbyp_tlps": [
            1664,
            64,
            "The number of TLPs the PI_PRI_RARB_XLAT module received from the RBYP interface. The RBYP interface is used for completions."
        ],
        "pri_rarb_rbyp_tlp_discards": [
            1728,
            64,
            "The number of TLPs received from the RBYP interface that the PI_PRI_RARB_XLAT module discarded."
        ],
        "pri_rarb_rbyp_fifo_cor_errors": [
            1792,
            64,
            "The number of RBYP FIFO correctable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pri_rarb_rbyp_fifo_ucor_errors": [
            1856,
            64,
            "The number of RBYP FIFO uncorrectable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pri_rarb_sriovt_cor_errors": [
            1920,
            64,
            "The number of SRIOVT correctable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pri_rarb_sriovt_ucor_errors": [
            1984,
            64,
            "The number of SRIOVT uncorrectable errors detected by the PI_PRI_RARB_XLAT module."
        ],
        "pti_tarb_pkts": [
            2048,
            64,
            "The number of packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_pkt_discards": [
            2112,
            64,
            "The number of packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface that were discarded."
        ],
        "pti_tarb_rarb_ca_pkts": [
            2176,
            64,
            "The number of completion abort packets the PI_PTI_TARB_XLAT module sent back to the TARB client due to a discard. The completion aborts are sent over the PI_RARB interface."
        ],
        "pti_tarb_mwr_pkts": [
            2240,
            64,
            "The number of memory write packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_mrd_pkts": [
            2304,
            64,
            "The number of memory read packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_flush_pkts": [
            2368,
            64,
            "The number of flush request packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_irq_pkts": [
            2432,
            64,
            "The number of interrupt request packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_translation_pkts": [
            2496,
            64,
            "The number of translation request packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_inv_rsp_pkts": [
            2560,
            64,
            "The number of invalidate response packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_pg_req_pkts": [
            2624,
            64,
            "The number of page request packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_amo_pkts": [
            2688,
            64,
            "The number of atomic operation packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_fetching_amo_pkts": [
            2752,
            64,
            "The number of fetching atomic operation packets received by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_hdr_cor_errors": [
            2816,
            64,
            "The number of header correctable errors detected by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_hdr_ucor_errors": [
            2880,
            64,
            "The number of header uncorrectable errors detected by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_data_cor_errors": [
            2944,
            64,
            "The number of data correctable errors detected by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_data_ucor_error": [
            3008,
            64,
            "The number of data uncorrectable errors detected by the PI_PTI_TARB_XLAT module from the PI_TARB interface."
        ],
        "pti_tarb_acxt_cor_errors": [
            3072,
            64,
            "The number of ACXT correctable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_acxt_ucor_errors": [
            3136,
            64,
            "The number of ACXT uncorrectable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_reserved": [
            3200,
            320,
            "Reserved for PTI_TARB counters."
        ],
        "dmac_axi_rd_requests": [
            3520,
            64,
            "The number of read requests sent to the AXI interface by the PI_DMAC module."
        ],
        "dmac_axi_rd_rsp_decerrs": [
            3584,
            64,
            "The number of read response decode errors received from the AXI interface by the PI_DMAC module."
        ],
        "dmac_axi_rd_rsp_slverrs": [
            3648,
            64,
            "The number of read response slave errors received from the AXI interface by the PI_DMAC module."
        ],
        "dmac_axi_rd_rsp_parerrs": [
            3712,
            64,
            "The number of read response parity errors received from the AXI interface by the PI_DMAC module."
        ],
        "dmac_payload_mwr_tlps": [
            3776,
            64,
            "The number of payload memory write TLPS sent to the XALI interface by the PI_DMAC module. Note that the TLPs must pass through the CDC FIFO before being sent to the XALI interface."
        ],
        "dmac_ce_mwr_tlps": [
            3840,
            64,
            "The number of completion event memory write TLPS sent to the XALI interface by the PI_DMAC module. Note that the TLPs must pass through the CDC FIFO before being sent to the XALI interface."
        ],
        "dmac_irqs": [
            3904,
            64,
            "The number of interrupt requests sent to the MSIXC module by the PI_DMAC module. Note that the TLPs must pass through the CDC FIFO before being sent to the MSIXC module."
        ],
        "dmac_desc_cor_errors": [
            3968,
            64,
            "The number of DMAC DESC correctable errors detected by the PI_DMAC module."
        ],
        "dmac_desc_ucor_errors": [
            4032,
            64,
            "The number of DMAC DESC uncorrectable errors detected by the PI_DMAC module."
        ]
    },
    "c_atu_cntrs": {
        "__offset": 268567552,
        "__size": 512,
        "__entries": 1,
        "mem_cor_err_cntr": [
            0,
            64,
            "This is a count of the number of correctable memory errors that have occurred. This counter is only incremented for correctable memory errors that are not masked in CSR C_ATU_EXT_ERR_INFO_MSK ( Section 13.16.15 on page 1147 ). The errors which can contribute to this counter are: AC_MEM_COR, OTB_MEM_COR, TAG_MEM_COR, INGRESS_BUS_COR, DATA_MEM_COR, CHAIN_TAIL_MEM_COR, CHAIN_NEXT_MEM_COR, MISSQ_MEM_COR, UNIQQ_MEM_COR, CHAIN_MEM_COR, POINTER_MEM_COR, REPLAYQ_MEM_COR, RETRYQ_MEM_COR, PRB_MEM_COR, INVALQ_MEM_COR, RSPINFOQ_MEM_COR, CMPLDATA_MEM_COR, ATUCQ_MEM_COR, ATS_PRQ_MEM_COR, RARB_HDR_BUS_COR, RARB_DATA_BUS_COR, ODPQ_MEM_COR;"
        ],
        "mem_ucor_err_cntr": [
            64,
            64,
            "This is a count of the number of uncorrectable memory errors that have been detected. This counter is only incremented for uncorrectable memory errors that are not masked in CSR C_ATU_EXT_ERR_INFO_MSK ( Section 13.16.15 on page 1147 ). The errors which can contribute to this counter are: AC_MEM_UCOR, OTB_MEM_UCOR, TAG_MEM_UCOR, INGRESS_BUS_UCOR, DATA_MEM_UCOR, CHAIN_TAIL_MEM_UCOR, CHAIN_NEXT_MEM_UCOR, MISSQ_MEM_UCOR, UNIQQ_MEM_UCOR, CHAIN_MEM_UCOR, POINTER_MEM_UCOR, REPLAYQ_MEM_UCOR, RETRYQ_MEM_UCOR, PRB_MEM_UCOR, INVALQ_MEM_UCOR, RSPINFOQ_MEM_UCOR, CMPLDATA_MEM_UCOR, ATUCQ_MEM_UCOR, ATS_PRQ_MEM_UCOR, RARB_HDR_BUS_UCOR, RARB_DATA_BUS_UCOR, ODPQ_MEM_UCOR, ANCHOR_VLD_MEM_UCOR, ANCHOR_MEM_UCOR;"
        ],
        "cache_miss": [
            128,
            256,
            "The number of cache misses that have been observed. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "cache_hit_base_page_size": [
            384,
            256,
            "The number of cache hits that have been observed on the Base Page Size. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "cache_hit_derivative1_page_size": [
            640,
            256,
            "The number of cache hits that have been observed on the Derivative 1 Page Size. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "cache_hit_derivative2_page_size": [
            896,
            256,
            "The number of cache hits that have been observed on the Derivative 2Page Size. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "cache_miss_oxe": [
            1152,
            64,
            "The number of cache misses that have been observed by the OXE."
        ],
        "cache_miss_ixe": [
            1216,
            64,
            "The number of cache misses that have been observed by the IXE."
        ],
        "cache_miss_ee": [
            1280,
            64,
            "The number of cache misses that have been observed by the EE."
        ],
        "ats_trans_latency": [
            1344,
            256,
            "ATS Translation latency histogram. Four bins defined in C_ATU_CFG_XLATION_HIST ."
        ],
        "nta_trans_latency": [
            1600,
            256,
            "NTA Translation latency histogram. Four bins defined in C_ATU_CFG_XLATION_HIST ."
        ],
        "client_req_oxe": [
            1856,
            64,
            "The number of address translation requests from the OXE."
        ],
        "client_req_ixe": [
            1920,
            64,
            "The number of address translation requests from the IXE."
        ],
        "client_req_ee": [
            1984,
            64,
            "The number of address translation requests from the EE."
        ],
        "filtered_requests": [
            2048,
            64,
            "The number of address translation requests, from all Clients, that have been filtered by the Filter block."
        ],
        "ats_prs_odp_latency": [
            2112,
            256,
            "ATS Page Request Services On-Demand Paging latency histogram. Four bins defined in C_ATU_CFG_ODP_HIST ."
        ],
        "nic_pri_odp_latency": [
            2368,
            256,
            "NIC Page Request Interface On-Demand Paging latency histogram. Four bins defined in C_ATU_CFG_ODP_HIST ."
        ],
        "odp_requests": [
            2624,
            256,
            "Number of On-Demand Paging requests. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "client_rsp_not_ok": [
            2880,
            256,
            "The number of client responses that were not RC_OK. Pooled counter, pool determined by the CNTR_POOL_ID in the AC."
        ],
        "cache_evictions": [
            3136,
            64,
            "The number of times a Tag was evicted from the cache to make way for a new one."
        ],
        "ats_inval_cntr": [
            3200,
            64,
            "The number of ATS Invalidations performed, triggered by ATS Invalidation requests received from the TA"
        ],
        "implicit_flr_inval_cntr": [
            3264,
            64,
            "The number of Implicit Invalidations performed, triggered by Functional Level Resets"
        ],
        "implicit_ats_en_inval_cntr": [
            3328,
            64,
            "The number of Implicit Invalidations performed, triggered by ATS Enable being set"
        ],
        "atucq_inval_cntr": [
            3392,
            64,
            "The number of Invalidations performed, triggered by the INVALIDATE_PAGES command"
        ],
        "pcie_unsuccess_cmpl": [
            3456,
            64,
            "The number of PCIe Reads that resulted in a Completion Status other than Successful Completion"
        ],
        "ats_trans_err": [
            3520,
            64,
            "The number of ATS Translation Requests that resulted in a Completion Status other than Successful Completion"
        ],
        "pcie_err_poisoned": [
            3584,
            64,
            "Number of PCIe Reads that returned with Error Poisoned"
        ],
        "ats_dynamic_state_change_cntr": [
            3648,
            64,
            "Number of times the ATS Dynamic Flag state changed"
        ],
        "at_stall_ccp": [
            3712,
            64,
            "The number of clocks an Address Translation Request was stalled from entering the Cache Check Pipeline. An Address Translation Request can be stalled in this way due to an in-progress update to the Cache, an Cache invalidation, or loss of arbitration due to Replayed requests coming from the Filter block."
        ],
        "at_stall_no_ptid": [
            3776,
            64,
            "The number of clocks an Address Translation Request was stalled due to no PTID being available."
        ],
        "at_stall_np_cdts": [
            3840,
            64,
            "The number of clocks an Address Translation Request was stalled due to no Non-Posted credits being available to a message to the TARB."
        ],
        "at_stall_tarb_arb": [
            3904,
            64,
            "The number of clocks an Address Translation Request was stalled due to losing arbitration to access the interface to TARB. Other type of requests with equal access to the TARB are Writebacks, In-Band Interrupts, Invalidation Completions, and On-Demand Paging Requests."
        ],
        "inval_stall_arb": [
            3968,
            64,
            "The number of clocks an Invalidation, either initiated from the ATU Command Queue or from ATS, is stalled in waiting for an invalidation from the opposite source to complete."
        ],
        "inval_stall_cmpl_wait": [
            4032,
            64,
            "The number of clocks an invalidation, either initiated from the ATU Command Queue or from ATS, is stalled in waiting for the associated Completion Wait to finish."
        ]
    },
    "c_pi_ipd_cntrs": {
        "__offset": 285237248,
        "__size": 1024,
        "__entries": 1,
        "pri_rtrgt_tlps": [
            0,
            64,
            "The number of TLPs the PI_PRI module received from the RTRGT interface."
        ],
        "pri_rtrgt_mwr_tlps": [
            64,
            64,
            "The number of memory write TLPs the PI_PRI module received from the RTRGT interface."
        ],
        "pri_rtrgt_mrd_tlps": [
            128,
            64,
            "The number of memory read TLPs the PI_PRI module received from the RTRGT interface."
        ],
        "pri_rtrgt_msg_tlps": [
            192,
            64,
            "The number of message TLPs the PI_PRI module received from the RTRGT interface."
        ],
        "pri_rtrgt_msgd_tlps": [
            256,
            64,
            "The number of message with data TLPs the PI_PRI module received from the RTRGT interface."
        ],
        "pri_rtrgt_tlps_aborted": [
            320,
            64,
            "The number of TLPs the PI_PRI module received from the RTRGT interface that were aborted."
        ],
        "pri_rtrgt_blocked_on_mb": [
            384,
            64,
            "The number of cycles that the RTRGT interface was blocked due to a full MB FIFO."
        ],
        "pri_rtrgt_blocked_on_rarb": [
            448,
            64,
            "The number of cycles that the RTRGT interface was blocked due to a full RARB FIFO."
        ],
        "pri_rtrgt_hdr_parity_errors": [
            512,
            64,
            "The number of header parity errors the PI_PRI module detected from the RTRGT interface."
        ],
        "pri_rtrgt_data_parity_errors": [
            576,
            64,
            "The number of data parity errors the PI_PRI module detected from the RTRGT interface."
        ],
        "pri_rbyp_tlps": [
            640,
            64,
            "The number of TLPs the PI_PRI_RARB_XLAT module received from the RBYP interface."
        ],
        "pri_rbyp_tlps_aborted": [
            704,
            64,
            "The number of data parity errors the PI_PRI_RARB_XLAT module detected from the RBYP interface."
        ],
        "pri_rbyp_hdr_parity_errors": [
            768,
            64,
            "The number of header parity errors the PI_PRI_RARB_XLAT module detected from the RBYP interface."
        ],
        "pri_rbyp_data_parity_errors": [
            832,
            64,
            "The number of data parity errors the PI_PRI_RARB_XLAT module detected from the RBYP interface."
        ],
        "pti_tarb_xali_posted_tlps": [
            896,
            64,
            "The number of posted TLPs sourced by the TARB that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_tarb_xali_non_posted_tlps": [
            960,
            64,
            "The number of non-posted TLPs sourced by the TARB that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_msixc_xali_posted_tlps": [
            1024,
            64,
            "The number of posted TLPs sourced by the MSIXC that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_dbg_xali_posted_tlps": [
            1088,
            64,
            "The number of posted TLPs sourced by the DBG interface that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_dbg_xali_non_posted_tlps": [
            1152,
            64,
            "The number of non-posted TLPs sourced by the PI_PTI_DBG module that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_dmac_xali_posted_tlps": [
            1216,
            64,
            "The number of posted TLPs sourced by the PI_DMAC module that the PI_PTI_TARB_XLAT module sent to the XALI interface."
        ],
        "pti_tarb_p_fifo_cor_errors": [
            1280,
            64,
            "The number of posted FIFO correctable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_p_fifo_ucor_errors": [
            1344,
            64,
            "The number of posted FIFO uncorrectable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_np_fifo_cor_errors": [
            1408,
            64,
            "The number of non-posted FIFO correctable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_np_fifo_ucor_errors": [
            1472,
            64,
            "The number of non-posted FIFO uncorrectable errors detected by the PI_PTI_TARB_XLAT module."
        ],
        "pti_tarb_blocked_on_ph_crd": [
            1536,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted header credits for a TARB posted request."
        ],
        "pti_tarb_blocked_on_pd_crd": [
            1600,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted data credits for a TARB posted request."
        ],
        "pti_tarb_blocked_on_nph_crd": [
            1664,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient non-posted header credits for a TARB non-posted request."
        ],
        "pti_tarb_blocked_on_npd_crd": [
            1728,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient non-posted data credits for a TARB non-posted request."
        ],
        "pti_tarb_blocked_on_tag": [
            1792,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient tags for a TARB non-posted request."
        ],
        "pti_dmac_blocked_on_ph_crd": [
            1856,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted header credits for a DMAC posted request."
        ],
        "pti_dmac_blocked_on_pd_crd": [
            1920,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted data credits for a DMAC posted request."
        ],
        "pti_msixc_blocked_on_ph_crd": [
            1984,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted header credits for a MSIXC posted request."
        ],
        "pti_msixc_blocked_on_pd_crd": [
            2048,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted data credits for a MSIXC posted request."
        ],
        "pti_dbg_blocked_on_ph_crd": [
            2112,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted header credits for a DBG posted request."
        ],
        "pti_dbg_blocked_on_pd_crd": [
            2176,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient posted data credits for a DBG posted request."
        ],
        "pti_dbg_blocked_on_nph_crd": [
            2240,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient non-posted header credits for a DBG non-posted request."
        ],
        "pti_dbg_blocked_on_tag": [
            2304,
            64,
            "The number of cycles that the PI_PTI_TARB_XLAT module is blocked on insufficient tags for a DBG non-posted request."
        ],
        "pti_tarb_cmpl_to": [
            2368,
            64,
            "The number of completion timeouts that the PI_PTI_TARB_XLAT module received from the completion timeout interface."
        ],
        "pti_tarb_cmpl_to_fifo_cor_errors": [
            2432,
            64,
            "The number of completion timeout FIFO correctable errors detected by the PI_PTI_TARB_XLAT module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "pti_tarb_cmpl_to_fifo_ucor_errors": [
            2496,
            64,
            "The number of completion timeout FIFO uncorrectable errors detected by the PI_PTI_TARB_XLAT module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "msixc_oob_irqs_sent": [
            2560,
            64,
            "The number of out-of-band IRQs sent to the PTI_TARB_XLAT module to be sent out the XALI interface."
        ],
        "msixc_oob_legacy_irqs_sent": [
            2624,
            64,
            "The number of out-of-band legacy IRQs sent to the PI_IP core."
        ],
        "msixc_oob_irqs_discarded": [
            2688,
            64,
            "The number of out-of-band IRQs discrarded due to the function being disabled."
        ],
        "msixc_oob_irq_pbas": [
            2752,
            64,
            "The number of times out-of-band IRQs set the pending bit due to the interrupt being masked."
        ],
        "msixc_ib_irqs_sent": [
            2816,
            64,
            "The number of in-band IRQs sent to the PTI_TARB_XLAT module to be sent out the XALI interface."
        ],
        "msixc_ib_legacy_irqs_sent": [
            2880,
            64,
            "The number of in-band legacy IRQs sent to the PI_IP core."
        ],
        "msixc_ib_irqs_discarded": [
            2944,
            64,
            "The number of in-band IRQs discrarded due to the function being disabled."
        ],
        "msixc_ib_irq_pbas": [
            3008,
            64,
            "The number of times in-band IRQs set the pending bit due to the interrupt being masked."
        ],
        "msixc_pba_cor_errors": [
            3072,
            64,
            "The number of PBA correctable errors detected by the MSIXC module."
        ],
        "msixc_pba_ucor_errors": [
            3136,
            64,
            "The number of PBA uncorrectable errors detected by the MSIXC module."
        ],
        "msixc_table_cor_errors": [
            3200,
            64,
            "The number of MSIX table correctable errors detected by the MSIXC module."
        ],
        "msixc_table_ucor_errors": [
            3264,
            64,
            "The number of MSIX table uncorrectable errors detected by the MSIXC module."
        ],
        "pti_msixc_fifo_cor_errors": [
            3328,
            64,
            "The number of pti_msixc_fifo correctable errors detected by the MSIXC module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "pti_msixc_fifo_ucor_errors": [
            3392,
            64,
            "The number of pti_msixc_fifo uncorrectable errors detected by the MSIXC module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "msixc_pti_fifo_cor_errors": [
            3456,
            64,
            "The number of msixc_pti_fifo correctable errors detected by the MSIXC module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "msixc_pti_fifo_ucor_errors": [
            3520,
            64,
            "The number of msixc_pti_fifo uncorrectable errors detected by the MSIXC module. See erratum 3325 for cases where errors may be over-counted."
        ],
        "dmac_p_fifo_cor_errors": [
            3584,
            64,
            "The number of dmac_p_fifo correctable errors detected by the MSIXC module."
        ],
        "dmac_p_fifo_ucor_errors": [
            3648,
            64,
            "The number of dmac_p_fifo uncorrectable errors detected by the MSIXC module."
        ],
        "dbic_dbi_requests": [
            3712,
            64,
            "The number of DBI requests issued by the DBIC module."
        ],
        "dbic_dbi_acks": [
            3776,
            64,
            "The number of DBI acknowledgements received by the DBIC module."
        ],
        "ipd_trigger_events": [
            3840,
            128,
            "The number of cycles when the trigger output of the PI IPD LSA trigger module is asserted."
        ],
        "ipd_cnts_reserved": [
            3968,
            4224,
            ""
        ]
    },
    "nicsim_nic_id": {
        "__offset": 671084640,
        "__size": 8,
        "__entries": 1,
        "id": [
            0,
            64,
            "srw hro",
            0
        ]
    },
    "nicsim_config_state": {
        "__offset": 671084568,
        "__size": 8,
        "__entries": 1,
        "data": [
            0,
            64,
            "srw hro",
            0
        ]
    },
    "nicsim_config_log": {
        "__offset": 671084560,
        "__size": 8,
        "__entries": 1,
        "data": [
            0,
            64,
            "srw hro",
            0
        ]
    },
    "nicsim_reset_log": {
        "__offset": 671084800,
        "__size": 8,
        "__entries": 1,
        "reset": [
            0,
            64,
            "srw hro",
            0
        ]
    },
    "nicsim_cable": {
        "__offset": 671084816,
        "__size": 8,
        "__entries": 1,
        "insert": [
            0,
            1,
            "srw hro",
            0
        ],
        "remove": [
            1,
            1,
            "srw hro",
            0
        ],
        "pcs_hi_ser": [
            2,
            1,
            "srw hro",
            0
        ],
        "pcs_link_down": [
            3,
            1,
            "srw hro",
            0
        ],
        "llr_replay_at_max": [
            4,
            1,
            "srw hro",
            0
        ]
    }
}