

================================================================
== Vivado HLS Report for 'i_relu4'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1393|  1393|  1393|  1393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1392|  1392|        87|          -|          -|    16|    no    |
        | + Loop 1.1      |    85|    85|        17|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |    15|    15|         3|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    159|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      57|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     123|    478|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U34  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln116_1_fu_143_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln116_2_fu_160_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln116_3_fu_182_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln116_fu_121_p2     |     +    |      0|  0|  15|           8|           8|
    |i_fu_99_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_133_p2             |     +    |      0|  0|  12|           3|           1|
    |k_fu_172_p2             |     +    |      0|  0|  12|           3|           1|
    |and_ln116_fu_226_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln113_fu_93_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln114_fu_127_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln115_fu_166_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln116_1_fu_216_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln116_fu_210_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln116_fu_222_p2      |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 159|          91|          56|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_0_reg_54        |   9|          2|    5|         10|
    |input_r_address0  |  15|          3|    9|         27|
    |j_0_reg_65        |   9|          2|    3|          6|
    |k_0_reg_76        |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   21|         56|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln116_2_reg_253   |  10|   0|   10|          0|
    |add_ln116_reg_240     |   8|   0|    8|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |i_0_reg_54            |   5|   0|    5|          0|
    |i_reg_235             |   5|   0|    5|          0|
    |icmp_ln116_1_reg_281  |   1|   0|    1|          0|
    |icmp_ln116_reg_276    |   1|   0|    1|          0|
    |input_addr_reg_266    |   9|   0|    9|          0|
    |j_0_reg_65            |   3|   0|    3|          0|
    |j_reg_248             |   3|   0|    3|          0|
    |k_0_reg_76            |   3|   0|    3|          0|
    |k_reg_261             |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  57|   0|   57|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    i_relu4   | return value |
|input_r_address0  | out |    9|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_we0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0        | out |   32|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   32|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:113]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp eq i5 %i_0, -16" [lenet/lenet_hls.cpp:113]   --->   Operation 9 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [lenet/lenet_hls.cpp:113]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:113]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i5 %i_0 to i8" [lenet/lenet_hls.cpp:116]   --->   Operation 13 'zext' 'zext_ln116' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [lenet/lenet_hls.cpp:116]   --->   Operation 14 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i7 %tmp_s to i8" [lenet/lenet_hls.cpp:116]   --->   Operation 15 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.87ns)   --->   "%add_ln116 = add i8 %zext_ln116, %zext_ln116_1" [lenet/lenet_hls.cpp:116]   --->   Operation 16 'add' 'add_ln116' <Predicate = (!icmp_ln113)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:114]   --->   Operation 17 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:118]   --->   Operation 18 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 19 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln114 = icmp eq i3 %j_0, -3" [lenet/lenet_hls.cpp:114]   --->   Operation 20 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 21 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [lenet/lenet_hls.cpp:114]   --->   Operation 22 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.loopexit.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:114]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i3 %j_0 to i8" [lenet/lenet_hls.cpp:116]   --->   Operation 24 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln116_1 = add i8 %add_ln116, %zext_ln116_2" [lenet/lenet_hls.cpp:116]   --->   Operation 25 'add' 'add_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i8 %add_ln116_1 to i10" [lenet/lenet_hls.cpp:116]   --->   Operation 26 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln116_1, i2 0)" [lenet/lenet_hls.cpp:116]   --->   Operation 27 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln116_2 = add i10 %zext_ln116_3, %p_shl1_cast" [lenet/lenet_hls.cpp:116]   --->   Operation 28 'add' 'add_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:115]   --->   Operation 29 'br' <Predicate = (!icmp_ln114)> <Delay = 1.76>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln115 = icmp eq i3 %k_0, -3" [lenet/lenet_hls.cpp:115]   --->   Operation 32 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 33 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [lenet/lenet_hls.cpp:115]   --->   Operation 34 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:115]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i3 %k_0 to i10" [lenet/lenet_hls.cpp:116]   --->   Operation 36 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln116_3 = add i10 %add_ln116_2, %zext_ln116_4" [lenet/lenet_hls.cpp:116]   --->   Operation 37 'add' 'add_ln116_3' <Predicate = (!icmp_ln115)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i10 %add_ln116_3 to i64" [lenet/lenet_hls.cpp:116]   --->   Operation 38 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln116_5" [lenet/lenet_hls.cpp:116]   --->   Operation 39 'getelementptr' 'input_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:116]   --->   Operation 40 'load' 'input_load' <Predicate = (!icmp_ln115)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 41 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:116]   --->   Operation 42 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:116]   --->   Operation 43 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln116, i32 23, i32 30)" [lenet/lenet_hls.cpp:116]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %bitcast_ln116 to i23" [lenet/lenet_hls.cpp:116]   --->   Operation 45 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.55ns)   --->   "%icmp_ln116 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:116]   --->   Operation 46 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (2.44ns)   --->   "%icmp_ln116_1 = icmp eq i23 %trunc_ln116, 0" [lenet/lenet_hls.cpp:116]   --->   Operation 47 'icmp' 'icmp_ln116_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:116]   --->   Operation 48 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln116)   --->   "%or_ln116 = or i1 %icmp_ln116_1, %icmp_ln116" [lenet/lenet_hls.cpp:116]   --->   Operation 49 'or' 'or_ln116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:116]   --->   Operation 50 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln116 = and i1 %or_ln116, %tmp_4" [lenet/lenet_hls.cpp:116]   --->   Operation 51 'and' 'and_ln116' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln116, label %2, label %._crit_edge" [lenet/lenet_hls.cpp:116]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_addr, align 4" [lenet/lenet_hls.cpp:117]   --->   Operation 53 'store' <Predicate = (and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lenet/lenet_hls.cpp:117]   --->   Operation 54 'br' <Predicate = (and_ln116)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:115]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln113      (br               ) [ 0111111]
i_0           (phi              ) [ 0010000]
icmp_ln113    (icmp             ) [ 0011111]
empty         (speclooptripcount) [ 0000000]
i             (add              ) [ 0111111]
br_ln113      (br               ) [ 0000000]
zext_ln116    (zext             ) [ 0000000]
tmp_s         (bitconcatenate   ) [ 0000000]
zext_ln116_1  (zext             ) [ 0000000]
add_ln116     (add              ) [ 0001111]
br_ln114      (br               ) [ 0011111]
ret_ln118     (ret              ) [ 0000000]
j_0           (phi              ) [ 0001000]
icmp_ln114    (icmp             ) [ 0011111]
empty_26      (speclooptripcount) [ 0000000]
j             (add              ) [ 0011111]
br_ln114      (br               ) [ 0000000]
zext_ln116_2  (zext             ) [ 0000000]
add_ln116_1   (add              ) [ 0000000]
zext_ln116_3  (zext             ) [ 0000000]
p_shl1_cast   (bitconcatenate   ) [ 0000000]
add_ln116_2   (add              ) [ 0000111]
br_ln115      (br               ) [ 0011111]
br_ln0        (br               ) [ 0111111]
k_0           (phi              ) [ 0000100]
icmp_ln115    (icmp             ) [ 0011111]
empty_27      (speclooptripcount) [ 0000000]
k             (add              ) [ 0011111]
br_ln115      (br               ) [ 0000000]
zext_ln116_4  (zext             ) [ 0000000]
add_ln116_3   (add              ) [ 0000000]
zext_ln116_5  (zext             ) [ 0000000]
input_addr    (getelementptr    ) [ 0000011]
br_ln0        (br               ) [ 0011111]
input_load    (load             ) [ 0000001]
bitcast_ln116 (bitcast          ) [ 0000000]
tmp           (partselect       ) [ 0000000]
trunc_ln116   (trunc            ) [ 0000000]
icmp_ln116    (icmp             ) [ 0000001]
icmp_ln116_1  (icmp             ) [ 0000001]
or_ln116      (or               ) [ 0000000]
tmp_4         (fcmp             ) [ 0000000]
and_ln116     (and              ) [ 0011111]
br_ln116      (br               ) [ 0000000]
store_ln117   (store            ) [ 0000000]
br_ln117      (br               ) [ 0000000]
br_ln115      (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="input_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="10" slack="0"/>
<pin id="44" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="9" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="input_load/4 store_ln117/6 "/>
</bind>
</comp>

<comp id="54" class="1005" name="i_0_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="1"/>
<pin id="56" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="65" class="1005" name="j_0_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="1"/>
<pin id="67" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="j_0_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="76" class="1005" name="k_0_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="3" slack="1"/>
<pin id="78" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="k_0_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln113_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln116_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln116_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln116_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln114_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln116_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln116_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln116_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_3/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_shl1_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln116_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln115_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln116_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_4/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln116_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln116_5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_5/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="bitcast_ln116_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="6" slack="0"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln116_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln116_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln116_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="23" slack="0"/>
<pin id="218" dir="0" index="1" bw="23" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_1/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="or_ln116_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="1" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln116_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln116/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="240" class="1005" name="add_ln116_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="248" class="1005" name="j_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="253" class="1005" name="add_ln116_2_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="k_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="266" class="1005" name="input_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="1"/>
<pin id="268" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="271" class="1005" name="input_load_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="276" class="1005" name="icmp_ln116_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln116_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln116_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="54" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="47" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="58" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="58" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="58" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="4"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="105" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="69" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="69" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="69" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="143" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="148" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="80" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="80" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="80" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="182" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="195"><net_src comp="47" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="209"><net_src comp="192" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="196" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="206" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="87" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="99" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="243"><net_src comp="121" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="251"><net_src comp="133" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="256"><net_src comp="160" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="264"><net_src comp="172" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="269"><net_src comp="40" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="274"><net_src comp="47" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="279"><net_src comp="210" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="284"><net_src comp="216" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="222" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {6 }
 - Input state : 
	Port: i_relu4 : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln113 : 1
		i : 1
		br_ln113 : 2
		zext_ln116 : 1
		tmp_s : 1
		zext_ln116_1 : 2
		add_ln116 : 3
	State 3
		icmp_ln114 : 1
		j : 1
		br_ln114 : 2
		zext_ln116_2 : 1
		add_ln116_1 : 2
		zext_ln116_3 : 3
		p_shl1_cast : 3
		add_ln116_2 : 4
	State 4
		icmp_ln115 : 1
		k : 1
		br_ln115 : 2
		zext_ln116_4 : 1
		add_ln116_3 : 2
		zext_ln116_5 : 3
		input_addr : 4
		input_load : 5
	State 5
		bitcast_ln116 : 1
		tmp : 2
		trunc_ln116 : 2
		icmp_ln116 : 3
		icmp_ln116_1 : 3
		tmp_4 : 1
	State 6
		and_ln116 : 1
		br_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_87      |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_99       |    0    |    0    |    15   |
|          |   add_ln116_fu_121  |    0    |    0    |    15   |
|          |       j_fu_133      |    0    |    0    |    12   |
|    add   |  add_ln116_1_fu_143 |    0    |    0    |    15   |
|          |  add_ln116_2_fu_160 |    0    |    0    |    14   |
|          |       k_fu_172      |    0    |    0    |    12   |
|          |  add_ln116_3_fu_182 |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln113_fu_93  |    0    |    0    |    11   |
|          |  icmp_ln114_fu_127  |    0    |    0    |    9    |
|   icmp   |  icmp_ln115_fu_166  |    0    |    0    |    9    |
|          |  icmp_ln116_fu_210  |    0    |    0    |    11   |
|          | icmp_ln116_1_fu_216 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln116_fu_222   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln116_fu_226  |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln116_fu_105  |    0    |    0    |    0    |
|          | zext_ln116_1_fu_117 |    0    |    0    |    0    |
|   zext   | zext_ln116_2_fu_139 |    0    |    0    |    0    |
|          | zext_ln116_3_fu_148 |    0    |    0    |    0    |
|          | zext_ln116_4_fu_178 |    0    |    0    |    0    |
|          | zext_ln116_5_fu_187 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_109    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_152 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_196     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln116_fu_206 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |    66   |   398   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln116_2_reg_253|   10   |
|  add_ln116_reg_240 |    8   |
|     i_0_reg_54     |    5   |
|      i_reg_235     |    5   |
|icmp_ln116_1_reg_281|    1   |
| icmp_ln116_reg_276 |    1   |
| input_addr_reg_266 |    9   |
| input_load_reg_271 |   32   |
|     j_0_reg_65     |    3   |
|      j_reg_248     |    3   |
|     k_0_reg_76     |    3   |
|      k_reg_261     |    3   |
+--------------------+--------+
|        Total       |   83   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_87    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   398  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   83   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   149  |   416  |
+-----------+--------+--------+--------+--------+
