INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_stage_classifier
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'i' is not allowed [C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.srcs/sources_1/new/multi_stage_classifier.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.srcs/sources_1/new/weak_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weak_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.srcs/sources_1/new/weighted_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weighted_area
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Barath S Narayan/Vivado/FPGA_project_version2/FPGA_project.srcs/sim_1/new/stage_classifier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_classifier_tb
