# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:10 on Dec 05,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 09:47:10 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:10 on Dec 05,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:11 on Dec 05,2020
# vlog -reportprogress 300 ./xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 09:47:11 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 09:47:12 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:12 on Dec 05,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 09:47:13 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:13 on Dec 05,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:47:14 on Dec 05,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 09:47:14 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 09:47:15 on Dec 05,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: Design size of 12266 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlftznchtf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftznchtf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_ToUpper.arm
# ** Note: $stop    : ./CameronCPU.sv(353)
#    Time: 400050 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 353
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 10:12:26 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:26 on Dec 05,2020
# vlog -reportprogress 300 ./decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 10:12:27 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:27 on Dec 05,2020
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 10:12:28 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:28 on Dec 05,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./CameronCPU.sv 
# -- Compiling module CameronCPU
# -- Compiling module CameronCPU_testbench
# 
# Top level modules:
# 	CameronCPU_testbench
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./dff_real.sv 
# -- Compiling module dff_real
# -- Compiling module dff_real_testbench
# 
# Top level modules:
# 	dff_real_testbench
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./IF_stage.sv 
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# End time: 10:12:29 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:29 on Dec 05,2020
# vlog -reportprogress 300 ./RF_stage.sv 
# -- Compiling module RF_stage
# 
# Top level modules:
# 	RF_stage
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./EX_stage.sv 
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./MEM_stage.sv 
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./WB_stage.sv 
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./mux4x1.sv 
# -- Compiling module mux4x1
# -- Compiling module mux4x1_testbench
# 
# Top level modules:
# 	mux4x1_testbench
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./pipeline_registers.sv 
# -- Compiling module pipeline_registers
# 
# Top level modules:
# 	pipeline_registers
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:30 on Dec 05,2020
# vlog -reportprogress 300 ./forwardingUnit.sv 
# -- Compiling module forwardingUnit
# 
# Top level modules:
# 	forwardingUnit
# End time: 10:12:30 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:12:31 on Dec 05,2020, Elapsed time: 0:25:16
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work CameronCPU_testbench 
# Start time: 10:12:31 on Dec 05,2020
# Loading sv_std.std
# Loading work.CameronCPU_testbench
# Loading work.CameronCPU
# Loading work.IF_stage
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.pipeline_registers
# Loading work.register
# Loading work.RF_stage
# Loading work.forwardingUnit
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.EX_stage
# Loading work.alu
# Loading work.mux8x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.dff_real
# Loading work.MEM_stage
# Loading work.datamem
# Loading work.WB_stage
# Loading work.D_FF
# Loading work.mux32x1
# ** Warning: Design size of 12266 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: USER  Hostname: DESKTOP-ASRJ88B  ProcessID: 2120
#           Attempting to use alternate WLF file "./wlfthqhjt9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthqhjt9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./CameronCPU.sv(353)
#    Time: 400050 ns  Iteration: 1  Instance: /CameronCPU_testbench
# Break in Module CameronCPU_testbench at ./CameronCPU.sv line 353
# End time: 12:36:35 on Dec 05,2020, Elapsed time: 2:24:04
# Errors: 0, Warnings: 3
