From bcda3e458d830a615984870e5920a3f8a5268158 Mon Sep 17 00:00:00 2001
From: sdjil <26917049@qq.com>
Date: Wed, 23 Oct 2024 19:33:50 +0800
Subject: [PATCH 3/4] feat: Connect the CPU and bridge to the top-level
 interface

---
 myCPU/mycpu_top.v | 164 ++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 164 insertions(+)
 create mode 100644 myCPU/mycpu_top.v

diff --git a/myCPU/mycpu_top.v b/myCPU/mycpu_top.v
new file mode 100644
index 0000000..919ddc2
--- /dev/null
+++ b/myCPU/mycpu_top.v
@@ -0,0 +1,164 @@
+module mycpu_top(
+    input  wire        aclk,
+    input  wire        aresetn,
+    //ar
+    output wire [ 3:0] arid,
+    output wire [31:0] araddr,
+    output wire [ 7:0] arlen,
+    output wire [ 2:0] arsize,
+    output wire [ 1:0] arburst,
+    output wire [ 1:0] arlock,
+    output wire [ 3:0] arcache,
+    output wire [ 2:0] arprot,
+    output wire        arvalid,
+    input  wire        arready,
+    //r
+    input  wire [ 3:0] rid,
+    input  wire [31:0] rdata,
+    input  wire [ 1:0] rresp,
+    input  wire        rlast,
+    input  wire        rvalid,
+    output wire        rready,
+    //aw
+    output wire [ 3:0] awid,
+    output wire [31:0] awaddr,
+    output wire [ 7:0] awlen,
+    output wire [ 2:0] awsize,
+    output wire [ 1:0] awburst,
+    output wire [ 1:0] awlock,
+    output wire [ 3:0] awcache,
+    output wire [ 2:0] awprot,
+    output wire        awvalid,
+    input  wire        awready,
+    //w
+    output wire [ 3:0] wid,
+    output wire [31:0] wdata,
+    output wire [ 3:0] wstrb,
+    output wire        wlast,
+    output wire        wvalid,
+    input  wire        wready,
+    //b
+    input  wire [ 3:0] bid,
+    input  wire [ 1:0] bresp,
+    input  wire        bvalid,
+    output wire        bready,
+    
+    //debug interface
+    output wire [31:0] debug_wb_pc,
+    output wire [ 3:0] debug_wb_rf_we,
+    output wire [ 4:0] debug_wb_rf_wnum,
+    output wire [31:0] debug_wb_rf_wdata
+);
+
+//sram-like interface
+wire        inst_req;
+wire        inst_wr;
+wire [ 1:0] inst_size;
+wire [31:0] inst_addr;
+wire [31:0] inst_wdata;
+wire [31:0] inst_rdata;
+wire        inst_addr_ok;
+wire        inst_data_ok;
+
+wire        data_req;
+wire        data_wr;
+wire [ 1:0] data_size;
+wire [31:0] data_addr;
+wire [31:0] data_wdata;
+wire [31:0] data_rdata;
+wire        data_addr_ok;
+wire        data_data_ok;
+
+cpu_core u_cpu_core (
+    .clk(aclk),
+    .resetn(aresetn),
+
+    .inst_sram_req(inst_req),
+    .inst_sram_wr(inst_wr),
+    .inst_sram_size(inst_size),
+    .inst_sram_addr(inst_addr),
+    .inst_sram_wdata(inst_wdata),
+    .inst_sram_rdata(inst_rdata),
+    .inst_sram_addr_ok(inst_addr_ok),
+    .inst_sram_data_ok(inst_data_ok),
+
+    .data_sram_req(data_req),
+    .data_sram_wr(data_wr),
+    .data_sram_size(data_size),
+    .data_sram_addr(data_addr),
+    .data_sram_wdata(data_wdata),
+    .data_sram_rdata(data_rdata),
+    .data_sram_addr_ok(data_addr_ok),
+    .data_sram_data_ok(data_data_ok),
+
+    .debug_wb_pc(debug_wb_pc),
+    .debug_wb_rf_we(debug_wb_rf_we),
+    .debug_wb_rf_wnum(debug_wb_rf_wnum),
+    .debug_wb_rf_wdata(debug_wb_rf_wdata)
+);
+
+lsram2axi_bridge u_lsram2axi_bridge (
+    .clk(aclk),
+    .resetn(aresetn),
+
+    .inst_req(inst_req),
+    .inst_wr(inst_wr),
+    .inst_size(inst_size),
+    .inst_addr(inst_addr),
+    .inst_wdata(inst_wdata),
+    .inst_rdata(inst_rdata),
+    .inst_addr_ok(inst_addr_ok),
+    .inst_data_ok(inst_data_ok),
+
+    .data_req(data_req),
+    .data_wr(data_wr),
+    .data_size(data_size),
+    .data_addr(data_addr),
+    .data_wdata(data_wdata),
+    .data_rdata(data_rdata),
+    .data_addr_ok(data_addr_ok),
+    .data_data_ok(data_data_ok),
+
+    .arid(arid),
+    .araddr(araddr),
+    .arlen(arlen),
+    .arsize(arsize),
+    .arburst(arburst),
+    .arlock(arlock),
+    .arcache(arcache),
+    .arprot(arprot),
+    .arvalid(arvalid),
+    .arready(arready),
+
+    .rid(rid),
+    .rdata(rdata),
+    .rresp(rresp),
+    .rlast(rlast),
+    .rvalid(rvalid),
+    .rready(rready),
+
+    .awid(awid),
+    .awaddr(awaddr),
+    .awlen(awlen),
+    .awsize(awsize),
+    .awburst(awburst),
+    .awlock(awlock),
+    .awcache(awcache),
+    .awprot(awprot),
+    .awvalid(awvalid),
+    .awready(awready),
+
+    .wid(wid),
+    .wdata(wdata),
+    .wstrb(wstrb),
+    .wlast(wlast),
+    .wvalid(wvalid),
+    .wready(wready),
+
+    .bid(bid),
+    .bresp(bresp),
+    .bvalid(bvalid),
+    .bready(bready)
+);
+
+endmodule
\ No newline at end of file
-- 
2.44.0.windows.1

