
Robot_Firmware_v17.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022d0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000024  20400000  004022d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000012c  20400024  004022f4  00020024  2**2
                  ALLOC
  3 .heap         00000200  20400150  00402420  00020024  2**0
                  ALLOC
  4 .stack        00000400  20400350  00402620  00020024  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020052  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001e340  00000000  00000000  000200ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003d79  00000000  00000000  0003e3eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000c11f  00000000  00000000  00042164  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c58  00000000  00000000  0004e283  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000bf0  00000000  00000000  0004eedb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0003906c  00000000  00000000  0004facb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017dcd  00000000  00000000  00088b37  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00123301  00000000  00000000  000a0904  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001e88  00000000  00000000  001c3c08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 07 40 20 d5 01 40 00 d1 01 40 00 d1 01 40 00     P.@ ..@...@...@.
  400010:	d1 01 40 00 d1 01 40 00 d1 01 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d1 01 40 00 d1 01 40 00 00 00 00 00 d1 01 40 00     ..@...@.......@.
  40003c:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  40004c:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  40005c:	d1 01 40 00 d1 01 40 00 00 00 00 00 85 11 40 00     ..@...@.......@.
  40006c:	79 11 40 00 00 00 00 00 d1 01 40 00 d1 01 40 00     y.@.......@...@.
  40007c:	d1 01 40 00 d1 01 40 00 00 00 00 00 d1 01 40 00     ..@...@.......@.
  40008c:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  40009c:	a5 18 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  4000ac:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  4000bc:	49 13 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     I.@...@...@...@.
	...
  4000e0:	d1 01 40 00 d1 01 40 00 00 00 00 00 d1 01 40 00     ..@...@.......@.
  4000f0:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  400100:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  400110:	d1 01 40 00 00 00 00 00 00 00 00 00 00 00 00 00     ..@.............
  400120:	d1 01 40 00 d1 01 40 00 d1 01 40 00 d1 01 40 00     ..@...@...@...@.
  400130:	5d 13 40 00 d1 01 40 00 00 00 00 00 d1 01 40 00     ].@...@.......@.
  400140:	d1 01 40 00 d1 01 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  400150:	d1 01 40 00 d1 01 40 00                             ..@...@.

00400158 <__do_global_dtors_aux>:
  400158:	b510      	push	{r4, lr}
  40015a:	4c05      	ldr	r4, [pc, #20]	; (400170 <__do_global_dtors_aux+0x18>)
  40015c:	7823      	ldrb	r3, [r4, #0]
  40015e:	b933      	cbnz	r3, 40016e <__do_global_dtors_aux+0x16>
  400160:	4b04      	ldr	r3, [pc, #16]	; (400174 <__do_global_dtors_aux+0x1c>)
  400162:	b113      	cbz	r3, 40016a <__do_global_dtors_aux+0x12>
  400164:	4804      	ldr	r0, [pc, #16]	; (400178 <__do_global_dtors_aux+0x20>)
  400166:	f3af 8000 	nop.w
  40016a:	2301      	movs	r3, #1
  40016c:	7023      	strb	r3, [r4, #0]
  40016e:	bd10      	pop	{r4, pc}
  400170:	20400024 	.word	0x20400024
  400174:	00000000 	.word	0x00000000
  400178:	004022d0 	.word	0x004022d0

0040017c <frame_dummy>:
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <frame_dummy+0x34>)
  40017e:	b143      	cbz	r3, 400192 <frame_dummy+0x16>
  400180:	480c      	ldr	r0, [pc, #48]	; (4001b4 <frame_dummy+0x38>)
  400182:	490d      	ldr	r1, [pc, #52]	; (4001b8 <frame_dummy+0x3c>)
  400184:	b510      	push	{r4, lr}
  400186:	f3af 8000 	nop.w
  40018a:	480c      	ldr	r0, [pc, #48]	; (4001bc <frame_dummy+0x40>)
  40018c:	6803      	ldr	r3, [r0, #0]
  40018e:	b923      	cbnz	r3, 40019a <frame_dummy+0x1e>
  400190:	bd10      	pop	{r4, pc}
  400192:	480a      	ldr	r0, [pc, #40]	; (4001bc <frame_dummy+0x40>)
  400194:	6803      	ldr	r3, [r0, #0]
  400196:	b933      	cbnz	r3, 4001a6 <frame_dummy+0x2a>
  400198:	4770      	bx	lr
  40019a:	4b09      	ldr	r3, [pc, #36]	; (4001c0 <frame_dummy+0x44>)
  40019c:	2b00      	cmp	r3, #0
  40019e:	d0f7      	beq.n	400190 <frame_dummy+0x14>
  4001a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001a4:	4718      	bx	r3
  4001a6:	4b06      	ldr	r3, [pc, #24]	; (4001c0 <frame_dummy+0x44>)
  4001a8:	2b00      	cmp	r3, #0
  4001aa:	d0f5      	beq.n	400198 <frame_dummy+0x1c>
  4001ac:	4718      	bx	r3
  4001ae:	bf00      	nop
  4001b0:	00000000 	.word	0x00000000
  4001b4:	004022d0 	.word	0x004022d0
  4001b8:	20400028 	.word	0x20400028
  4001bc:	004022d0 	.word	0x004022d0
  4001c0:	00000000 	.word	0x00000000

004001c4 <atmel_start_init>:
  4001c4:	b508      	push	{r3, lr}
  4001c6:	4b01      	ldr	r3, [pc, #4]	; (4001cc <atmel_start_init+0x8>)
  4001c8:	4798      	blx	r3
  4001ca:	bd08      	pop	{r3, pc}
  4001cc:	004005b1 	.word	0x004005b1

004001d0 <Dummy_Handler>:
  4001d0:	e7fe      	b.n	4001d0 <Dummy_Handler>
	...

004001d4 <Reset_Handler>:
  4001d4:	b508      	push	{r3, lr}
  4001d6:	4b10      	ldr	r3, [pc, #64]	; (400218 <Reset_Handler+0x44>)
  4001d8:	4a10      	ldr	r2, [pc, #64]	; (40021c <Reset_Handler+0x48>)
  4001da:	429a      	cmp	r2, r3
  4001dc:	d009      	beq.n	4001f2 <Reset_Handler+0x1e>
  4001de:	4b0e      	ldr	r3, [pc, #56]	; (400218 <Reset_Handler+0x44>)
  4001e0:	4a0e      	ldr	r2, [pc, #56]	; (40021c <Reset_Handler+0x48>)
  4001e2:	e003      	b.n	4001ec <Reset_Handler+0x18>
  4001e4:	6811      	ldr	r1, [r2, #0]
  4001e6:	6019      	str	r1, [r3, #0]
  4001e8:	3304      	adds	r3, #4
  4001ea:	3204      	adds	r2, #4
  4001ec:	490c      	ldr	r1, [pc, #48]	; (400220 <Reset_Handler+0x4c>)
  4001ee:	428b      	cmp	r3, r1
  4001f0:	d3f8      	bcc.n	4001e4 <Reset_Handler+0x10>
  4001f2:	4b0c      	ldr	r3, [pc, #48]	; (400224 <Reset_Handler+0x50>)
  4001f4:	e002      	b.n	4001fc <Reset_Handler+0x28>
  4001f6:	2200      	movs	r2, #0
  4001f8:	601a      	str	r2, [r3, #0]
  4001fa:	3304      	adds	r3, #4
  4001fc:	4a0a      	ldr	r2, [pc, #40]	; (400228 <Reset_Handler+0x54>)
  4001fe:	4293      	cmp	r3, r2
  400200:	d3f9      	bcc.n	4001f6 <Reset_Handler+0x22>
  400202:	4a0a      	ldr	r2, [pc, #40]	; (40022c <Reset_Handler+0x58>)
  400204:	4b0a      	ldr	r3, [pc, #40]	; (400230 <Reset_Handler+0x5c>)
  400206:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40020a:	6093      	str	r3, [r2, #8]
  40020c:	4b09      	ldr	r3, [pc, #36]	; (400234 <Reset_Handler+0x60>)
  40020e:	4798      	blx	r3
  400210:	4b09      	ldr	r3, [pc, #36]	; (400238 <Reset_Handler+0x64>)
  400212:	4798      	blx	r3
  400214:	e7fe      	b.n	400214 <Reset_Handler+0x40>
  400216:	bf00      	nop
  400218:	20400000 	.word	0x20400000
  40021c:	004022d0 	.word	0x004022d0
  400220:	20400024 	.word	0x20400024
  400224:	20400024 	.word	0x20400024
  400228:	20400150 	.word	0x20400150
  40022c:	e000ed00 	.word	0xe000ed00
  400230:	00400000 	.word	0x00400000
  400234:	00401f3d 	.word	0x00401f3d
  400238:	00401ad5 	.word	0x00401ad5

0040023c <TIMER_0_init>:
  40023c:	b508      	push	{r3, lr}
  40023e:	4b08      	ldr	r3, [pc, #32]	; (400260 <TIMER_0_init+0x24>)
  400240:	699b      	ldr	r3, [r3, #24]
  400242:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400246:	d103      	bne.n	400250 <TIMER_0_init+0x14>
  400248:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40024c:	4b04      	ldr	r3, [pc, #16]	; (400260 <TIMER_0_init+0x24>)
  40024e:	611a      	str	r2, [r3, #16]
  400250:	4b04      	ldr	r3, [pc, #16]	; (400264 <TIMER_0_init+0x28>)
  400252:	4798      	blx	r3
  400254:	4602      	mov	r2, r0
  400256:	4904      	ldr	r1, [pc, #16]	; (400268 <TIMER_0_init+0x2c>)
  400258:	4804      	ldr	r0, [pc, #16]	; (40026c <TIMER_0_init+0x30>)
  40025a:	4b05      	ldr	r3, [pc, #20]	; (400270 <TIMER_0_init+0x34>)
  40025c:	4798      	blx	r3
  40025e:	bd08      	pop	{r3, pc}
  400260:	400e0600 	.word	0x400e0600
  400264:	004018a1 	.word	0x004018a1
  400268:	4000c000 	.word	0x4000c000
  40026c:	20400114 	.word	0x20400114
  400270:	00400d41 	.word	0x00400d41

00400274 <ADC_0_PORT_init>:
  400274:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400278:	4b05      	ldr	r3, [pc, #20]	; (400290 <ADC_0_PORT_init+0x1c>)
  40027a:	601a      	str	r2, [r3, #0]
  40027c:	2204      	movs	r2, #4
  40027e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400282:	601a      	str	r2, [r3, #0]
  400284:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400288:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  40028c:	601a      	str	r2, [r3, #0]
  40028e:	4770      	bx	lr
  400290:	400e1400 	.word	0x400e1400

00400294 <ADC_0_CLOCK_init>:
  400294:	4b04      	ldr	r3, [pc, #16]	; (4002a8 <ADC_0_CLOCK_init+0x14>)
  400296:	699b      	ldr	r3, [r3, #24]
  400298:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  40029c:	d103      	bne.n	4002a6 <ADC_0_CLOCK_init+0x12>
  40029e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4002a2:	4b01      	ldr	r3, [pc, #4]	; (4002a8 <ADC_0_CLOCK_init+0x14>)
  4002a4:	611a      	str	r2, [r3, #16]
  4002a6:	4770      	bx	lr
  4002a8:	400e0600 	.word	0x400e0600

004002ac <ADC_0_init>:
  4002ac:	b508      	push	{r3, lr}
  4002ae:	4b05      	ldr	r3, [pc, #20]	; (4002c4 <ADC_0_init+0x18>)
  4002b0:	4798      	blx	r3
  4002b2:	4b05      	ldr	r3, [pc, #20]	; (4002c8 <ADC_0_init+0x1c>)
  4002b4:	4798      	blx	r3
  4002b6:	2200      	movs	r2, #0
  4002b8:	4904      	ldr	r1, [pc, #16]	; (4002cc <ADC_0_init+0x20>)
  4002ba:	4805      	ldr	r0, [pc, #20]	; (4002d0 <ADC_0_init+0x24>)
  4002bc:	4b05      	ldr	r3, [pc, #20]	; (4002d4 <ADC_0_init+0x28>)
  4002be:	4798      	blx	r3
  4002c0:	bd08      	pop	{r3, pc}
  4002c2:	bf00      	nop
  4002c4:	00400295 	.word	0x00400295
  4002c8:	00400275 	.word	0x00400275
  4002cc:	4003c000 	.word	0x4003c000
  4002d0:	204000b8 	.word	0x204000b8
  4002d4:	00400785 	.word	0x00400785

004002d8 <EXTERNAL_IRQ_1_init>:
  4002d8:	4b03      	ldr	r3, [pc, #12]	; (4002e8 <EXTERNAL_IRQ_1_init+0x10>)
  4002da:	2202      	movs	r2, #2
  4002dc:	615a      	str	r2, [r3, #20]
  4002de:	661a      	str	r2, [r3, #96]	; 0x60
  4002e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4002e4:	601a      	str	r2, [r3, #0]
  4002e6:	4770      	bx	lr
  4002e8:	400e1000 	.word	0x400e1000

004002ec <EXTERNAL_IRQ_0_init>:
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <EXTERNAL_IRQ_0_init+0x4c>)
  4002ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002f2:	615a      	str	r2, [r3, #20]
  4002f4:	661a      	str	r2, [r3, #96]	; 0x60
  4002f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4002fa:	601a      	str	r2, [r3, #0]
  4002fc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400300:	615a      	str	r2, [r3, #20]
  400302:	661a      	str	r2, [r3, #96]	; 0x60
  400304:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400308:	601a      	str	r2, [r3, #0]
  40030a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40030e:	615a      	str	r2, [r3, #20]
  400310:	661a      	str	r2, [r3, #96]	; 0x60
  400312:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400316:	601a      	str	r2, [r3, #0]
  400318:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40031c:	615a      	str	r2, [r3, #20]
  40031e:	661a      	str	r2, [r3, #96]	; 0x60
  400320:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400324:	601a      	str	r2, [r3, #0]
  400326:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40032a:	615a      	str	r2, [r3, #20]
  40032c:	661a      	str	r2, [r3, #96]	; 0x60
  40032e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400332:	601a      	str	r2, [r3, #0]
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	400e0e00 	.word	0x400e0e00

0040033c <PWM_0_PORT_init>:
  40033c:	4b17      	ldr	r3, [pc, #92]	; (40039c <PWM_0_PORT_init+0x60>)
  40033e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400340:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  400344:	671a      	str	r2, [r3, #112]	; 0x70
  400346:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400348:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40034c:	675a      	str	r2, [r3, #116]	; 0x74
  40034e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400352:	605a      	str	r2, [r3, #4]
  400354:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400358:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40035a:	f022 0204 	bic.w	r2, r2, #4
  40035e:	671a      	str	r2, [r3, #112]	; 0x70
  400360:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400362:	f022 0204 	bic.w	r2, r2, #4
  400366:	675a      	str	r2, [r3, #116]	; 0x74
  400368:	2204      	movs	r2, #4
  40036a:	605a      	str	r2, [r3, #4]
  40036c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40036e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  400372:	671a      	str	r2, [r3, #112]	; 0x70
  400374:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400376:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40037a:	675a      	str	r2, [r3, #116]	; 0x74
  40037c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400380:	605a      	str	r2, [r3, #4]
  400382:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400384:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400388:	671a      	str	r2, [r3, #112]	; 0x70
  40038a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40038c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400390:	675a      	str	r2, [r3, #116]	; 0x74
  400392:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400396:	605a      	str	r2, [r3, #4]
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	400e1400 	.word	0x400e1400

004003a0 <PWM_0_CLOCK_init>:
  4003a0:	4b04      	ldr	r3, [pc, #16]	; (4003b4 <PWM_0_CLOCK_init+0x14>)
  4003a2:	699b      	ldr	r3, [r3, #24]
  4003a4:	2b00      	cmp	r3, #0
  4003a6:	db03      	blt.n	4003b0 <PWM_0_CLOCK_init+0x10>
  4003a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4003ac:	4b01      	ldr	r3, [pc, #4]	; (4003b4 <PWM_0_CLOCK_init+0x14>)
  4003ae:	611a      	str	r2, [r3, #16]
  4003b0:	4770      	bx	lr
  4003b2:	bf00      	nop
  4003b4:	400e0600 	.word	0x400e0600

004003b8 <PWM_0_init>:
  4003b8:	b508      	push	{r3, lr}
  4003ba:	4b06      	ldr	r3, [pc, #24]	; (4003d4 <PWM_0_init+0x1c>)
  4003bc:	4798      	blx	r3
  4003be:	4b06      	ldr	r3, [pc, #24]	; (4003d8 <PWM_0_init+0x20>)
  4003c0:	4798      	blx	r3
  4003c2:	4b06      	ldr	r3, [pc, #24]	; (4003dc <PWM_0_init+0x24>)
  4003c4:	4798      	blx	r3
  4003c6:	4602      	mov	r2, r0
  4003c8:	4905      	ldr	r1, [pc, #20]	; (4003e0 <PWM_0_init+0x28>)
  4003ca:	4806      	ldr	r0, [pc, #24]	; (4003e4 <PWM_0_init+0x2c>)
  4003cc:	4b06      	ldr	r3, [pc, #24]	; (4003e8 <PWM_0_init+0x30>)
  4003ce:	4798      	blx	r3
  4003d0:	bd08      	pop	{r3, pc}
  4003d2:	bf00      	nop
  4003d4:	004003a1 	.word	0x004003a1
  4003d8:	0040033d 	.word	0x0040033d
  4003dc:	0040151d 	.word	0x0040151d
  4003e0:	40020000 	.word	0x40020000
  4003e4:	2040009c 	.word	0x2040009c
  4003e8:	00400a8d 	.word	0x00400a8d

004003ec <PWM_1_PORT_init>:
  4003ec:	4b06      	ldr	r3, [pc, #24]	; (400408 <PWM_1_PORT_init+0x1c>)
  4003ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4003f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4003f4:	671a      	str	r2, [r3, #112]	; 0x70
  4003f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4003f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4003fc:	675a      	str	r2, [r3, #116]	; 0x74
  4003fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400402:	605a      	str	r2, [r3, #4]
  400404:	4770      	bx	lr
  400406:	bf00      	nop
  400408:	400e0e00 	.word	0x400e0e00

0040040c <PWM_1_CLOCK_init>:
  40040c:	4b05      	ldr	r3, [pc, #20]	; (400424 <PWM_1_CLOCK_init+0x18>)
  40040e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  400412:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400416:	d104      	bne.n	400422 <PWM_1_CLOCK_init+0x16>
  400418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40041c:	4b01      	ldr	r3, [pc, #4]	; (400424 <PWM_1_CLOCK_init+0x18>)
  40041e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400422:	4770      	bx	lr
  400424:	400e0600 	.word	0x400e0600

00400428 <PWM_1_init>:
  400428:	b508      	push	{r3, lr}
  40042a:	4b06      	ldr	r3, [pc, #24]	; (400444 <PWM_1_init+0x1c>)
  40042c:	4798      	blx	r3
  40042e:	4b06      	ldr	r3, [pc, #24]	; (400448 <PWM_1_init+0x20>)
  400430:	4798      	blx	r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <PWM_1_init+0x24>)
  400434:	4798      	blx	r3
  400436:	4602      	mov	r2, r0
  400438:	4905      	ldr	r1, [pc, #20]	; (400450 <PWM_1_init+0x28>)
  40043a:	4806      	ldr	r0, [pc, #24]	; (400454 <PWM_1_init+0x2c>)
  40043c:	4b06      	ldr	r3, [pc, #24]	; (400458 <PWM_1_init+0x30>)
  40043e:	4798      	blx	r3
  400440:	bd08      	pop	{r3, pc}
  400442:	bf00      	nop
  400444:	0040040d 	.word	0x0040040d
  400448:	004003ed 	.word	0x004003ed
  40044c:	0040151d 	.word	0x0040151d
  400450:	4005c000 	.word	0x4005c000
  400454:	204000d8 	.word	0x204000d8
  400458:	00400a8d 	.word	0x00400a8d

0040045c <SPI_0_PORT_init>:
  40045c:	4b11      	ldr	r3, [pc, #68]	; (4004a4 <SPI_0_PORT_init+0x48>)
  40045e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400460:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  400464:	671a      	str	r2, [r3, #112]	; 0x70
  400466:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400468:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40046c:	675a      	str	r2, [r3, #116]	; 0x74
  40046e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400472:	605a      	str	r2, [r3, #4]
  400474:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400476:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  40047a:	671a      	str	r2, [r3, #112]	; 0x70
  40047c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40047e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400482:	675a      	str	r2, [r3, #116]	; 0x74
  400484:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400488:	605a      	str	r2, [r3, #4]
  40048a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40048c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
  400490:	671a      	str	r2, [r3, #112]	; 0x70
  400492:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400494:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
  400498:	675a      	str	r2, [r3, #116]	; 0x74
  40049a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40049e:	605a      	str	r2, [r3, #4]
  4004a0:	4770      	bx	lr
  4004a2:	bf00      	nop
  4004a4:	400e1400 	.word	0x400e1400

004004a8 <SPI_0_CLOCK_init>:
  4004a8:	4b04      	ldr	r3, [pc, #16]	; (4004bc <SPI_0_CLOCK_init+0x14>)
  4004aa:	699b      	ldr	r3, [r3, #24]
  4004ac:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
  4004b0:	d103      	bne.n	4004ba <SPI_0_CLOCK_init+0x12>
  4004b2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4004b6:	4b01      	ldr	r3, [pc, #4]	; (4004bc <SPI_0_CLOCK_init+0x14>)
  4004b8:	611a      	str	r2, [r3, #16]
  4004ba:	4770      	bx	lr
  4004bc:	400e0600 	.word	0x400e0600

004004c0 <SPI_0_init>:
  4004c0:	b510      	push	{r4, lr}
  4004c2:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <SPI_0_init+0x24>)
  4004c4:	4798      	blx	r3
  4004c6:	4b08      	ldr	r3, [pc, #32]	; (4004e8 <SPI_0_init+0x28>)
  4004c8:	4798      	blx	r3
  4004ca:	4c08      	ldr	r4, [pc, #32]	; (4004ec <SPI_0_init+0x2c>)
  4004cc:	4601      	mov	r1, r0
  4004ce:	4620      	mov	r0, r4
  4004d0:	4b07      	ldr	r3, [pc, #28]	; (4004f0 <SPI_0_init+0x30>)
  4004d2:	4798      	blx	r3
  4004d4:	4907      	ldr	r1, [pc, #28]	; (4004f4 <SPI_0_init+0x34>)
  4004d6:	4620      	mov	r0, r4
  4004d8:	4b07      	ldr	r3, [pc, #28]	; (4004f8 <SPI_0_init+0x38>)
  4004da:	4798      	blx	r3
  4004dc:	4b07      	ldr	r3, [pc, #28]	; (4004fc <SPI_0_init+0x3c>)
  4004de:	4798      	blx	r3
  4004e0:	bd10      	pop	{r4, pc}
  4004e2:	bf00      	nop
  4004e4:	004004a9 	.word	0x004004a9
  4004e8:	0040171d 	.word	0x0040171d
  4004ec:	204000c0 	.word	0x204000c0
  4004f0:	00400b0d 	.word	0x00400b0d
  4004f4:	40008000 	.word	0x40008000
  4004f8:	00400b2d 	.word	0x00400b2d
  4004fc:	0040045d 	.word	0x0040045d

00400500 <I2C_0_PORT_init>:
  400500:	4b0a      	ldr	r3, [pc, #40]	; (40052c <I2C_0_PORT_init+0x2c>)
  400502:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400504:	f022 0210 	bic.w	r2, r2, #16
  400508:	671a      	str	r2, [r3, #112]	; 0x70
  40050a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40050c:	f022 0210 	bic.w	r2, r2, #16
  400510:	675a      	str	r2, [r3, #116]	; 0x74
  400512:	2210      	movs	r2, #16
  400514:	605a      	str	r2, [r3, #4]
  400516:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400518:	f022 0208 	bic.w	r2, r2, #8
  40051c:	671a      	str	r2, [r3, #112]	; 0x70
  40051e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400520:	f022 0208 	bic.w	r2, r2, #8
  400524:	675a      	str	r2, [r3, #116]	; 0x74
  400526:	2208      	movs	r2, #8
  400528:	605a      	str	r2, [r3, #4]
  40052a:	4770      	bx	lr
  40052c:	400e0e00 	.word	0x400e0e00

00400530 <I2C_0_CLOCK_init>:
  400530:	4b04      	ldr	r3, [pc, #16]	; (400544 <I2C_0_CLOCK_init+0x14>)
  400532:	699b      	ldr	r3, [r3, #24]
  400534:	f413 2f00 	tst.w	r3, #524288	; 0x80000
  400538:	d103      	bne.n	400542 <I2C_0_CLOCK_init+0x12>
  40053a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40053e:	4b01      	ldr	r3, [pc, #4]	; (400544 <I2C_0_CLOCK_init+0x14>)
  400540:	611a      	str	r2, [r3, #16]
  400542:	4770      	bx	lr
  400544:	400e0600 	.word	0x400e0600

00400548 <I2C_0_init>:
  400548:	b508      	push	{r3, lr}
  40054a:	4b04      	ldr	r3, [pc, #16]	; (40055c <I2C_0_init+0x14>)
  40054c:	4798      	blx	r3
  40054e:	4904      	ldr	r1, [pc, #16]	; (400560 <I2C_0_init+0x18>)
  400550:	4804      	ldr	r0, [pc, #16]	; (400564 <I2C_0_init+0x1c>)
  400552:	4b05      	ldr	r3, [pc, #20]	; (400568 <I2C_0_init+0x20>)
  400554:	4798      	blx	r3
  400556:	4b05      	ldr	r3, [pc, #20]	; (40056c <I2C_0_init+0x24>)
  400558:	4798      	blx	r3
  40055a:	bd08      	pop	{r3, pc}
  40055c:	00400531 	.word	0x00400531
  400560:	40018000 	.word	0x40018000
  400564:	204000f4 	.word	0x204000f4
  400568:	004009d9 	.word	0x004009d9
  40056c:	00400501 	.word	0x00400501

00400570 <delay_driver_init>:
  400570:	b508      	push	{r3, lr}
  400572:	4802      	ldr	r0, [pc, #8]	; (40057c <delay_driver_init+0xc>)
  400574:	4b02      	ldr	r3, [pc, #8]	; (400580 <delay_driver_init+0x10>)
  400576:	4798      	blx	r3
  400578:	bd08      	pop	{r3, pc}
  40057a:	bf00      	nop
  40057c:	e000e010 	.word	0xe000e010
  400580:	004007fd 	.word	0x004007fd

00400584 <WDT_0_init>:
  400584:	b508      	push	{r3, lr}
  400586:	2248      	movs	r2, #72	; 0x48
  400588:	4904      	ldr	r1, [pc, #16]	; (40059c <WDT_0_init+0x18>)
  40058a:	2001      	movs	r0, #1
  40058c:	4b04      	ldr	r3, [pc, #16]	; (4005a0 <WDT_0_init+0x1c>)
  40058e:	4798      	blx	r3
  400590:	4804      	ldr	r0, [pc, #16]	; (4005a4 <WDT_0_init+0x20>)
  400592:	4b05      	ldr	r3, [pc, #20]	; (4005a8 <WDT_0_init+0x24>)
  400594:	6003      	str	r3, [r0, #0]
  400596:	4b05      	ldr	r3, [pc, #20]	; (4005ac <WDT_0_init+0x28>)
  400598:	4798      	blx	r3
  40059a:	bd08      	pop	{r3, pc}
  40059c:	00401f94 	.word	0x00401f94
  4005a0:	00400d7d 	.word	0x00400d7d
  4005a4:	204000bc 	.word	0x204000bc
  4005a8:	400e1850 	.word	0x400e1850
  4005ac:	00401aa1 	.word	0x00401aa1

004005b0 <system_init>:
  4005b0:	b510      	push	{r4, lr}
  4005b2:	4b66      	ldr	r3, [pc, #408]	; (40074c <system_init+0x19c>)
  4005b4:	4798      	blx	r3
  4005b6:	4b66      	ldr	r3, [pc, #408]	; (400750 <system_init+0x1a0>)
  4005b8:	699b      	ldr	r3, [r3, #24]
  4005ba:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4005be:	d103      	bne.n	4005c8 <system_init+0x18>
  4005c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4005c4:	4b62      	ldr	r3, [pc, #392]	; (400750 <system_init+0x1a0>)
  4005c6:	611a      	str	r2, [r3, #16]
  4005c8:	4b61      	ldr	r3, [pc, #388]	; (400750 <system_init+0x1a0>)
  4005ca:	699b      	ldr	r3, [r3, #24]
  4005cc:	f413 6f00 	tst.w	r3, #2048	; 0x800
  4005d0:	d103      	bne.n	4005da <system_init+0x2a>
  4005d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4005d6:	4b5e      	ldr	r3, [pc, #376]	; (400750 <system_init+0x1a0>)
  4005d8:	611a      	str	r2, [r3, #16]
  4005da:	4b5d      	ldr	r3, [pc, #372]	; (400750 <system_init+0x1a0>)
  4005dc:	699b      	ldr	r3, [r3, #24]
  4005de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4005e2:	d103      	bne.n	4005ec <system_init+0x3c>
  4005e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4005e8:	4b59      	ldr	r3, [pc, #356]	; (400750 <system_init+0x1a0>)
  4005ea:	611a      	str	r2, [r3, #16]
  4005ec:	4b59      	ldr	r3, [pc, #356]	; (400754 <system_init+0x1a4>)
  4005ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005f2:	6159      	str	r1, [r3, #20]
  4005f4:	6619      	str	r1, [r3, #96]	; 0x60
  4005f6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  4005fa:	6019      	str	r1, [r3, #0]
  4005fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400600:	615a      	str	r2, [r3, #20]
  400602:	661a      	str	r2, [r3, #96]	; 0x60
  400604:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400608:	601a      	str	r2, [r3, #0]
  40060a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  40060e:	6158      	str	r0, [r3, #20]
  400610:	6618      	str	r0, [r3, #96]	; 0x60
  400612:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  400616:	6018      	str	r0, [r3, #0]
  400618:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  40061c:	6158      	str	r0, [r3, #20]
  40061e:	6618      	str	r0, [r3, #96]	; 0x60
  400620:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  400624:	6018      	str	r0, [r3, #0]
  400626:	f503 7300 	add.w	r3, r3, #512	; 0x200
  40062a:	2008      	movs	r0, #8
  40062c:	6318      	str	r0, [r3, #48]	; 0x30
  40062e:	6118      	str	r0, [r3, #16]
  400630:	6018      	str	r0, [r3, #0]
  400632:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400636:	2404      	movs	r4, #4
  400638:	631c      	str	r4, [r3, #48]	; 0x30
  40063a:	611c      	str	r4, [r3, #16]
  40063c:	601c      	str	r4, [r3, #0]
  40063e:	6318      	str	r0, [r3, #48]	; 0x30
  400640:	6118      	str	r0, [r3, #16]
  400642:	6018      	str	r0, [r3, #0]
  400644:	2010      	movs	r0, #16
  400646:	6358      	str	r0, [r3, #52]	; 0x34
  400648:	6118      	str	r0, [r3, #16]
  40064a:	6018      	str	r0, [r3, #0]
  40064c:	2020      	movs	r0, #32
  40064e:	6358      	str	r0, [r3, #52]	; 0x34
  400650:	6118      	str	r0, [r3, #16]
  400652:	6018      	str	r0, [r3, #0]
  400654:	2040      	movs	r0, #64	; 0x40
  400656:	6358      	str	r0, [r3, #52]	; 0x34
  400658:	6118      	str	r0, [r3, #16]
  40065a:	6018      	str	r0, [r3, #0]
  40065c:	2080      	movs	r0, #128	; 0x80
  40065e:	6358      	str	r0, [r3, #52]	; 0x34
  400660:	6118      	str	r0, [r3, #16]
  400662:	6018      	str	r0, [r3, #0]
  400664:	f44f 7080 	mov.w	r0, #256	; 0x100
  400668:	6358      	str	r0, [r3, #52]	; 0x34
  40066a:	6118      	str	r0, [r3, #16]
  40066c:	6018      	str	r0, [r3, #0]
  40066e:	f44f 7000 	mov.w	r0, #512	; 0x200
  400672:	6358      	str	r0, [r3, #52]	; 0x34
  400674:	6118      	str	r0, [r3, #16]
  400676:	6018      	str	r0, [r3, #0]
  400678:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40067c:	6358      	str	r0, [r3, #52]	; 0x34
  40067e:	6118      	str	r0, [r3, #16]
  400680:	6018      	str	r0, [r3, #0]
  400682:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  400686:	6158      	str	r0, [r3, #20]
  400688:	6618      	str	r0, [r3, #96]	; 0x60
  40068a:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  40068e:	6018      	str	r0, [r3, #0]
  400690:	f44f 5000 	mov.w	r0, #8192	; 0x2000
  400694:	6158      	str	r0, [r3, #20]
  400696:	6618      	str	r0, [r3, #96]	; 0x60
  400698:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  40069c:	6018      	str	r0, [r3, #0]
  40069e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4006a2:	6158      	str	r0, [r3, #20]
  4006a4:	6618      	str	r0, [r3, #96]	; 0x60
  4006a6:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006aa:	6018      	str	r0, [r3, #0]
  4006ac:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  4006b0:	6158      	str	r0, [r3, #20]
  4006b2:	6618      	str	r0, [r3, #96]	; 0x60
  4006b4:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006b8:	6018      	str	r0, [r3, #0]
  4006ba:	f44f 3080 	mov.w	r0, #65536	; 0x10000
  4006be:	6158      	str	r0, [r3, #20]
  4006c0:	6618      	str	r0, [r3, #96]	; 0x60
  4006c2:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006c6:	6018      	str	r0, [r3, #0]
  4006c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
  4006cc:	6158      	str	r0, [r3, #20]
  4006ce:	6618      	str	r0, [r3, #96]	; 0x60
  4006d0:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006d4:	6018      	str	r0, [r3, #0]
  4006d6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
  4006da:	6158      	str	r0, [r3, #20]
  4006dc:	6618      	str	r0, [r3, #96]	; 0x60
  4006de:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006e2:	6018      	str	r0, [r3, #0]
  4006e4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
  4006e8:	6158      	str	r0, [r3, #20]
  4006ea:	6618      	str	r0, [r3, #96]	; 0x60
  4006ec:	f8c3 0090 	str.w	r0, [r3, #144]	; 0x90
  4006f0:	6018      	str	r0, [r3, #0]
  4006f2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
  4006f6:	6358      	str	r0, [r3, #52]	; 0x34
  4006f8:	6118      	str	r0, [r3, #16]
  4006fa:	6018      	str	r0, [r3, #0]
  4006fc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
  400700:	6358      	str	r0, [r3, #52]	; 0x34
  400702:	6118      	str	r0, [r3, #16]
  400704:	6018      	str	r0, [r3, #0]
  400706:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  40070a:	6358      	str	r0, [r3, #52]	; 0x34
  40070c:	6118      	str	r0, [r3, #16]
  40070e:	6018      	str	r0, [r3, #0]
  400710:	6359      	str	r1, [r3, #52]	; 0x34
  400712:	6119      	str	r1, [r3, #16]
  400714:	6019      	str	r1, [r3, #0]
  400716:	635a      	str	r2, [r3, #52]	; 0x34
  400718:	611a      	str	r2, [r3, #16]
  40071a:	601a      	str	r2, [r3, #0]
  40071c:	4b0e      	ldr	r3, [pc, #56]	; (400758 <system_init+0x1a8>)
  40071e:	4798      	blx	r3
  400720:	4b0e      	ldr	r3, [pc, #56]	; (40075c <system_init+0x1ac>)
  400722:	4798      	blx	r3
  400724:	4b0e      	ldr	r3, [pc, #56]	; (400760 <system_init+0x1b0>)
  400726:	4798      	blx	r3
  400728:	4b0e      	ldr	r3, [pc, #56]	; (400764 <system_init+0x1b4>)
  40072a:	4798      	blx	r3
  40072c:	4b0e      	ldr	r3, [pc, #56]	; (400768 <system_init+0x1b8>)
  40072e:	4798      	blx	r3
  400730:	4b0e      	ldr	r3, [pc, #56]	; (40076c <system_init+0x1bc>)
  400732:	4798      	blx	r3
  400734:	4b0e      	ldr	r3, [pc, #56]	; (400770 <system_init+0x1c0>)
  400736:	4798      	blx	r3
  400738:	4b0e      	ldr	r3, [pc, #56]	; (400774 <system_init+0x1c4>)
  40073a:	4798      	blx	r3
  40073c:	4b0e      	ldr	r3, [pc, #56]	; (400778 <system_init+0x1c8>)
  40073e:	4798      	blx	r3
  400740:	4b0e      	ldr	r3, [pc, #56]	; (40077c <system_init+0x1cc>)
  400742:	4798      	blx	r3
  400744:	4b0e      	ldr	r3, [pc, #56]	; (400780 <system_init+0x1d0>)
  400746:	4798      	blx	r3
  400748:	bd10      	pop	{r4, pc}
  40074a:	bf00      	nop
  40074c:	00400f09 	.word	0x00400f09
  400750:	400e0600 	.word	0x400e0600
  400754:	400e0e00 	.word	0x400e0e00
  400758:	004002ad 	.word	0x004002ad
  40075c:	004002d9 	.word	0x004002d9
  400760:	004002ed 	.word	0x004002ed
  400764:	004003b9 	.word	0x004003b9
  400768:	00400429 	.word	0x00400429
  40076c:	004004c1 	.word	0x004004c1
  400770:	0040023d 	.word	0x0040023d
  400774:	00400549 	.word	0x00400549
  400778:	00400571 	.word	0x00400571
  40077c:	00400585 	.word	0x00400585
  400780:	00400875 	.word	0x00400875

00400784 <adc_sync_init>:
  400784:	b538      	push	{r3, r4, r5, lr}
  400786:	4604      	mov	r4, r0
  400788:	460d      	mov	r5, r1
  40078a:	2800      	cmp	r0, #0
  40078c:	bf18      	it	ne
  40078e:	2900      	cmpne	r1, #0
  400790:	bf14      	ite	ne
  400792:	2001      	movne	r0, #1
  400794:	2000      	moveq	r0, #0
  400796:	2239      	movs	r2, #57	; 0x39
  400798:	4903      	ldr	r1, [pc, #12]	; (4007a8 <adc_sync_init+0x24>)
  40079a:	4b04      	ldr	r3, [pc, #16]	; (4007ac <adc_sync_init+0x28>)
  40079c:	4798      	blx	r3
  40079e:	4629      	mov	r1, r5
  4007a0:	4620      	mov	r0, r4
  4007a2:	4b03      	ldr	r3, [pc, #12]	; (4007b0 <adc_sync_init+0x2c>)
  4007a4:	4798      	blx	r3
  4007a6:	bd38      	pop	{r3, r4, r5, pc}
  4007a8:	00401fb0 	.word	0x00401fb0
  4007ac:	00400d7d 	.word	0x00400d7d
  4007b0:	00400eb9 	.word	0x00400eb9

004007b4 <adc_sync_enable_channel>:
  4007b4:	b538      	push	{r3, r4, r5, lr}
  4007b6:	460d      	mov	r5, r1
  4007b8:	4604      	mov	r4, r0
  4007ba:	224e      	movs	r2, #78	; 0x4e
  4007bc:	4905      	ldr	r1, [pc, #20]	; (4007d4 <adc_sync_enable_channel+0x20>)
  4007be:	3000      	adds	r0, #0
  4007c0:	bf18      	it	ne
  4007c2:	2001      	movne	r0, #1
  4007c4:	4b04      	ldr	r3, [pc, #16]	; (4007d8 <adc_sync_enable_channel+0x24>)
  4007c6:	4798      	blx	r3
  4007c8:	4629      	mov	r1, r5
  4007ca:	4620      	mov	r0, r4
  4007cc:	4b03      	ldr	r3, [pc, #12]	; (4007dc <adc_sync_enable_channel+0x28>)
  4007ce:	4798      	blx	r3
  4007d0:	2000      	movs	r0, #0
  4007d2:	bd38      	pop	{r3, r4, r5, pc}
  4007d4:	00401fb0 	.word	0x00401fb0
  4007d8:	00400d7d 	.word	0x00400d7d
  4007dc:	00400ef1 	.word	0x00400ef1

004007e0 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4007e0:	f3ef 8310 	mrs	r3, PRIMASK
  4007e4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4007e6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4007e8:	f3bf 8f5f 	dmb	sy
  4007ec:	4770      	bx	lr

004007ee <atomic_leave_critical>:
  4007ee:	f3bf 8f5f 	dmb	sy
  4007f2:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  4007f4:	f383 8810 	msr	PRIMASK, r3
  4007f8:	4770      	bx	lr
	...

004007fc <delay_init>:
  4007fc:	b508      	push	{r3, lr}
  4007fe:	4b02      	ldr	r3, [pc, #8]	; (400808 <delay_init+0xc>)
  400800:	6018      	str	r0, [r3, #0]
  400802:	4b02      	ldr	r3, [pc, #8]	; (40080c <delay_init+0x10>)
  400804:	4798      	blx	r3
  400806:	bd08      	pop	{r3, pc}
  400808:	20400040 	.word	0x20400040
  40080c:	00401735 	.word	0x00401735

00400810 <delay_us>:
  400810:	b510      	push	{r4, lr}
  400812:	4b04      	ldr	r3, [pc, #16]	; (400824 <delay_us+0x14>)
  400814:	681c      	ldr	r4, [r3, #0]
  400816:	4b04      	ldr	r3, [pc, #16]	; (400828 <delay_us+0x18>)
  400818:	4798      	blx	r3
  40081a:	4601      	mov	r1, r0
  40081c:	4620      	mov	r0, r4
  40081e:	4b03      	ldr	r3, [pc, #12]	; (40082c <delay_us+0x1c>)
  400820:	4798      	blx	r3
  400822:	bd10      	pop	{r4, pc}
  400824:	20400040 	.word	0x20400040
  400828:	00400efd 	.word	0x00400efd
  40082c:	00401741 	.word	0x00401741

00400830 <process_ext_irq>:
  400830:	b538      	push	{r3, r4, r5, lr}
  400832:	2506      	movs	r5, #6
  400834:	2400      	movs	r4, #0
  400836:	e007      	b.n	400848 <process_ext_irq+0x18>
  400838:	4a0d      	ldr	r2, [pc, #52]	; (400870 <process_ext_irq+0x40>)
  40083a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  40083e:	b1b3      	cbz	r3, 40086e <process_ext_irq+0x3e>
  400840:	4798      	blx	r3
  400842:	bd38      	pop	{r3, r4, r5, pc}
  400844:	3a01      	subs	r2, #1
  400846:	b2d5      	uxtb	r5, r2
  400848:	42ac      	cmp	r4, r5
  40084a:	d810      	bhi.n	40086e <process_ext_irq+0x3e>
  40084c:	192b      	adds	r3, r5, r4
  40084e:	105b      	asrs	r3, r3, #1
  400850:	b2da      	uxtb	r2, r3
  400852:	2a05      	cmp	r2, #5
  400854:	d80b      	bhi.n	40086e <process_ext_irq+0x3e>
  400856:	4613      	mov	r3, r2
  400858:	4905      	ldr	r1, [pc, #20]	; (400870 <process_ext_irq+0x40>)
  40085a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  40085e:	6849      	ldr	r1, [r1, #4]
  400860:	4281      	cmp	r1, r0
  400862:	d0e9      	beq.n	400838 <process_ext_irq+0x8>
  400864:	4281      	cmp	r1, r0
  400866:	d2ed      	bcs.n	400844 <process_ext_irq+0x14>
  400868:	3201      	adds	r2, #1
  40086a:	b2d4      	uxtb	r4, r2
  40086c:	e7ec      	b.n	400848 <process_ext_irq+0x18>
  40086e:	bd38      	pop	{r3, r4, r5, pc}
  400870:	20400044 	.word	0x20400044

00400874 <ext_irq_init>:
  400874:	b508      	push	{r3, lr}
  400876:	2300      	movs	r3, #0
  400878:	e00a      	b.n	400890 <ext_irq_init+0x1c>
  40087a:	4a08      	ldr	r2, [pc, #32]	; (40089c <ext_irq_init+0x28>)
  40087c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  400880:	f04f 30ff 	mov.w	r0, #4294967295
  400884:	6048      	str	r0, [r1, #4]
  400886:	2100      	movs	r1, #0
  400888:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
  40088c:	3301      	adds	r3, #1
  40088e:	b29b      	uxth	r3, r3
  400890:	2b05      	cmp	r3, #5
  400892:	d9f2      	bls.n	40087a <ext_irq_init+0x6>
  400894:	4802      	ldr	r0, [pc, #8]	; (4008a0 <ext_irq_init+0x2c>)
  400896:	4b03      	ldr	r3, [pc, #12]	; (4008a4 <ext_irq_init+0x30>)
  400898:	4798      	blx	r3
  40089a:	bd08      	pop	{r3, pc}
  40089c:	20400044 	.word	0x20400044
  4008a0:	00400831 	.word	0x00400831
  4008a4:	00401191 	.word	0x00401191

004008a8 <ext_irq_register>:
  4008a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4008aa:	b083      	sub	sp, #12
  4008ac:	4605      	mov	r5, r0
  4008ae:	2300      	movs	r3, #0
  4008b0:	2b05      	cmp	r3, #5
  4008b2:	d80e      	bhi.n	4008d2 <ext_irq_register+0x2a>
  4008b4:	4618      	mov	r0, r3
  4008b6:	4a2e      	ldr	r2, [pc, #184]	; (400970 <ext_irq_register+0xc8>)
  4008b8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  4008bc:	6852      	ldr	r2, [r2, #4]
  4008be:	42aa      	cmp	r2, r5
  4008c0:	d002      	beq.n	4008c8 <ext_irq_register+0x20>
  4008c2:	3301      	adds	r3, #1
  4008c4:	b2db      	uxtb	r3, r3
  4008c6:	e7f3      	b.n	4008b0 <ext_irq_register+0x8>
  4008c8:	4b29      	ldr	r3, [pc, #164]	; (400970 <ext_irq_register+0xc8>)
  4008ca:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
  4008ce:	2701      	movs	r7, #1
  4008d0:	e000      	b.n	4008d4 <ext_irq_register+0x2c>
  4008d2:	2700      	movs	r7, #0
  4008d4:	b159      	cbz	r1, 4008ee <ext_irq_register+0x46>
  4008d6:	2f00      	cmp	r7, #0
  4008d8:	d13d      	bne.n	400956 <ext_irq_register+0xae>
  4008da:	2600      	movs	r6, #0
  4008dc:	2e05      	cmp	r6, #5
  4008de:	d813      	bhi.n	400908 <ext_irq_register+0x60>
  4008e0:	4b23      	ldr	r3, [pc, #140]	; (400970 <ext_irq_register+0xc8>)
  4008e2:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  4008e6:	b143      	cbz	r3, 4008fa <ext_irq_register+0x52>
  4008e8:	3601      	adds	r6, #1
  4008ea:	b2f6      	uxtb	r6, r6
  4008ec:	e7f6      	b.n	4008dc <ext_irq_register+0x34>
  4008ee:	2f00      	cmp	r7, #0
  4008f0:	d038      	beq.n	400964 <ext_irq_register+0xbc>
  4008f2:	4628      	mov	r0, r5
  4008f4:	4b1f      	ldr	r3, [pc, #124]	; (400974 <ext_irq_register+0xcc>)
  4008f6:	4798      	blx	r3
  4008f8:	e032      	b.n	400960 <ext_irq_register+0xb8>
  4008fa:	4b1d      	ldr	r3, [pc, #116]	; (400970 <ext_irq_register+0xc8>)
  4008fc:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
  400900:	eb03 02c6 	add.w	r2, r3, r6, lsl #3
  400904:	6055      	str	r5, [r2, #4]
  400906:	2701      	movs	r7, #1
  400908:	2300      	movs	r3, #0
  40090a:	e001      	b.n	400910 <ext_irq_register+0x68>
  40090c:	3301      	adds	r3, #1
  40090e:	b2db      	uxtb	r3, r3
  400910:	2b05      	cmp	r3, #5
  400912:	bf98      	it	ls
  400914:	2e05      	cmpls	r6, #5
  400916:	d81e      	bhi.n	400956 <ext_irq_register+0xae>
  400918:	46b6      	mov	lr, r6
  40091a:	4a15      	ldr	r2, [pc, #84]	; (400970 <ext_irq_register+0xc8>)
  40091c:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  400920:	6848      	ldr	r0, [r1, #4]
  400922:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  400926:	6852      	ldr	r2, [r2, #4]
  400928:	4290      	cmp	r0, r2
  40092a:	d2ef      	bcs.n	40090c <ext_irq_register+0x64>
  40092c:	f1b2 3fff 	cmp.w	r2, #4294967295
  400930:	d0ec      	beq.n	40090c <ext_irq_register+0x64>
  400932:	4c0f      	ldr	r4, [pc, #60]	; (400970 <ext_irq_register+0xc8>)
  400934:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  400938:	e892 0003 	ldmia.w	r2, {r0, r1}
  40093c:	e88d 0003 	stmia.w	sp, {r0, r1}
  400940:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  400944:	e894 0003 	ldmia.w	r4, {r0, r1}
  400948:	e882 0003 	stmia.w	r2, {r0, r1}
  40094c:	e89d 0003 	ldmia.w	sp, {r0, r1}
  400950:	e884 0003 	stmia.w	r4, {r0, r1}
  400954:	e7da      	b.n	40090c <ext_irq_register+0x64>
  400956:	b147      	cbz	r7, 40096a <ext_irq_register+0xc2>
  400958:	2101      	movs	r1, #1
  40095a:	4628      	mov	r0, r5
  40095c:	4b05      	ldr	r3, [pc, #20]	; (400974 <ext_irq_register+0xcc>)
  40095e:	4798      	blx	r3
  400960:	b003      	add	sp, #12
  400962:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400964:	f06f 000c 	mvn.w	r0, #12
  400968:	e7fa      	b.n	400960 <ext_irq_register+0xb8>
  40096a:	f06f 000c 	mvn.w	r0, #12
  40096e:	e7f7      	b.n	400960 <ext_irq_register+0xb8>
  400970:	20400044 	.word	0x20400044
  400974:	004011b9 	.word	0x004011b9

00400978 <i2c_m_sync_write>:
  400978:	b510      	push	{r4, lr}
  40097a:	b084      	sub	sp, #16
  40097c:	8903      	ldrh	r3, [r0, #8]
  40097e:	f8ad 3004 	strh.w	r3, [sp, #4]
  400982:	4614      	mov	r4, r2
  400984:	9202      	str	r2, [sp, #8]
  400986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40098a:	f8ad 3006 	strh.w	r3, [sp, #6]
  40098e:	9103      	str	r1, [sp, #12]
  400990:	a901      	add	r1, sp, #4
  400992:	3814      	subs	r0, #20
  400994:	4b03      	ldr	r3, [pc, #12]	; (4009a4 <i2c_m_sync_write+0x2c>)
  400996:	4798      	blx	r3
  400998:	b910      	cbnz	r0, 4009a0 <i2c_m_sync_write+0x28>
  40099a:	4620      	mov	r0, r4
  40099c:	b004      	add	sp, #16
  40099e:	bd10      	pop	{r4, pc}
  4009a0:	4604      	mov	r4, r0
  4009a2:	e7fa      	b.n	40099a <i2c_m_sync_write+0x22>
  4009a4:	00401939 	.word	0x00401939

004009a8 <i2c_m_sync_read>:
  4009a8:	b510      	push	{r4, lr}
  4009aa:	b084      	sub	sp, #16
  4009ac:	8903      	ldrh	r3, [r0, #8]
  4009ae:	f8ad 3004 	strh.w	r3, [sp, #4]
  4009b2:	4614      	mov	r4, r2
  4009b4:	9202      	str	r2, [sp, #8]
  4009b6:	f248 0301 	movw	r3, #32769	; 0x8001
  4009ba:	f8ad 3006 	strh.w	r3, [sp, #6]
  4009be:	9103      	str	r1, [sp, #12]
  4009c0:	a901      	add	r1, sp, #4
  4009c2:	3814      	subs	r0, #20
  4009c4:	4b03      	ldr	r3, [pc, #12]	; (4009d4 <i2c_m_sync_read+0x2c>)
  4009c6:	4798      	blx	r3
  4009c8:	b910      	cbnz	r0, 4009d0 <i2c_m_sync_read+0x28>
  4009ca:	4620      	mov	r0, r4
  4009cc:	b004      	add	sp, #16
  4009ce:	bd10      	pop	{r4, pc}
  4009d0:	4604      	mov	r4, r0
  4009d2:	e7fa      	b.n	4009ca <i2c_m_sync_read+0x22>
  4009d4:	00401939 	.word	0x00401939

004009d8 <i2c_m_sync_init>:
  4009d8:	b538      	push	{r3, r4, r5, lr}
  4009da:	460d      	mov	r5, r1
  4009dc:	4604      	mov	r4, r0
  4009de:	225e      	movs	r2, #94	; 0x5e
  4009e0:	4908      	ldr	r1, [pc, #32]	; (400a04 <i2c_m_sync_init+0x2c>)
  4009e2:	3000      	adds	r0, #0
  4009e4:	bf18      	it	ne
  4009e6:	2001      	movne	r0, #1
  4009e8:	4b07      	ldr	r3, [pc, #28]	; (400a08 <i2c_m_sync_init+0x30>)
  4009ea:	4798      	blx	r3
  4009ec:	4629      	mov	r1, r5
  4009ee:	4620      	mov	r0, r4
  4009f0:	4b06      	ldr	r3, [pc, #24]	; (400a0c <i2c_m_sync_init+0x34>)
  4009f2:	4798      	blx	r3
  4009f4:	4603      	mov	r3, r0
  4009f6:	b918      	cbnz	r0, 400a00 <i2c_m_sync_init+0x28>
  4009f8:	4a05      	ldr	r2, [pc, #20]	; (400a10 <i2c_m_sync_init+0x38>)
  4009fa:	61a2      	str	r2, [r4, #24]
  4009fc:	4a05      	ldr	r2, [pc, #20]	; (400a14 <i2c_m_sync_init+0x3c>)
  4009fe:	6162      	str	r2, [r4, #20]
  400a00:	4618      	mov	r0, r3
  400a02:	bd38      	pop	{r3, r4, r5, pc}
  400a04:	00401fcc 	.word	0x00401fcc
  400a08:	00400d7d 	.word	0x00400d7d
  400a0c:	004018f1 	.word	0x004018f1
  400a10:	004009a9 	.word	0x004009a9
  400a14:	00400979 	.word	0x00400979

00400a18 <io_write>:
  400a18:	b570      	push	{r4, r5, r6, lr}
  400a1a:	4616      	mov	r6, r2
  400a1c:	4604      	mov	r4, r0
  400a1e:	460d      	mov	r5, r1
  400a20:	2800      	cmp	r0, #0
  400a22:	bf18      	it	ne
  400a24:	2900      	cmpne	r1, #0
  400a26:	bf14      	ite	ne
  400a28:	2001      	movne	r0, #1
  400a2a:	2000      	moveq	r0, #0
  400a2c:	2234      	movs	r2, #52	; 0x34
  400a2e:	4904      	ldr	r1, [pc, #16]	; (400a40 <io_write+0x28>)
  400a30:	4b04      	ldr	r3, [pc, #16]	; (400a44 <io_write+0x2c>)
  400a32:	4798      	blx	r3
  400a34:	6823      	ldr	r3, [r4, #0]
  400a36:	4632      	mov	r2, r6
  400a38:	4629      	mov	r1, r5
  400a3a:	4620      	mov	r0, r4
  400a3c:	4798      	blx	r3
  400a3e:	bd70      	pop	{r4, r5, r6, pc}
  400a40:	00401fe8 	.word	0x00401fe8
  400a44:	00400d7d 	.word	0x00400d7d

00400a48 <io_read>:
  400a48:	b570      	push	{r4, r5, r6, lr}
  400a4a:	4616      	mov	r6, r2
  400a4c:	4604      	mov	r4, r0
  400a4e:	460d      	mov	r5, r1
  400a50:	2800      	cmp	r0, #0
  400a52:	bf18      	it	ne
  400a54:	2900      	cmpne	r1, #0
  400a56:	bf14      	ite	ne
  400a58:	2001      	movne	r0, #1
  400a5a:	2000      	moveq	r0, #0
  400a5c:	223d      	movs	r2, #61	; 0x3d
  400a5e:	4904      	ldr	r1, [pc, #16]	; (400a70 <io_read+0x28>)
  400a60:	4b04      	ldr	r3, [pc, #16]	; (400a74 <io_read+0x2c>)
  400a62:	4798      	blx	r3
  400a64:	6863      	ldr	r3, [r4, #4]
  400a66:	4632      	mov	r2, r6
  400a68:	4629      	mov	r1, r5
  400a6a:	4620      	mov	r0, r4
  400a6c:	4798      	blx	r3
  400a6e:	bd70      	pop	{r4, r5, r6, pc}
  400a70:	00401fe8 	.word	0x00401fe8
  400a74:	00400d7d 	.word	0x00400d7d

00400a78 <pwm_period_expired>:
  400a78:	b508      	push	{r3, lr}
  400a7a:	6943      	ldr	r3, [r0, #20]
  400a7c:	b103      	cbz	r3, 400a80 <pwm_period_expired+0x8>
  400a7e:	4798      	blx	r3
  400a80:	bd08      	pop	{r3, pc}

00400a82 <pwm_detect_fault>:
  400a82:	b508      	push	{r3, lr}
  400a84:	6983      	ldr	r3, [r0, #24]
  400a86:	b103      	cbz	r3, 400a8a <pwm_detect_fault+0x8>
  400a88:	4798      	blx	r3
  400a8a:	bd08      	pop	{r3, pc}

00400a8c <pwm_init>:
  400a8c:	b538      	push	{r3, r4, r5, lr}
  400a8e:	4604      	mov	r4, r0
  400a90:	460d      	mov	r5, r1
  400a92:	2800      	cmp	r0, #0
  400a94:	bf18      	it	ne
  400a96:	2900      	cmpne	r1, #0
  400a98:	bf14      	ite	ne
  400a9a:	2001      	movne	r0, #1
  400a9c:	2000      	moveq	r0, #0
  400a9e:	2233      	movs	r2, #51	; 0x33
  400aa0:	4906      	ldr	r1, [pc, #24]	; (400abc <pwm_init+0x30>)
  400aa2:	4b07      	ldr	r3, [pc, #28]	; (400ac0 <pwm_init+0x34>)
  400aa4:	4798      	blx	r3
  400aa6:	4629      	mov	r1, r5
  400aa8:	4620      	mov	r0, r4
  400aaa:	4b06      	ldr	r3, [pc, #24]	; (400ac4 <pwm_init+0x38>)
  400aac:	4798      	blx	r3
  400aae:	4b06      	ldr	r3, [pc, #24]	; (400ac8 <pwm_init+0x3c>)
  400ab0:	6023      	str	r3, [r4, #0]
  400ab2:	4b06      	ldr	r3, [pc, #24]	; (400acc <pwm_init+0x40>)
  400ab4:	6063      	str	r3, [r4, #4]
  400ab6:	2000      	movs	r0, #0
  400ab8:	bd38      	pop	{r3, r4, r5, pc}
  400aba:	bf00      	nop
  400abc:	00401ffc 	.word	0x00401ffc
  400ac0:	00400d7d 	.word	0x00400d7d
  400ac4:	00401371 	.word	0x00401371
  400ac8:	00400a79 	.word	0x00400a79
  400acc:	00400a83 	.word	0x00400a83

00400ad0 <pwm_enable>:
  400ad0:	b510      	push	{r4, lr}
  400ad2:	4604      	mov	r4, r0
  400ad4:	224a      	movs	r2, #74	; 0x4a
  400ad6:	4909      	ldr	r1, [pc, #36]	; (400afc <pwm_enable+0x2c>)
  400ad8:	3000      	adds	r0, #0
  400ada:	bf18      	it	ne
  400adc:	2001      	movne	r0, #1
  400ade:	4b08      	ldr	r3, [pc, #32]	; (400b00 <pwm_enable+0x30>)
  400ae0:	4798      	blx	r3
  400ae2:	4620      	mov	r0, r4
  400ae4:	4b07      	ldr	r3, [pc, #28]	; (400b04 <pwm_enable+0x34>)
  400ae6:	4798      	blx	r3
  400ae8:	b920      	cbnz	r0, 400af4 <pwm_enable+0x24>
  400aea:	4620      	mov	r0, r4
  400aec:	4b06      	ldr	r3, [pc, #24]	; (400b08 <pwm_enable+0x38>)
  400aee:	4798      	blx	r3
  400af0:	2000      	movs	r0, #0
  400af2:	bd10      	pop	{r4, pc}
  400af4:	f06f 0010 	mvn.w	r0, #16
  400af8:	bd10      	pop	{r4, pc}
  400afa:	bf00      	nop
  400afc:	00401ffc 	.word	0x00401ffc
  400b00:	00400d7d 	.word	0x00400d7d
  400b04:	004014ed 	.word	0x004014ed
  400b08:	004014a9 	.word	0x004014a9

00400b0c <spi_m_sync_set_func_ptr>:
  400b0c:	b538      	push	{r3, r4, r5, lr}
  400b0e:	460d      	mov	r5, r1
  400b10:	4604      	mov	r4, r0
  400b12:	2239      	movs	r2, #57	; 0x39
  400b14:	4903      	ldr	r1, [pc, #12]	; (400b24 <spi_m_sync_set_func_ptr+0x18>)
  400b16:	3000      	adds	r0, #0
  400b18:	bf18      	it	ne
  400b1a:	2001      	movne	r0, #1
  400b1c:	4b02      	ldr	r3, [pc, #8]	; (400b28 <spi_m_sync_set_func_ptr+0x1c>)
  400b1e:	4798      	blx	r3
  400b20:	6025      	str	r5, [r4, #0]
  400b22:	bd38      	pop	{r3, r4, r5, pc}
  400b24:	00402014 	.word	0x00402014
  400b28:	00400d7d 	.word	0x00400d7d

00400b2c <spi_m_sync_init>:
  400b2c:	b538      	push	{r3, r4, r5, lr}
  400b2e:	4604      	mov	r4, r0
  400b30:	460d      	mov	r5, r1
  400b32:	2800      	cmp	r0, #0
  400b34:	bf18      	it	ne
  400b36:	2900      	cmpne	r1, #0
  400b38:	bf14      	ite	ne
  400b3a:	2001      	movne	r0, #1
  400b3c:	2000      	moveq	r0, #0
  400b3e:	2240      	movs	r2, #64	; 0x40
  400b40:	4909      	ldr	r1, [pc, #36]	; (400b68 <spi_m_sync_init+0x3c>)
  400b42:	4b0a      	ldr	r3, [pc, #40]	; (400b6c <spi_m_sync_init+0x40>)
  400b44:	4798      	blx	r3
  400b46:	4620      	mov	r0, r4
  400b48:	f840 5f04 	str.w	r5, [r0, #4]!
  400b4c:	4629      	mov	r1, r5
  400b4e:	4b08      	ldr	r3, [pc, #32]	; (400b70 <spi_m_sync_init+0x44>)
  400b50:	4798      	blx	r3
  400b52:	2800      	cmp	r0, #0
  400b54:	db07      	blt.n	400b66 <spi_m_sync_init+0x3a>
  400b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b5a:	82a3      	strh	r3, [r4, #20]
  400b5c:	4b05      	ldr	r3, [pc, #20]	; (400b74 <spi_m_sync_init+0x48>)
  400b5e:	6123      	str	r3, [r4, #16]
  400b60:	4b05      	ldr	r3, [pc, #20]	; (400b78 <spi_m_sync_init+0x4c>)
  400b62:	60e3      	str	r3, [r4, #12]
  400b64:	2000      	movs	r0, #0
  400b66:	bd38      	pop	{r3, r4, r5, pc}
  400b68:	00402014 	.word	0x00402014
  400b6c:	00400d7d 	.word	0x00400d7d
  400b70:	00401541 	.word	0x00401541
  400b74:	00400c21 	.word	0x00400c21
  400b78:	00400be5 	.word	0x00400be5

00400b7c <spi_m_sync_enable>:
  400b7c:	b510      	push	{r4, lr}
  400b7e:	4604      	mov	r4, r0
  400b80:	2257      	movs	r2, #87	; 0x57
  400b82:	4905      	ldr	r1, [pc, #20]	; (400b98 <spi_m_sync_enable+0x1c>)
  400b84:	3000      	adds	r0, #0
  400b86:	bf18      	it	ne
  400b88:	2001      	movne	r0, #1
  400b8a:	4b04      	ldr	r3, [pc, #16]	; (400b9c <spi_m_sync_enable+0x20>)
  400b8c:	4798      	blx	r3
  400b8e:	1d20      	adds	r0, r4, #4
  400b90:	4b03      	ldr	r3, [pc, #12]	; (400ba0 <spi_m_sync_enable+0x24>)
  400b92:	4798      	blx	r3
  400b94:	bd10      	pop	{r4, pc}
  400b96:	bf00      	nop
  400b98:	00402014 	.word	0x00402014
  400b9c:	00400d7d 	.word	0x00400d7d
  400ba0:	004015e9 	.word	0x004015e9

00400ba4 <spi_m_sync_transfer>:
  400ba4:	b530      	push	{r4, r5, lr}
  400ba6:	b085      	sub	sp, #20
  400ba8:	4605      	mov	r5, r0
  400baa:	460c      	mov	r4, r1
  400bac:	2800      	cmp	r0, #0
  400bae:	bf18      	it	ne
  400bb0:	2900      	cmpne	r1, #0
  400bb2:	bf14      	ite	ne
  400bb4:	2001      	movne	r0, #1
  400bb6:	2000      	moveq	r0, #0
  400bb8:	22b3      	movs	r2, #179	; 0xb3
  400bba:	4907      	ldr	r1, [pc, #28]	; (400bd8 <spi_m_sync_transfer+0x34>)
  400bbc:	4b07      	ldr	r3, [pc, #28]	; (400bdc <spi_m_sync_transfer+0x38>)
  400bbe:	4798      	blx	r3
  400bc0:	6823      	ldr	r3, [r4, #0]
  400bc2:	9301      	str	r3, [sp, #4]
  400bc4:	6863      	ldr	r3, [r4, #4]
  400bc6:	9302      	str	r3, [sp, #8]
  400bc8:	68a3      	ldr	r3, [r4, #8]
  400bca:	9303      	str	r3, [sp, #12]
  400bcc:	a901      	add	r1, sp, #4
  400bce:	1d28      	adds	r0, r5, #4
  400bd0:	4b03      	ldr	r3, [pc, #12]	; (400be0 <spi_m_sync_transfer+0x3c>)
  400bd2:	4798      	blx	r3
  400bd4:	b005      	add	sp, #20
  400bd6:	bd30      	pop	{r4, r5, pc}
  400bd8:	00402014 	.word	0x00402014
  400bdc:	00400d7d 	.word	0x00400d7d
  400be0:	0040161d 	.word	0x0040161d

00400be4 <_spi_m_sync_io_write>:
  400be4:	b570      	push	{r4, r5, r6, lr}
  400be6:	b084      	sub	sp, #16
  400be8:	460e      	mov	r6, r1
  400bea:	4615      	mov	r5, r2
  400bec:	4604      	mov	r4, r0
  400bee:	22a3      	movs	r2, #163	; 0xa3
  400bf0:	4908      	ldr	r1, [pc, #32]	; (400c14 <_spi_m_sync_io_write+0x30>)
  400bf2:	3000      	adds	r0, #0
  400bf4:	bf18      	it	ne
  400bf6:	2001      	movne	r0, #1
  400bf8:	4b07      	ldr	r3, [pc, #28]	; (400c18 <_spi_m_sync_io_write+0x34>)
  400bfa:	4798      	blx	r3
  400bfc:	2300      	movs	r3, #0
  400bfe:	9302      	str	r3, [sp, #8]
  400c00:	9601      	str	r6, [sp, #4]
  400c02:	9503      	str	r5, [sp, #12]
  400c04:	a901      	add	r1, sp, #4
  400c06:	f1a4 000c 	sub.w	r0, r4, #12
  400c0a:	4b04      	ldr	r3, [pc, #16]	; (400c1c <_spi_m_sync_io_write+0x38>)
  400c0c:	4798      	blx	r3
  400c0e:	b004      	add	sp, #16
  400c10:	bd70      	pop	{r4, r5, r6, pc}
  400c12:	bf00      	nop
  400c14:	00402014 	.word	0x00402014
  400c18:	00400d7d 	.word	0x00400d7d
  400c1c:	00400ba5 	.word	0x00400ba5

00400c20 <_spi_m_sync_io_read>:
  400c20:	b570      	push	{r4, r5, r6, lr}
  400c22:	b084      	sub	sp, #16
  400c24:	460e      	mov	r6, r1
  400c26:	4615      	mov	r5, r2
  400c28:	4604      	mov	r4, r0
  400c2a:	2287      	movs	r2, #135	; 0x87
  400c2c:	4908      	ldr	r1, [pc, #32]	; (400c50 <_spi_m_sync_io_read+0x30>)
  400c2e:	3000      	adds	r0, #0
  400c30:	bf18      	it	ne
  400c32:	2001      	movne	r0, #1
  400c34:	4b07      	ldr	r3, [pc, #28]	; (400c54 <_spi_m_sync_io_read+0x34>)
  400c36:	4798      	blx	r3
  400c38:	9602      	str	r6, [sp, #8]
  400c3a:	2300      	movs	r3, #0
  400c3c:	9301      	str	r3, [sp, #4]
  400c3e:	9503      	str	r5, [sp, #12]
  400c40:	a901      	add	r1, sp, #4
  400c42:	f1a4 000c 	sub.w	r0, r4, #12
  400c46:	4b04      	ldr	r3, [pc, #16]	; (400c58 <_spi_m_sync_io_read+0x38>)
  400c48:	4798      	blx	r3
  400c4a:	b004      	add	sp, #16
  400c4c:	bd70      	pop	{r4, r5, r6, pc}
  400c4e:	bf00      	nop
  400c50:	00402014 	.word	0x00402014
  400c54:	00400d7d 	.word	0x00400d7d
  400c58:	00400ba5 	.word	0x00400ba5

00400c5c <spi_m_sync_get_io_descriptor>:
  400c5c:	b538      	push	{r3, r4, r5, lr}
  400c5e:	4604      	mov	r4, r0
  400c60:	460d      	mov	r5, r1
  400c62:	2800      	cmp	r0, #0
  400c64:	bf18      	it	ne
  400c66:	2900      	cmpne	r1, #0
  400c68:	bf14      	ite	ne
  400c6a:	2001      	movne	r0, #1
  400c6c:	2000      	moveq	r0, #0
  400c6e:	22bd      	movs	r2, #189	; 0xbd
  400c70:	4903      	ldr	r1, [pc, #12]	; (400c80 <spi_m_sync_get_io_descriptor+0x24>)
  400c72:	4b04      	ldr	r3, [pc, #16]	; (400c84 <spi_m_sync_get_io_descriptor+0x28>)
  400c74:	4798      	blx	r3
  400c76:	340c      	adds	r4, #12
  400c78:	602c      	str	r4, [r5, #0]
  400c7a:	2000      	movs	r0, #0
  400c7c:	bd38      	pop	{r3, r4, r5, pc}
  400c7e:	bf00      	nop
  400c80:	00402014 	.word	0x00402014
  400c84:	00400d7d 	.word	0x00400d7d

00400c88 <timer_add_timer_task>:
  400c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c8a:	6807      	ldr	r7, [r0, #0]
  400c8c:	b117      	cbz	r7, 400c94 <timer_add_timer_task+0xc>
  400c8e:	463c      	mov	r4, r7
  400c90:	2600      	movs	r6, #0
  400c92:	e00b      	b.n	400cac <timer_add_timer_task+0x24>
  400c94:	4b0e      	ldr	r3, [pc, #56]	; (400cd0 <timer_add_timer_task+0x48>)
  400c96:	4798      	blx	r3
  400c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c9a:	68a5      	ldr	r5, [r4, #8]
  400c9c:	442b      	add	r3, r5
  400c9e:	1a9b      	subs	r3, r3, r2
  400ca0:	3301      	adds	r3, #1
  400ca2:	688d      	ldr	r5, [r1, #8]
  400ca4:	42ab      	cmp	r3, r5
  400ca6:	d209      	bcs.n	400cbc <timer_add_timer_task+0x34>
  400ca8:	4626      	mov	r6, r4
  400caa:	6824      	ldr	r4, [r4, #0]
  400cac:	b134      	cbz	r4, 400cbc <timer_add_timer_task+0x34>
  400cae:	6863      	ldr	r3, [r4, #4]
  400cb0:	4293      	cmp	r3, r2
  400cb2:	d8f2      	bhi.n	400c9a <timer_add_timer_task+0x12>
  400cb4:	68a5      	ldr	r5, [r4, #8]
  400cb6:	1a9b      	subs	r3, r3, r2
  400cb8:	442b      	add	r3, r5
  400cba:	e7f2      	b.n	400ca2 <timer_add_timer_task+0x1a>
  400cbc:	42bc      	cmp	r4, r7
  400cbe:	d003      	beq.n	400cc8 <timer_add_timer_task+0x40>
  400cc0:	4630      	mov	r0, r6
  400cc2:	4b04      	ldr	r3, [pc, #16]	; (400cd4 <timer_add_timer_task+0x4c>)
  400cc4:	4798      	blx	r3
  400cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cc8:	4b01      	ldr	r3, [pc, #4]	; (400cd0 <timer_add_timer_task+0x48>)
  400cca:	4798      	blx	r3
  400ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cce:	bf00      	nop
  400cd0:	00400d99 	.word	0x00400d99
  400cd4:	00400dc5 	.word	0x00400dc5

00400cd8 <timer_process_counted>:
  400cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400cda:	6944      	ldr	r4, [r0, #20]
  400cdc:	6906      	ldr	r6, [r0, #16]
  400cde:	3601      	adds	r6, #1
  400ce0:	6106      	str	r6, [r0, #16]
  400ce2:	7e03      	ldrb	r3, [r0, #24]
  400ce4:	f013 0f01 	tst.w	r3, #1
  400ce8:	d105      	bne.n	400cf6 <timer_process_counted+0x1e>
  400cea:	7e03      	ldrb	r3, [r0, #24]
  400cec:	f013 0f02 	tst.w	r3, #2
  400cf0:	d101      	bne.n	400cf6 <timer_process_counted+0x1e>
  400cf2:	4605      	mov	r5, r0
  400cf4:	e009      	b.n	400d0a <timer_process_counted+0x32>
  400cf6:	7e03      	ldrb	r3, [r0, #24]
  400cf8:	f043 0302 	orr.w	r3, r3, #2
  400cfc:	7603      	strb	r3, [r0, #24]
  400cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d00:	696f      	ldr	r7, [r5, #20]
  400d02:	68e3      	ldr	r3, [r4, #12]
  400d04:	4620      	mov	r0, r4
  400d06:	4798      	blx	r3
  400d08:	463c      	mov	r4, r7
  400d0a:	b19c      	cbz	r4, 400d34 <timer_process_counted+0x5c>
  400d0c:	6863      	ldr	r3, [r4, #4]
  400d0e:	1af3      	subs	r3, r6, r3
  400d10:	68a2      	ldr	r2, [r4, #8]
  400d12:	4293      	cmp	r3, r2
  400d14:	d30e      	bcc.n	400d34 <timer_process_counted+0x5c>
  400d16:	f105 0714 	add.w	r7, r5, #20
  400d1a:	4638      	mov	r0, r7
  400d1c:	4b06      	ldr	r3, [pc, #24]	; (400d38 <timer_process_counted+0x60>)
  400d1e:	4798      	blx	r3
  400d20:	7c23      	ldrb	r3, [r4, #16]
  400d22:	2b01      	cmp	r3, #1
  400d24:	d1ec      	bne.n	400d00 <timer_process_counted+0x28>
  400d26:	6066      	str	r6, [r4, #4]
  400d28:	4632      	mov	r2, r6
  400d2a:	4621      	mov	r1, r4
  400d2c:	4638      	mov	r0, r7
  400d2e:	4b03      	ldr	r3, [pc, #12]	; (400d3c <timer_process_counted+0x64>)
  400d30:	4798      	blx	r3
  400d32:	e7e5      	b.n	400d00 <timer_process_counted+0x28>
  400d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d36:	bf00      	nop
  400d38:	00400dcd 	.word	0x00400dcd
  400d3c:	00400c89 	.word	0x00400c89

00400d40 <timer_init>:
  400d40:	b538      	push	{r3, r4, r5, lr}
  400d42:	4604      	mov	r4, r0
  400d44:	460d      	mov	r5, r1
  400d46:	2800      	cmp	r0, #0
  400d48:	bf18      	it	ne
  400d4a:	2900      	cmpne	r1, #0
  400d4c:	bf14      	ite	ne
  400d4e:	2001      	movne	r0, #1
  400d50:	2000      	moveq	r0, #0
  400d52:	223b      	movs	r2, #59	; 0x3b
  400d54:	4905      	ldr	r1, [pc, #20]	; (400d6c <timer_init+0x2c>)
  400d56:	4b06      	ldr	r3, [pc, #24]	; (400d70 <timer_init+0x30>)
  400d58:	4798      	blx	r3
  400d5a:	4629      	mov	r1, r5
  400d5c:	4620      	mov	r0, r4
  400d5e:	4b05      	ldr	r3, [pc, #20]	; (400d74 <timer_init+0x34>)
  400d60:	4798      	blx	r3
  400d62:	2000      	movs	r0, #0
  400d64:	6120      	str	r0, [r4, #16]
  400d66:	4b04      	ldr	r3, [pc, #16]	; (400d78 <timer_init+0x38>)
  400d68:	6023      	str	r3, [r4, #0]
  400d6a:	bd38      	pop	{r3, r4, r5, pc}
  400d6c:	00402030 	.word	0x00402030
  400d70:	00400d7d 	.word	0x00400d7d
  400d74:	004017e5 	.word	0x004017e5
  400d78:	00400cd9 	.word	0x00400cd9

00400d7c <assert>:
  400d7c:	b900      	cbnz	r0, 400d80 <assert+0x4>
  400d7e:	be00      	bkpt	0x0000
  400d80:	4770      	bx	lr

00400d82 <is_list_element>:
  400d82:	6803      	ldr	r3, [r0, #0]
  400d84:	b11b      	cbz	r3, 400d8e <is_list_element+0xc>
  400d86:	428b      	cmp	r3, r1
  400d88:	d003      	beq.n	400d92 <is_list_element+0x10>
  400d8a:	681b      	ldr	r3, [r3, #0]
  400d8c:	e7fa      	b.n	400d84 <is_list_element+0x2>
  400d8e:	2000      	movs	r0, #0
  400d90:	4770      	bx	lr
  400d92:	2001      	movs	r0, #1
  400d94:	4770      	bx	lr
	...

00400d98 <list_insert_as_head>:
  400d98:	b538      	push	{r3, r4, r5, lr}
  400d9a:	4604      	mov	r4, r0
  400d9c:	460d      	mov	r5, r1
  400d9e:	4b06      	ldr	r3, [pc, #24]	; (400db8 <list_insert_as_head+0x20>)
  400da0:	4798      	blx	r3
  400da2:	f080 0001 	eor.w	r0, r0, #1
  400da6:	2239      	movs	r2, #57	; 0x39
  400da8:	4904      	ldr	r1, [pc, #16]	; (400dbc <list_insert_as_head+0x24>)
  400daa:	b2c0      	uxtb	r0, r0
  400dac:	4b04      	ldr	r3, [pc, #16]	; (400dc0 <list_insert_as_head+0x28>)
  400dae:	4798      	blx	r3
  400db0:	6823      	ldr	r3, [r4, #0]
  400db2:	602b      	str	r3, [r5, #0]
  400db4:	6025      	str	r5, [r4, #0]
  400db6:	bd38      	pop	{r3, r4, r5, pc}
  400db8:	00400d83 	.word	0x00400d83
  400dbc:	00402048 	.word	0x00402048
  400dc0:	00400d7d 	.word	0x00400d7d

00400dc4 <list_insert_after>:
  400dc4:	6803      	ldr	r3, [r0, #0]
  400dc6:	600b      	str	r3, [r1, #0]
  400dc8:	6001      	str	r1, [r0, #0]
  400dca:	4770      	bx	lr

00400dcc <list_remove_head>:
  400dcc:	6803      	ldr	r3, [r0, #0]
  400dce:	b11b      	cbz	r3, 400dd8 <list_remove_head+0xc>
  400dd0:	681a      	ldr	r2, [r3, #0]
  400dd2:	6002      	str	r2, [r0, #0]
  400dd4:	4618      	mov	r0, r3
  400dd6:	4770      	bx	lr
  400dd8:	2000      	movs	r0, #0
  400dda:	4770      	bx	lr

00400ddc <_afec_init>:
  400ddc:	2364      	movs	r3, #100	; 0x64
  400dde:	4a1d      	ldr	r2, [pc, #116]	; (400e54 <_afec_init+0x78>)
  400de0:	fb03 2301 	mla	r3, r3, r1, r2
  400de4:	685a      	ldr	r2, [r3, #4]
  400de6:	6042      	str	r2, [r0, #4]
  400de8:	689a      	ldr	r2, [r3, #8]
  400dea:	6082      	str	r2, [r0, #8]
  400dec:	68da      	ldr	r2, [r3, #12]
  400dee:	60c2      	str	r2, [r0, #12]
  400df0:	691a      	ldr	r2, [r3, #16]
  400df2:	6102      	str	r2, [r0, #16]
  400df4:	695a      	ldr	r2, [r3, #20]
  400df6:	6502      	str	r2, [r0, #80]	; 0x50
  400df8:	699a      	ldr	r2, [r3, #24]
  400dfa:	6542      	str	r2, [r0, #84]	; 0x54
  400dfc:	69da      	ldr	r2, [r3, #28]
  400dfe:	6602      	str	r2, [r0, #96]	; 0x60
  400e00:	6a1a      	ldr	r2, [r3, #32]
  400e02:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
  400e06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  400e08:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
  400e0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400e0e:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
  400e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  400e14:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
  400e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e1a:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
  400e1e:	2200      	movs	r2, #0
  400e20:	2a0b      	cmp	r2, #11
  400e22:	d814      	bhi.n	400e4e <_afec_init+0x72>
  400e24:	b410      	push	{r4}
  400e26:	6642      	str	r2, [r0, #100]	; 0x64
  400e28:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  400e2c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400e30:	4413      	add	r3, r2
  400e32:	330c      	adds	r3, #12
  400e34:	4c07      	ldr	r4, [pc, #28]	; (400e54 <_afec_init+0x78>)
  400e36:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  400e3a:	685b      	ldr	r3, [r3, #4]
  400e3c:	66c3      	str	r3, [r0, #108]	; 0x6c
  400e3e:	3201      	adds	r2, #1
  400e40:	b2d2      	uxtb	r2, r2
  400e42:	2a0b      	cmp	r2, #11
  400e44:	d9ef      	bls.n	400e26 <_afec_init+0x4a>
  400e46:	2000      	movs	r0, #0
  400e48:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e4c:	4770      	bx	lr
  400e4e:	2000      	movs	r0, #0
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop
  400e54:	00402068 	.word	0x00402068

00400e58 <_afec_get_hardware_index>:
  400e58:	b508      	push	{r3, lr}
  400e5a:	4b09      	ldr	r3, [pc, #36]	; (400e80 <_afec_get_hardware_index+0x28>)
  400e5c:	4298      	cmp	r0, r3
  400e5e:	d00a      	beq.n	400e76 <_afec_get_hardware_index+0x1e>
  400e60:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  400e64:	4298      	cmp	r0, r3
  400e66:	d008      	beq.n	400e7a <_afec_get_hardware_index+0x22>
  400e68:	22a3      	movs	r2, #163	; 0xa3
  400e6a:	4906      	ldr	r1, [pc, #24]	; (400e84 <_afec_get_hardware_index+0x2c>)
  400e6c:	2000      	movs	r0, #0
  400e6e:	4b06      	ldr	r3, [pc, #24]	; (400e88 <_afec_get_hardware_index+0x30>)
  400e70:	4798      	blx	r3
  400e72:	2000      	movs	r0, #0
  400e74:	bd08      	pop	{r3, pc}
  400e76:	2000      	movs	r0, #0
  400e78:	bd08      	pop	{r3, pc}
  400e7a:	2001      	movs	r0, #1
  400e7c:	bd08      	pop	{r3, pc}
  400e7e:	bf00      	nop
  400e80:	4003c000 	.word	0x4003c000
  400e84:	004020cc 	.word	0x004020cc
  400e88:	00400d7d 	.word	0x00400d7d

00400e8c <_afec_get_regs>:
  400e8c:	b508      	push	{r3, lr}
  400e8e:	4b08      	ldr	r3, [pc, #32]	; (400eb0 <_afec_get_regs+0x24>)
  400e90:	4798      	blx	r3
  400e92:	2300      	movs	r3, #0
  400e94:	b113      	cbz	r3, 400e9c <_afec_get_regs+0x10>
  400e96:	2300      	movs	r3, #0
  400e98:	4618      	mov	r0, r3
  400e9a:	bd08      	pop	{r3, pc}
  400e9c:	2264      	movs	r2, #100	; 0x64
  400e9e:	fb02 f203 	mul.w	r2, r2, r3
  400ea2:	4904      	ldr	r1, [pc, #16]	; (400eb4 <_afec_get_regs+0x28>)
  400ea4:	5c8a      	ldrb	r2, [r1, r2]
  400ea6:	4290      	cmp	r0, r2
  400ea8:	d0f6      	beq.n	400e98 <_afec_get_regs+0xc>
  400eaa:	3301      	adds	r3, #1
  400eac:	b2db      	uxtb	r3, r3
  400eae:	e7f1      	b.n	400e94 <_afec_get_regs+0x8>
  400eb0:	00400e59 	.word	0x00400e59
  400eb4:	00402068 	.word	0x00402068

00400eb8 <_adc_sync_init>:
  400eb8:	b538      	push	{r3, r4, r5, lr}
  400eba:	460c      	mov	r4, r1
  400ebc:	4605      	mov	r5, r0
  400ebe:	f44f 728d 	mov.w	r2, #282	; 0x11a
  400ec2:	4907      	ldr	r1, [pc, #28]	; (400ee0 <_adc_sync_init+0x28>)
  400ec4:	3000      	adds	r0, #0
  400ec6:	bf18      	it	ne
  400ec8:	2001      	movne	r0, #1
  400eca:	4b06      	ldr	r3, [pc, #24]	; (400ee4 <_adc_sync_init+0x2c>)
  400ecc:	4798      	blx	r3
  400ece:	602c      	str	r4, [r5, #0]
  400ed0:	4620      	mov	r0, r4
  400ed2:	4b05      	ldr	r3, [pc, #20]	; (400ee8 <_adc_sync_init+0x30>)
  400ed4:	4798      	blx	r3
  400ed6:	4601      	mov	r1, r0
  400ed8:	4620      	mov	r0, r4
  400eda:	4b04      	ldr	r3, [pc, #16]	; (400eec <_adc_sync_init+0x34>)
  400edc:	4798      	blx	r3
  400ede:	bd38      	pop	{r3, r4, r5, pc}
  400ee0:	004020cc 	.word	0x004020cc
  400ee4:	00400d7d 	.word	0x00400d7d
  400ee8:	00400e8d 	.word	0x00400e8d
  400eec:	00400ddd 	.word	0x00400ddd

00400ef0 <_adc_sync_enable_channel>:
  400ef0:	6802      	ldr	r2, [r0, #0]
  400ef2:	2301      	movs	r3, #1
  400ef4:	fa03 f101 	lsl.w	r1, r3, r1
  400ef8:	6151      	str	r1, [r2, #20]
  400efa:	4770      	bx	lr

00400efc <_get_cycles_for_us>:
  400efc:	f44f 7396 	mov.w	r3, #300	; 0x12c
  400f00:	fb03 f000 	mul.w	r0, r3, r0
  400f04:	4770      	bx	lr
	...

00400f08 <_init_chip>:
  400f08:	b500      	push	{lr}
  400f0a:	b083      	sub	sp, #12
  400f0c:	a801      	add	r0, sp, #4
  400f0e:	4b0e      	ldr	r3, [pc, #56]	; (400f48 <_init_chip+0x40>)
  400f10:	4798      	blx	r3
  400f12:	4a0e      	ldr	r2, [pc, #56]	; (400f4c <_init_chip+0x44>)
  400f14:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  400f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  400f20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400f24:	f3bf 8f6f 	isb	sy
  400f28:	a801      	add	r0, sp, #4
  400f2a:	4b09      	ldr	r3, [pc, #36]	; (400f50 <_init_chip+0x48>)
  400f2c:	4798      	blx	r3
  400f2e:	4a09      	ldr	r2, [pc, #36]	; (400f54 <_init_chip+0x4c>)
  400f30:	6813      	ldr	r3, [r2, #0]
  400f32:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  400f36:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
  400f3a:	6013      	str	r3, [r2, #0]
  400f3c:	4b06      	ldr	r3, [pc, #24]	; (400f58 <_init_chip+0x50>)
  400f3e:	4798      	blx	r3
  400f40:	b003      	add	sp, #12
  400f42:	f85d fb04 	ldr.w	pc, [sp], #4
  400f46:	bf00      	nop
  400f48:	004007e1 	.word	0x004007e1
  400f4c:	e000ed00 	.word	0xe000ed00
  400f50:	004007ef 	.word	0x004007ef
  400f54:	400e0c00 	.word	0x400e0c00
  400f58:	004012cd 	.word	0x004012cd

00400f5c <_ffs>:
  400f5c:	b430      	push	{r4, r5}
  400f5e:	2500      	movs	r5, #0
  400f60:	428d      	cmp	r5, r1
  400f62:	d210      	bcs.n	400f86 <_ffs+0x2a>
  400f64:	2201      	movs	r2, #1
  400f66:	2300      	movs	r3, #0
  400f68:	2b1f      	cmp	r3, #31
  400f6a:	d80a      	bhi.n	400f82 <_ffs+0x26>
  400f6c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  400f70:	4222      	tst	r2, r4
  400f72:	d102      	bne.n	400f7a <_ffs+0x1e>
  400f74:	0052      	lsls	r2, r2, #1
  400f76:	3301      	adds	r3, #1
  400f78:	e7f6      	b.n	400f68 <_ffs+0xc>
  400f7a:	eb03 1045 	add.w	r0, r3, r5, lsl #5
  400f7e:	bc30      	pop	{r4, r5}
  400f80:	4770      	bx	lr
  400f82:	3501      	adds	r5, #1
  400f84:	e7ec      	b.n	400f60 <_ffs+0x4>
  400f86:	f04f 30ff 	mov.w	r0, #4294967295
  400f8a:	e7f8      	b.n	400f7e <_ffs+0x22>

00400f8c <_ext_irq_handler>:
  400f8c:	b510      	push	{r4, lr}
  400f8e:	b086      	sub	sp, #24
  400f90:	2300      	movs	r3, #0
  400f92:	9301      	str	r3, [sp, #4]
  400f94:	9302      	str	r3, [sp, #8]
  400f96:	9303      	str	r3, [sp, #12]
  400f98:	9304      	str	r3, [sp, #16]
  400f9a:	9305      	str	r3, [sp, #20]
  400f9c:	4b21      	ldr	r3, [pc, #132]	; (401024 <_ext_irq_handler+0x98>)
  400f9e:	6818      	ldr	r0, [r3, #0]
  400fa0:	22f8      	movs	r2, #248	; 0xf8
  400fa2:	4921      	ldr	r1, [pc, #132]	; (401028 <_ext_irq_handler+0x9c>)
  400fa4:	3000      	adds	r0, #0
  400fa6:	bf18      	it	ne
  400fa8:	2001      	movne	r0, #1
  400faa:	4b20      	ldr	r3, [pc, #128]	; (40102c <_ext_irq_handler+0xa0>)
  400fac:	4798      	blx	r3
  400fae:	4b20      	ldr	r3, [pc, #128]	; (401030 <_ext_irq_handler+0xa4>)
  400fb0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  400fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  400fb4:	4013      	ands	r3, r2
  400fb6:	9301      	str	r3, [sp, #4]
  400fb8:	491e      	ldr	r1, [pc, #120]	; (401034 <_ext_irq_handler+0xa8>)
  400fba:	6cca      	ldr	r2, [r1, #76]	; 0x4c
  400fbc:	6c89      	ldr	r1, [r1, #72]	; 0x48
  400fbe:	400a      	ands	r2, r1
  400fc0:	9202      	str	r2, [sp, #8]
  400fc2:	4313      	orrs	r3, r2
  400fc4:	e025      	b.n	401012 <_ext_irq_handler+0x86>
  400fc6:	4b17      	ldr	r3, [pc, #92]	; (401024 <_ext_irq_handler+0x98>)
  400fc8:	681b      	ldr	r3, [r3, #0]
  400fca:	4620      	mov	r0, r4
  400fcc:	4798      	blx	r3
  400fce:	1163      	asrs	r3, r4, #5
  400fd0:	f004 041f 	and.w	r4, r4, #31
  400fd4:	2201      	movs	r2, #1
  400fd6:	fa02 f404 	lsl.w	r4, r2, r4
  400fda:	aa06      	add	r2, sp, #24
  400fdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  400fe0:	f853 2c14 	ldr.w	r2, [r3, #-20]
  400fe4:	ea22 0204 	bic.w	r2, r2, r4
  400fe8:	f843 2c14 	str.w	r2, [r3, #-20]
  400fec:	2105      	movs	r1, #5
  400fee:	a801      	add	r0, sp, #4
  400ff0:	4b11      	ldr	r3, [pc, #68]	; (401038 <_ext_irq_handler+0xac>)
  400ff2:	4798      	blx	r3
  400ff4:	4604      	mov	r4, r0
  400ff6:	f1b4 3fff 	cmp.w	r4, #4294967295
  400ffa:	d1e4      	bne.n	400fc6 <_ext_irq_handler+0x3a>
  400ffc:	4a0c      	ldr	r2, [pc, #48]	; (401030 <_ext_irq_handler+0xa4>)
  400ffe:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  401000:	6c93      	ldr	r3, [r2, #72]	; 0x48
  401002:	400b      	ands	r3, r1
  401004:	9301      	str	r3, [sp, #4]
  401006:	490b      	ldr	r1, [pc, #44]	; (401034 <_ext_irq_handler+0xa8>)
  401008:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
  40100a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
  40100c:	4002      	ands	r2, r0
  40100e:	9202      	str	r2, [sp, #8]
  401010:	4313      	orrs	r3, r2
  401012:	b12b      	cbz	r3, 401020 <_ext_irq_handler+0x94>
  401014:	2105      	movs	r1, #5
  401016:	a801      	add	r0, sp, #4
  401018:	4b07      	ldr	r3, [pc, #28]	; (401038 <_ext_irq_handler+0xac>)
  40101a:	4798      	blx	r3
  40101c:	4604      	mov	r4, r0
  40101e:	e7ea      	b.n	400ff6 <_ext_irq_handler+0x6a>
  401020:	b006      	add	sp, #24
  401022:	bd10      	pop	{r4, pc}
  401024:	20400074 	.word	0x20400074
  401028:	00402120 	.word	0x00402120
  40102c:	00400d7d 	.word	0x00400d7d
  401030:	400e0e00 	.word	0x400e0e00
  401034:	400e1000 	.word	0x400e1000
  401038:	00400f5d 	.word	0x00400f5d

0040103c <_pio_get_hardware_index>:
  40103c:	b510      	push	{r4, lr}
  40103e:	4604      	mov	r4, r0
  401040:	22d2      	movs	r2, #210	; 0xd2
  401042:	4905      	ldr	r1, [pc, #20]	; (401058 <_pio_get_hardware_index+0x1c>)
  401044:	3000      	adds	r0, #0
  401046:	bf18      	it	ne
  401048:	2001      	movne	r0, #1
  40104a:	4b04      	ldr	r3, [pc, #16]	; (40105c <_pio_get_hardware_index+0x20>)
  40104c:	4798      	blx	r3
  40104e:	4804      	ldr	r0, [pc, #16]	; (401060 <_pio_get_hardware_index+0x24>)
  401050:	4420      	add	r0, r4
  401052:	f3c0 2047 	ubfx	r0, r0, #9, #8
  401056:	bd10      	pop	{r4, pc}
  401058:	00402120 	.word	0x00402120
  40105c:	00400d7d 	.word	0x00400d7d
  401060:	bff1f200 	.word	0xbff1f200

00401064 <_pio_get_index>:
  401064:	b510      	push	{r4, lr}
  401066:	4604      	mov	r4, r0
  401068:	22e0      	movs	r2, #224	; 0xe0
  40106a:	490d      	ldr	r1, [pc, #52]	; (4010a0 <_pio_get_index+0x3c>)
  40106c:	3000      	adds	r0, #0
  40106e:	bf18      	it	ne
  401070:	2001      	movne	r0, #1
  401072:	4b0c      	ldr	r3, [pc, #48]	; (4010a4 <_pio_get_index+0x40>)
  401074:	4798      	blx	r3
  401076:	4620      	mov	r0, r4
  401078:	4b0b      	ldr	r3, [pc, #44]	; (4010a8 <_pio_get_index+0x44>)
  40107a:	4798      	blx	r3
  40107c:	2300      	movs	r3, #0
  40107e:	2b01      	cmp	r3, #1
  401080:	d80b      	bhi.n	40109a <_pio_get_index+0x36>
  401082:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  401086:	008a      	lsls	r2, r1, #2
  401088:	4908      	ldr	r1, [pc, #32]	; (4010ac <_pio_get_index+0x48>)
  40108a:	5c8a      	ldrb	r2, [r1, r2]
  40108c:	4290      	cmp	r0, r2
  40108e:	d002      	beq.n	401096 <_pio_get_index+0x32>
  401090:	3301      	adds	r3, #1
  401092:	b2db      	uxtb	r3, r3
  401094:	e7f3      	b.n	40107e <_pio_get_index+0x1a>
  401096:	b258      	sxtb	r0, r3
  401098:	bd10      	pop	{r4, pc}
  40109a:	f04f 30ff 	mov.w	r0, #4294967295
  40109e:	bd10      	pop	{r4, pc}
  4010a0:	00402120 	.word	0x00402120
  4010a4:	00400d7d 	.word	0x00400d7d
  4010a8:	0040103d 	.word	0x0040103d
  4010ac:	004020e4 	.word	0x004020e4

004010b0 <_pio_init>:
  4010b0:	b538      	push	{r3, r4, r5, lr}
  4010b2:	4604      	mov	r4, r0
  4010b4:	f240 1259 	movw	r2, #345	; 0x159
  4010b8:	4929      	ldr	r1, [pc, #164]	; (401160 <_pio_init+0xb0>)
  4010ba:	3000      	adds	r0, #0
  4010bc:	bf18      	it	ne
  4010be:	2001      	movne	r0, #1
  4010c0:	4b28      	ldr	r3, [pc, #160]	; (401164 <_pio_init+0xb4>)
  4010c2:	4798      	blx	r3
  4010c4:	4620      	mov	r0, r4
  4010c6:	4b28      	ldr	r3, [pc, #160]	; (401168 <_pio_init+0xb8>)
  4010c8:	4798      	blx	r3
  4010ca:	2800      	cmp	r0, #0
  4010cc:	db43      	blt.n	401156 <_pio_init+0xa6>
  4010ce:	4d27      	ldr	r5, [pc, #156]	; (40116c <_pio_init+0xbc>)
  4010d0:	00c2      	lsls	r2, r0, #3
  4010d2:	1a11      	subs	r1, r2, r0
  4010d4:	008b      	lsls	r3, r1, #2
  4010d6:	442b      	add	r3, r5
  4010d8:	6899      	ldr	r1, [r3, #8]
  4010da:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
  4010de:	68d9      	ldr	r1, [r3, #12]
  4010e0:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
  4010e4:	6919      	ldr	r1, [r3, #16]
  4010e6:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
  4010ea:	699b      	ldr	r3, [r3, #24]
  4010ec:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
  4010f0:	1a10      	subs	r0, r2, r0
  4010f2:	0083      	lsls	r3, r0, #2
  4010f4:	442b      	add	r3, r5
  4010f6:	695b      	ldr	r3, [r3, #20]
  4010f8:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4
  4010fc:	4620      	mov	r0, r4
  4010fe:	4b1c      	ldr	r3, [pc, #112]	; (401170 <_pio_init+0xc0>)
  401100:	4798      	blx	r3
  401102:	4428      	add	r0, r5
  401104:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  401108:	2b00      	cmp	r3, #0
  40110a:	db0c      	blt.n	401126 <_pio_init+0x76>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40110c:	095a      	lsrs	r2, r3, #5
  40110e:	f003 001f 	and.w	r0, r3, #31
  401112:	2101      	movs	r1, #1
  401114:	4081      	lsls	r1, r0
  401116:	3220      	adds	r2, #32
  401118:	4816      	ldr	r0, [pc, #88]	; (401174 <_pio_init+0xc4>)
  40111a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40111e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401122:	f3bf 8f6f 	isb	sy
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  401126:	2b00      	cmp	r3, #0
  401128:	db08      	blt.n	40113c <_pio_init+0x8c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40112a:	095a      	lsrs	r2, r3, #5
  40112c:	f003 001f 	and.w	r0, r3, #31
  401130:	2101      	movs	r1, #1
  401132:	4081      	lsls	r1, r0
  401134:	3260      	adds	r2, #96	; 0x60
  401136:	480f      	ldr	r0, [pc, #60]	; (401174 <_pio_init+0xc4>)
  401138:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  40113c:	2b00      	cmp	r3, #0
  40113e:	db0d      	blt.n	40115c <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401140:	0959      	lsrs	r1, r3, #5
  401142:	f003 031f 	and.w	r3, r3, #31
  401146:	2201      	movs	r2, #1
  401148:	fa02 f303 	lsl.w	r3, r2, r3
  40114c:	4a09      	ldr	r2, [pc, #36]	; (401174 <_pio_init+0xc4>)
  40114e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  401152:	2000      	movs	r0, #0
  401154:	bd38      	pop	{r3, r4, r5, pc}
  401156:	f06f 0010 	mvn.w	r0, #16
  40115a:	bd38      	pop	{r3, r4, r5, pc}
  40115c:	2000      	movs	r0, #0
  40115e:	bd38      	pop	{r3, r4, r5, pc}
  401160:	00402120 	.word	0x00402120
  401164:	00400d7d 	.word	0x00400d7d
  401168:	00401065 	.word	0x00401065
  40116c:	004020e4 	.word	0x004020e4
  401170:	0040103d 	.word	0x0040103d
  401174:	e000e100 	.word	0xe000e100

00401178 <PIOB_Handler>:
  401178:	b508      	push	{r3, lr}
  40117a:	4b01      	ldr	r3, [pc, #4]	; (401180 <PIOB_Handler+0x8>)
  40117c:	4798      	blx	r3
  40117e:	bd08      	pop	{r3, pc}
  401180:	00400f8d 	.word	0x00400f8d

00401184 <PIOA_Handler>:
  401184:	b508      	push	{r3, lr}
  401186:	4b01      	ldr	r3, [pc, #4]	; (40118c <PIOA_Handler+0x8>)
  401188:	4798      	blx	r3
  40118a:	bd08      	pop	{r3, pc}
  40118c:	00400f8d 	.word	0x00400f8d

00401190 <_ext_irq_init>:
  401190:	b538      	push	{r3, r4, r5, lr}
  401192:	4605      	mov	r5, r0
  401194:	4804      	ldr	r0, [pc, #16]	; (4011a8 <_ext_irq_init+0x18>)
  401196:	4c05      	ldr	r4, [pc, #20]	; (4011ac <_ext_irq_init+0x1c>)
  401198:	47a0      	blx	r4
  40119a:	4805      	ldr	r0, [pc, #20]	; (4011b0 <_ext_irq_init+0x20>)
  40119c:	47a0      	blx	r4
  40119e:	4b05      	ldr	r3, [pc, #20]	; (4011b4 <_ext_irq_init+0x24>)
  4011a0:	601d      	str	r5, [r3, #0]
  4011a2:	2000      	movs	r0, #0
  4011a4:	bd38      	pop	{r3, r4, r5, pc}
  4011a6:	bf00      	nop
  4011a8:	400e0e00 	.word	0x400e0e00
  4011ac:	004010b1 	.word	0x004010b1
  4011b0:	400e1000 	.word	0x400e1000
  4011b4:	20400074 	.word	0x20400074

004011b8 <_ext_irq_enable>:
  4011b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011bc:	4604      	mov	r4, r0
  4011be:	460f      	mov	r7, r1
  4011c0:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401214 <_ext_irq_enable+0x5c>
  4011c4:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
  4011c8:	4641      	mov	r1, r8
  4011ca:	289f      	cmp	r0, #159	; 0x9f
  4011cc:	bf8c      	ite	hi
  4011ce:	2000      	movhi	r0, #0
  4011d0:	2001      	movls	r0, #1
  4011d2:	4e0e      	ldr	r6, [pc, #56]	; (40120c <_ext_irq_enable+0x54>)
  4011d4:	47b0      	blx	r6
  4011d6:	b2e5      	uxtb	r5, r4
  4011d8:	22c3      	movs	r2, #195	; 0xc3
  4011da:	4641      	mov	r1, r8
  4011dc:	2d9f      	cmp	r5, #159	; 0x9f
  4011de:	bf8c      	ite	hi
  4011e0:	2000      	movhi	r0, #0
  4011e2:	2001      	movls	r0, #1
  4011e4:	47b0      	blx	r6
  4011e6:	096d      	lsrs	r5, r5, #5
  4011e8:	4b09      	ldr	r3, [pc, #36]	; (401210 <_ext_irq_enable+0x58>)
  4011ea:	eb03 2545 	add.w	r5, r3, r5, lsl #9
  4011ee:	f004 041f 	and.w	r4, r4, #31
  4011f2:	b937      	cbnz	r7, 401202 <_ext_irq_enable+0x4a>
  4011f4:	2301      	movs	r3, #1
  4011f6:	fa03 f404 	lsl.w	r4, r3, r4
  4011fa:	646c      	str	r4, [r5, #68]	; 0x44
  4011fc:	2000      	movs	r0, #0
  4011fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401202:	2301      	movs	r3, #1
  401204:	fa03 f404 	lsl.w	r4, r3, r4
  401208:	642c      	str	r4, [r5, #64]	; 0x40
  40120a:	e7f7      	b.n	4011fc <_ext_irq_enable+0x44>
  40120c:	00400d7d 	.word	0x00400d7d
  401210:	400e0e00 	.word	0x400e0e00
  401214:	00402120 	.word	0x00402120

00401218 <_pmc_init_sources>:
  401218:	4a14      	ldr	r2, [pc, #80]	; (40126c <_pmc_init_sources+0x54>)
  40121a:	6a11      	ldr	r1, [r2, #32]
  40121c:	4b14      	ldr	r3, [pc, #80]	; (401270 <_pmc_init_sources+0x58>)
  40121e:	430b      	orrs	r3, r1
  401220:	6213      	str	r3, [r2, #32]
  401222:	4b12      	ldr	r3, [pc, #72]	; (40126c <_pmc_init_sources+0x54>)
  401224:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401226:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  40122a:	d0fa      	beq.n	401222 <_pmc_init_sources+0xa>
  40122c:	490f      	ldr	r1, [pc, #60]	; (40126c <_pmc_init_sources+0x54>)
  40122e:	6a0a      	ldr	r2, [r1, #32]
  401230:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401234:	4b0f      	ldr	r3, [pc, #60]	; (401274 <_pmc_init_sources+0x5c>)
  401236:	4313      	orrs	r3, r2
  401238:	620b      	str	r3, [r1, #32]
  40123a:	4b0c      	ldr	r3, [pc, #48]	; (40126c <_pmc_init_sources+0x54>)
  40123c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40123e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401242:	d0fa      	beq.n	40123a <_pmc_init_sources+0x22>
  401244:	4b09      	ldr	r3, [pc, #36]	; (40126c <_pmc_init_sources+0x54>)
  401246:	6a1a      	ldr	r2, [r3, #32]
  401248:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  40124c:	f442 125c 	orr.w	r2, r2, #3604480	; 0x370000
  401250:	621a      	str	r2, [r3, #32]
  401252:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401254:	4a08      	ldr	r2, [pc, #32]	; (401278 <_pmc_init_sources+0x60>)
  401256:	400a      	ands	r2, r1
  401258:	629a      	str	r2, [r3, #40]	; 0x28
  40125a:	4a08      	ldr	r2, [pc, #32]	; (40127c <_pmc_init_sources+0x64>)
  40125c:	629a      	str	r2, [r3, #40]	; 0x28
  40125e:	4b03      	ldr	r3, [pc, #12]	; (40126c <_pmc_init_sources+0x54>)
  401260:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401262:	f013 0f02 	tst.w	r3, #2
  401266:	d0fa      	beq.n	40125e <_pmc_init_sources+0x46>
  401268:	4770      	bx	lr
  40126a:	bf00      	nop
  40126c:	400e0600 	.word	0x400e0600
  401270:	00370008 	.word	0x00370008
  401274:	00370020 	.word	0x00370020
  401278:	f800ffff 	.word	0xf800ffff
  40127c:	20183f01 	.word	0x20183f01

00401280 <_pmc_init_master_clock>:
  401280:	4a11      	ldr	r2, [pc, #68]	; (4012c8 <_pmc_init_master_clock+0x48>)
  401282:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401288:	6313      	str	r3, [r2, #48]	; 0x30
  40128a:	4b0f      	ldr	r3, [pc, #60]	; (4012c8 <_pmc_init_master_clock+0x48>)
  40128c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40128e:	f013 0f08 	tst.w	r3, #8
  401292:	d0fa      	beq.n	40128a <_pmc_init_master_clock+0xa>
  401294:	4a0c      	ldr	r2, [pc, #48]	; (4012c8 <_pmc_init_master_clock+0x48>)
  401296:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401298:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40129c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4012a0:	6313      	str	r3, [r2, #48]	; 0x30
  4012a2:	4b09      	ldr	r3, [pc, #36]	; (4012c8 <_pmc_init_master_clock+0x48>)
  4012a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012a6:	f013 0f08 	tst.w	r3, #8
  4012aa:	d0fa      	beq.n	4012a2 <_pmc_init_master_clock+0x22>
  4012ac:	4a06      	ldr	r2, [pc, #24]	; (4012c8 <_pmc_init_master_clock+0x48>)
  4012ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4012b0:	f023 0303 	bic.w	r3, r3, #3
  4012b4:	f043 0302 	orr.w	r3, r3, #2
  4012b8:	6313      	str	r3, [r2, #48]	; 0x30
  4012ba:	4b03      	ldr	r3, [pc, #12]	; (4012c8 <_pmc_init_master_clock+0x48>)
  4012bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012be:	f013 0f08 	tst.w	r3, #8
  4012c2:	d0fa      	beq.n	4012ba <_pmc_init_master_clock+0x3a>
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	400e0600 	.word	0x400e0600

004012cc <_pmc_init>:
  4012cc:	b508      	push	{r3, lr}
  4012ce:	4b02      	ldr	r3, [pc, #8]	; (4012d8 <_pmc_init+0xc>)
  4012d0:	4798      	blx	r3
  4012d2:	4b02      	ldr	r3, [pc, #8]	; (4012dc <_pmc_init+0x10>)
  4012d4:	4798      	blx	r3
  4012d6:	bd08      	pop	{r3, pc}
  4012d8:	00401219 	.word	0x00401219
  4012dc:	00401281 	.word	0x00401281

004012e0 <_pwm_get_cfg>:
  4012e0:	2300      	movs	r3, #0
  4012e2:	2b01      	cmp	r3, #1
  4012e4:	d80f      	bhi.n	401306 <_pwm_get_cfg+0x26>
  4012e6:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  4012ea:	008a      	lsls	r2, r1, #2
  4012ec:	4907      	ldr	r1, [pc, #28]	; (40130c <_pwm_get_cfg+0x2c>)
  4012ee:	588a      	ldr	r2, [r1, r2]
  4012f0:	4282      	cmp	r2, r0
  4012f2:	d002      	beq.n	4012fa <_pwm_get_cfg+0x1a>
  4012f4:	3301      	adds	r3, #1
  4012f6:	b2db      	uxtb	r3, r3
  4012f8:	e7f3      	b.n	4012e2 <_pwm_get_cfg+0x2>
  4012fa:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  4012fe:	009a      	lsls	r2, r3, #2
  401300:	4608      	mov	r0, r1
  401302:	4410      	add	r0, r2
  401304:	4770      	bx	lr
  401306:	2000      	movs	r0, #0
  401308:	4770      	bx	lr
  40130a:	bf00      	nop
  40130c:	0040213c 	.word	0x0040213c

00401310 <_pwm_init_irq_param>:
  401310:	4b06      	ldr	r3, [pc, #24]	; (40132c <_pwm_init_irq_param+0x1c>)
  401312:	4298      	cmp	r0, r3
  401314:	d003      	beq.n	40131e <_pwm_init_irq_param+0xe>
  401316:	4b06      	ldr	r3, [pc, #24]	; (401330 <_pwm_init_irq_param+0x20>)
  401318:	4298      	cmp	r0, r3
  40131a:	d003      	beq.n	401324 <_pwm_init_irq_param+0x14>
  40131c:	4770      	bx	lr
  40131e:	4b05      	ldr	r3, [pc, #20]	; (401334 <_pwm_init_irq_param+0x24>)
  401320:	6019      	str	r1, [r3, #0]
  401322:	e7f8      	b.n	401316 <_pwm_init_irq_param+0x6>
  401324:	4b03      	ldr	r3, [pc, #12]	; (401334 <_pwm_init_irq_param+0x24>)
  401326:	6059      	str	r1, [r3, #4]
  401328:	e7f8      	b.n	40131c <_pwm_init_irq_param+0xc>
  40132a:	bf00      	nop
  40132c:	40020000 	.word	0x40020000
  401330:	4005c000 	.word	0x4005c000
  401334:	20400078 	.word	0x20400078

00401338 <_pwm_interrupt_handler>:
  401338:	b508      	push	{r3, lr}
  40133a:	6903      	ldr	r3, [r0, #16]
  40133c:	69db      	ldr	r3, [r3, #28]
  40133e:	b113      	cbz	r3, 401346 <_pwm_interrupt_handler+0xe>
  401340:	6803      	ldr	r3, [r0, #0]
  401342:	b103      	cbz	r3, 401346 <_pwm_interrupt_handler+0xe>
  401344:	4798      	blx	r3
  401346:	bd08      	pop	{r3, pc}

00401348 <PWM0_Handler>:
  401348:	b508      	push	{r3, lr}
  40134a:	4b02      	ldr	r3, [pc, #8]	; (401354 <PWM0_Handler+0xc>)
  40134c:	6818      	ldr	r0, [r3, #0]
  40134e:	4b02      	ldr	r3, [pc, #8]	; (401358 <PWM0_Handler+0x10>)
  401350:	4798      	blx	r3
  401352:	bd08      	pop	{r3, pc}
  401354:	20400078 	.word	0x20400078
  401358:	00401339 	.word	0x00401339

0040135c <PWM1_Handler>:
  40135c:	b508      	push	{r3, lr}
  40135e:	4b02      	ldr	r3, [pc, #8]	; (401368 <PWM1_Handler+0xc>)
  401360:	6858      	ldr	r0, [r3, #4]
  401362:	4b02      	ldr	r3, [pc, #8]	; (40136c <PWM1_Handler+0x10>)
  401364:	4798      	blx	r3
  401366:	bd08      	pop	{r3, pc}
  401368:	20400078 	.word	0x20400078
  40136c:	00401339 	.word	0x00401339

00401370 <_pwm_init>:
  401370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401372:	4606      	mov	r6, r0
  401374:	460c      	mov	r4, r1
  401376:	1c08      	adds	r0, r1, #0
  401378:	bf18      	it	ne
  40137a:	2001      	movne	r0, #1
  40137c:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  401380:	4944      	ldr	r1, [pc, #272]	; (401494 <_pwm_init+0x124>)
  401382:	4b45      	ldr	r3, [pc, #276]	; (401498 <_pwm_init+0x128>)
  401384:	4798      	blx	r3
  401386:	4620      	mov	r0, r4
  401388:	4b44      	ldr	r3, [pc, #272]	; (40149c <_pwm_init+0x12c>)
  40138a:	4798      	blx	r3
  40138c:	4605      	mov	r5, r0
  40138e:	6134      	str	r4, [r6, #16]
  401390:	6883      	ldr	r3, [r0, #8]
  401392:	6023      	str	r3, [r4, #0]
  401394:	68c3      	ldr	r3, [r0, #12]
  401396:	67e3      	str	r3, [r4, #124]	; 0x7c
  401398:	6903      	ldr	r3, [r0, #16]
  40139a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  40139e:	6943      	ldr	r3, [r0, #20]
  4013a0:	65e3      	str	r3, [r4, #92]	; 0x5c
  4013a2:	6983      	ldr	r3, [r0, #24]
  4013a4:	66a3      	str	r3, [r4, #104]	; 0x68
  4013a6:	69c3      	ldr	r3, [r0, #28]
  4013a8:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
  4013ac:	6a03      	ldr	r3, [r0, #32]
  4013ae:	66e3      	str	r3, [r4, #108]	; 0x6c
  4013b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  4013b2:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
  4013b6:	6a83      	ldr	r3, [r0, #40]	; 0x28
  4013b8:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c
  4013bc:	2300      	movs	r3, #0
  4013be:	e019      	b.n	4013f4 <_pwm_init+0x84>
  4013c0:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  4013c2:	0118      	lsls	r0, r3, #4
  4013c4:	eb07 0e00 	add.w	lr, r7, r0
  4013c8:	5c3a      	ldrb	r2, [r7, r0]
  4013ca:	f8de 1004 	ldr.w	r1, [lr, #4]
  4013ce:	3210      	adds	r2, #16
  4013d0:	0152      	lsls	r2, r2, #5
  4013d2:	50a1      	str	r1, [r4, r2]
  4013d4:	5c3a      	ldrb	r2, [r7, r0]
  4013d6:	f8de 100c 	ldr.w	r1, [lr, #12]
  4013da:	3210      	adds	r2, #16
  4013dc:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  4013e0:	6051      	str	r1, [r2, #4]
  4013e2:	5c3a      	ldrb	r2, [r7, r0]
  4013e4:	f8de 1008 	ldr.w	r1, [lr, #8]
  4013e8:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  4013ec:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
  4013f0:	3301      	adds	r3, #1
  4013f2:	b25b      	sxtb	r3, r3
  4013f4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4013f6:	4293      	cmp	r3, r2
  4013f8:	d3e2      	bcc.n	4013c0 <_pwm_init+0x50>
  4013fa:	2300      	movs	r3, #0
  4013fc:	e014      	b.n	401428 <_pwm_init+0xb8>
  4013fe:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  401400:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  401404:	0082      	lsls	r2, r0, #2
  401406:	eb01 0e02 	add.w	lr, r1, r2
  40140a:	5c88      	ldrb	r0, [r1, r2]
  40140c:	f8de 7004 	ldr.w	r7, [lr, #4]
  401410:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  401414:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
  401418:	5c8a      	ldrb	r2, [r1, r2]
  40141a:	f8de 1008 	ldr.w	r1, [lr, #8]
  40141e:	3213      	adds	r2, #19
  401420:	0112      	lsls	r2, r2, #4
  401422:	50a1      	str	r1, [r4, r2]
  401424:	3301      	adds	r3, #1
  401426:	b25b      	sxtb	r3, r3
  401428:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  40142a:	4293      	cmp	r3, r2
  40142c:	d3e7      	bcc.n	4013fe <_pwm_init+0x8e>
  40142e:	4631      	mov	r1, r6
  401430:	4620      	mov	r0, r4
  401432:	4b1b      	ldr	r3, [pc, #108]	; (4014a0 <_pwm_init+0x130>)
  401434:	4798      	blx	r3
  401436:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40143a:	2b00      	cmp	r3, #0
  40143c:	db0d      	blt.n	40145a <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40143e:	095a      	lsrs	r2, r3, #5
  401440:	f003 031f 	and.w	r3, r3, #31
  401444:	2101      	movs	r1, #1
  401446:	fa01 f303 	lsl.w	r3, r1, r3
  40144a:	3220      	adds	r2, #32
  40144c:	4915      	ldr	r1, [pc, #84]	; (4014a4 <_pwm_init+0x134>)
  40144e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401452:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401456:	f3bf 8f6f 	isb	sy
  40145a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40145e:	2b00      	cmp	r3, #0
  401460:	db09      	blt.n	401476 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401462:	095a      	lsrs	r2, r3, #5
  401464:	f003 031f 	and.w	r3, r3, #31
  401468:	2101      	movs	r1, #1
  40146a:	fa01 f303 	lsl.w	r3, r1, r3
  40146e:	3260      	adds	r2, #96	; 0x60
  401470:	490c      	ldr	r1, [pc, #48]	; (4014a4 <_pwm_init+0x134>)
  401472:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  401476:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40147a:	2b00      	cmp	r3, #0
  40147c:	db08      	blt.n	401490 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40147e:	0959      	lsrs	r1, r3, #5
  401480:	f003 031f 	and.w	r3, r3, #31
  401484:	2201      	movs	r2, #1
  401486:	fa02 f303 	lsl.w	r3, r2, r3
  40148a:	4a06      	ldr	r2, [pc, #24]	; (4014a4 <_pwm_init+0x134>)
  40148c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  401490:	2000      	movs	r0, #0
  401492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401494:	00402204 	.word	0x00402204
  401498:	00400d7d 	.word	0x00400d7d
  40149c:	004012e1 	.word	0x004012e1
  4014a0:	00401311 	.word	0x00401311
  4014a4:	e000e100 	.word	0xe000e100

004014a8 <_pwm_enable>:
  4014a8:	b538      	push	{r3, r4, r5, lr}
  4014aa:	4604      	mov	r4, r0
  4014ac:	f240 12b5 	movw	r2, #437	; 0x1b5
  4014b0:	490b      	ldr	r1, [pc, #44]	; (4014e0 <_pwm_enable+0x38>)
  4014b2:	3000      	adds	r0, #0
  4014b4:	bf18      	it	ne
  4014b6:	2001      	movne	r0, #1
  4014b8:	4b0a      	ldr	r3, [pc, #40]	; (4014e4 <_pwm_enable+0x3c>)
  4014ba:	4798      	blx	r3
  4014bc:	6920      	ldr	r0, [r4, #16]
  4014be:	4b0a      	ldr	r3, [pc, #40]	; (4014e8 <_pwm_enable+0x40>)
  4014c0:	4798      	blx	r3
  4014c2:	2300      	movs	r3, #0
  4014c4:	e008      	b.n	4014d8 <_pwm_enable+0x30>
  4014c6:	6921      	ldr	r1, [r4, #16]
  4014c8:	6b05      	ldr	r5, [r0, #48]	; 0x30
  4014ca:	011a      	lsls	r2, r3, #4
  4014cc:	5cad      	ldrb	r5, [r5, r2]
  4014ce:	2201      	movs	r2, #1
  4014d0:	40aa      	lsls	r2, r5
  4014d2:	604a      	str	r2, [r1, #4]
  4014d4:	3301      	adds	r3, #1
  4014d6:	b25b      	sxtb	r3, r3
  4014d8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4014da:	4293      	cmp	r3, r2
  4014dc:	d3f3      	bcc.n	4014c6 <_pwm_enable+0x1e>
  4014de:	bd38      	pop	{r3, r4, r5, pc}
  4014e0:	00402204 	.word	0x00402204
  4014e4:	00400d7d 	.word	0x00400d7d
  4014e8:	004012e1 	.word	0x004012e1

004014ec <_pwm_is_enabled>:
  4014ec:	b510      	push	{r4, lr}
  4014ee:	4604      	mov	r4, r0
  4014f0:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4014f4:	4907      	ldr	r1, [pc, #28]	; (401514 <_pwm_is_enabled+0x28>)
  4014f6:	3000      	adds	r0, #0
  4014f8:	bf18      	it	ne
  4014fa:	2001      	movne	r0, #1
  4014fc:	4b06      	ldr	r3, [pc, #24]	; (401518 <_pwm_is_enabled+0x2c>)
  4014fe:	4798      	blx	r3
  401500:	6923      	ldr	r3, [r4, #16]
  401502:	68db      	ldr	r3, [r3, #12]
  401504:	f013 0f0f 	tst.w	r3, #15
  401508:	d001      	beq.n	40150e <_pwm_is_enabled+0x22>
  40150a:	2001      	movs	r0, #1
  40150c:	bd10      	pop	{r4, pc}
  40150e:	2000      	movs	r0, #0
  401510:	bd10      	pop	{r4, pc}
  401512:	bf00      	nop
  401514:	00402204 	.word	0x00402204
  401518:	00400d7d 	.word	0x00400d7d

0040151c <_pwm_get_pwm>:
  40151c:	2000      	movs	r0, #0
  40151e:	4770      	bx	lr

00401520 <_spi_sync_enable>:
  401520:	2301      	movs	r3, #1
  401522:	6003      	str	r3, [r0, #0]
  401524:	2000      	movs	r0, #0
  401526:	4770      	bx	lr

00401528 <_spi_get_hardware_index>:
  401528:	4b04      	ldr	r3, [pc, #16]	; (40153c <_spi_get_hardware_index+0x14>)
  40152a:	4403      	add	r3, r0
  40152c:	f3c3 4307 	ubfx	r3, r3, #16, #8
  401530:	2b05      	cmp	r3, #5
  401532:	d001      	beq.n	401538 <_spi_get_hardware_index+0x10>
  401534:	2000      	movs	r0, #0
  401536:	4770      	bx	lr
  401538:	2001      	movs	r0, #1
  40153a:	4770      	bx	lr
  40153c:	bfff8000 	.word	0xbfff8000

00401540 <_spi_m_sync_init>:
  401540:	b570      	push	{r4, r5, r6, lr}
  401542:	4606      	mov	r6, r0
  401544:	460c      	mov	r4, r1
  401546:	4608      	mov	r0, r1
  401548:	4b20      	ldr	r3, [pc, #128]	; (4015cc <_spi_m_sync_init+0x8c>)
  40154a:	4798      	blx	r3
  40154c:	2300      	movs	r3, #0
  40154e:	b33b      	cbz	r3, 4015a0 <_spi_m_sync_init+0x60>
  401550:	2500      	movs	r5, #0
  401552:	f240 122f 	movw	r2, #303	; 0x12f
  401556:	491e      	ldr	r1, [pc, #120]	; (4015d0 <_spi_m_sync_init+0x90>)
  401558:	2e00      	cmp	r6, #0
  40155a:	bf18      	it	ne
  40155c:	2c00      	cmpne	r4, #0
  40155e:	bf14      	ite	ne
  401560:	2001      	movne	r0, #1
  401562:	2000      	moveq	r0, #0
  401564:	4b1b      	ldr	r3, [pc, #108]	; (4015d4 <_spi_m_sync_init+0x94>)
  401566:	4798      	blx	r3
  401568:	b355      	cbz	r5, 4015c0 <_spi_m_sync_init+0x80>
  40156a:	6923      	ldr	r3, [r4, #16]
  40156c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401570:	d129      	bne.n	4015c6 <_spi_m_sync_init+0x86>
  401572:	2380      	movs	r3, #128	; 0x80
  401574:	6023      	str	r3, [r4, #0]
  401576:	6034      	str	r4, [r6, #0]
  401578:	686a      	ldr	r2, [r5, #4]
  40157a:	4b17      	ldr	r3, [pc, #92]	; (4015d8 <_spi_m_sync_init+0x98>)
  40157c:	4013      	ands	r3, r2
  40157e:	6023      	str	r3, [r4, #0]
  401580:	68ab      	ldr	r3, [r5, #8]
  401582:	4a16      	ldr	r2, [pc, #88]	; (4015dc <_spi_m_sync_init+0x9c>)
  401584:	401a      	ands	r2, r3
  401586:	4b16      	ldr	r3, [pc, #88]	; (4015e0 <_spi_m_sync_init+0xa0>)
  401588:	4313      	orrs	r3, r2
  40158a:	6063      	str	r3, [r4, #4]
  40158c:	68eb      	ldr	r3, [r5, #12]
  40158e:	6323      	str	r3, [r4, #48]	; 0x30
  401590:	8a2b      	ldrh	r3, [r5, #16]
  401592:	80f3      	strh	r3, [r6, #6]
  401594:	68eb      	ldr	r3, [r5, #12]
  401596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  40159a:	7133      	strb	r3, [r6, #4]
  40159c:	2000      	movs	r0, #0
  40159e:	bd70      	pop	{r4, r5, r6, pc}
  4015a0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4015a4:	008a      	lsls	r2, r1, #2
  4015a6:	490f      	ldr	r1, [pc, #60]	; (4015e4 <_spi_m_sync_init+0xa4>)
  4015a8:	5c8a      	ldrb	r2, [r1, r2]
  4015aa:	4290      	cmp	r0, r2
  4015ac:	d002      	beq.n	4015b4 <_spi_m_sync_init+0x74>
  4015ae:	3301      	adds	r3, #1
  4015b0:	b2db      	uxtb	r3, r3
  4015b2:	e7cc      	b.n	40154e <_spi_m_sync_init+0xe>
  4015b4:	eb03 0583 	add.w	r5, r3, r3, lsl #2
  4015b8:	00ab      	lsls	r3, r5, #2
  4015ba:	460d      	mov	r5, r1
  4015bc:	441d      	add	r5, r3
  4015be:	e7c8      	b.n	401552 <_spi_m_sync_init+0x12>
  4015c0:	f06f 000c 	mvn.w	r0, #12
  4015c4:	bd70      	pop	{r4, r5, r6, pc}
  4015c6:	f06f 0010 	mvn.w	r0, #16
  4015ca:	bd70      	pop	{r4, r5, r6, pc}
  4015cc:	00401529 	.word	0x00401529
  4015d0:	00402230 	.word	0x00402230
  4015d4:	00400d7d 	.word	0x00400d7d
  4015d8:	feffff7c 	.word	0xfeffff7c
  4015dc:	fff1ff6f 	.word	0xfff1ff6f
  4015e0:	000e0010 	.word	0x000e0010
  4015e4:	0040221c 	.word	0x0040221c

004015e8 <_spi_m_sync_enable>:
  4015e8:	b510      	push	{r4, lr}
  4015ea:	4604      	mov	r4, r0
  4015ec:	b168      	cbz	r0, 40160a <_spi_m_sync_enable+0x22>
  4015ee:	6803      	ldr	r3, [r0, #0]
  4015f0:	b14b      	cbz	r3, 401606 <_spi_m_sync_enable+0x1e>
  4015f2:	2001      	movs	r0, #1
  4015f4:	f240 126d 	movw	r2, #365	; 0x16d
  4015f8:	4905      	ldr	r1, [pc, #20]	; (401610 <_spi_m_sync_enable+0x28>)
  4015fa:	4b06      	ldr	r3, [pc, #24]	; (401614 <_spi_m_sync_enable+0x2c>)
  4015fc:	4798      	blx	r3
  4015fe:	6820      	ldr	r0, [r4, #0]
  401600:	4b05      	ldr	r3, [pc, #20]	; (401618 <_spi_m_sync_enable+0x30>)
  401602:	4798      	blx	r3
  401604:	bd10      	pop	{r4, pc}
  401606:	2000      	movs	r0, #0
  401608:	e7f4      	b.n	4015f4 <_spi_m_sync_enable+0xc>
  40160a:	2000      	movs	r0, #0
  40160c:	e7f2      	b.n	4015f4 <_spi_m_sync_enable+0xc>
  40160e:	bf00      	nop
  401610:	00402230 	.word	0x00402230
  401614:	00400d7d 	.word	0x00400d7d
  401618:	00401521 	.word	0x00401521

0040161c <_spi_m_sync_trans>:
  40161c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401620:	b086      	sub	sp, #24
  401622:	4607      	mov	r7, r0
  401624:	460d      	mov	r5, r1
  401626:	6804      	ldr	r4, [r0, #0]
  401628:	680b      	ldr	r3, [r1, #0]
  40162a:	9301      	str	r3, [sp, #4]
  40162c:	684b      	ldr	r3, [r1, #4]
  40162e:	9302      	str	r3, [sp, #8]
  401630:	2300      	movs	r3, #0
  401632:	9303      	str	r3, [sp, #12]
  401634:	9304      	str	r3, [sp, #16]
  401636:	7903      	ldrb	r3, [r0, #4]
  401638:	f88d 3014 	strb.w	r3, [sp, #20]
  40163c:	1c26      	adds	r6, r4, #0
  40163e:	bf18      	it	ne
  401640:	2601      	movne	r6, #1
  401642:	f44f 720b 	mov.w	r2, #556	; 0x22c
  401646:	4933      	ldr	r1, [pc, #204]	; (401714 <_spi_m_sync_trans+0xf8>)
  401648:	2800      	cmp	r0, #0
  40164a:	bf0c      	ite	eq
  40164c:	2000      	moveq	r0, #0
  40164e:	f006 0001 	andne.w	r0, r6, #1
  401652:	4b31      	ldr	r3, [pc, #196]	; (401718 <_spi_m_sync_trans+0xfc>)
  401654:	4798      	blx	r3
  401656:	6923      	ldr	r3, [r4, #16]
  401658:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40165c:	d122      	bne.n	4016a4 <_spi_m_sync_trans+0x88>
  40165e:	f06f 0013 	mvn.w	r0, #19
  401662:	e053      	b.n	40170c <_spi_m_sync_trans+0xf0>
  401664:	2300      	movs	r3, #0
  401666:	e035      	b.n	4016d4 <_spi_m_sync_trans+0xb8>
  401668:	7850      	ldrb	r0, [r2, #1]
  40166a:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  40166e:	3202      	adds	r2, #2
  401670:	9201      	str	r2, [sp, #4]
  401672:	3301      	adds	r3, #1
  401674:	9303      	str	r3, [sp, #12]
  401676:	60e1      	str	r1, [r4, #12]
  401678:	f8d4 8010 	ldr.w	r8, [r4, #16]
  40167c:	f240 221d 	movw	r2, #541	; 0x21d
  401680:	4924      	ldr	r1, [pc, #144]	; (401714 <_spi_m_sync_trans+0xf8>)
  401682:	4630      	mov	r0, r6
  401684:	4b24      	ldr	r3, [pc, #144]	; (401718 <_spi_m_sync_trans+0xfc>)
  401686:	4798      	blx	r3
  401688:	f018 0f08 	tst.w	r8, #8
  40168c:	d038      	beq.n	401700 <_spi_m_sync_trans+0xe4>
  40168e:	f06f 0012 	mvn.w	r0, #18
  401692:	2800      	cmp	r0, #0
  401694:	db36      	blt.n	401704 <_spi_m_sync_trans+0xe8>
  401696:	9803      	ldr	r0, [sp, #12]
  401698:	68ab      	ldr	r3, [r5, #8]
  40169a:	4298      	cmp	r0, r3
  40169c:	d302      	bcc.n	4016a4 <_spi_m_sync_trans+0x88>
  40169e:	9a04      	ldr	r2, [sp, #16]
  4016a0:	4293      	cmp	r3, r2
  4016a2:	d92f      	bls.n	401704 <_spi_m_sync_trans+0xe8>
  4016a4:	6923      	ldr	r3, [r4, #16]
  4016a6:	f013 0f01 	tst.w	r3, #1
  4016aa:	d0db      	beq.n	401664 <_spi_m_sync_trans+0x48>
  4016ac:	68a3      	ldr	r3, [r4, #8]
  4016ae:	b29b      	uxth	r3, r3
  4016b0:	9a02      	ldr	r2, [sp, #8]
  4016b2:	b15a      	cbz	r2, 4016cc <_spi_m_sync_trans+0xb0>
  4016b4:	1c51      	adds	r1, r2, #1
  4016b6:	9102      	str	r1, [sp, #8]
  4016b8:	7013      	strb	r3, [r2, #0]
  4016ba:	f89d 2014 	ldrb.w	r2, [sp, #20]
  4016be:	2a01      	cmp	r2, #1
  4016c0:	d904      	bls.n	4016cc <_spi_m_sync_trans+0xb0>
  4016c2:	460a      	mov	r2, r1
  4016c4:	3101      	adds	r1, #1
  4016c6:	9102      	str	r1, [sp, #8]
  4016c8:	0a1b      	lsrs	r3, r3, #8
  4016ca:	7013      	strb	r3, [r2, #0]
  4016cc:	9b04      	ldr	r3, [sp, #16]
  4016ce:	3301      	adds	r3, #1
  4016d0:	9304      	str	r3, [sp, #16]
  4016d2:	2301      	movs	r3, #1
  4016d4:	2b00      	cmp	r3, #0
  4016d6:	d1cf      	bne.n	401678 <_spi_m_sync_trans+0x5c>
  4016d8:	9b03      	ldr	r3, [sp, #12]
  4016da:	9a04      	ldr	r2, [sp, #16]
  4016dc:	429a      	cmp	r2, r3
  4016de:	d3cb      	bcc.n	401678 <_spi_m_sync_trans+0x5c>
  4016e0:	88f9      	ldrh	r1, [r7, #6]
  4016e2:	6922      	ldr	r2, [r4, #16]
  4016e4:	f012 0f02 	tst.w	r2, #2
  4016e8:	d0c6      	beq.n	401678 <_spi_m_sync_trans+0x5c>
  4016ea:	9a01      	ldr	r2, [sp, #4]
  4016ec:	2a00      	cmp	r2, #0
  4016ee:	d0c0      	beq.n	401672 <_spi_m_sync_trans+0x56>
  4016f0:	1c51      	adds	r1, r2, #1
  4016f2:	9101      	str	r1, [sp, #4]
  4016f4:	7811      	ldrb	r1, [r2, #0]
  4016f6:	f89d 0014 	ldrb.w	r0, [sp, #20]
  4016fa:	2801      	cmp	r0, #1
  4016fc:	d8b4      	bhi.n	401668 <_spi_m_sync_trans+0x4c>
  4016fe:	e7b8      	b.n	401672 <_spi_m_sync_trans+0x56>
  401700:	2000      	movs	r0, #0
  401702:	e7c6      	b.n	401692 <_spi_m_sync_trans+0x76>
  401704:	6923      	ldr	r3, [r4, #16]
  401706:	f413 7f00 	tst.w	r3, #512	; 0x200
  40170a:	d0fb      	beq.n	401704 <_spi_m_sync_trans+0xe8>
  40170c:	b006      	add	sp, #24
  40170e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401712:	bf00      	nop
  401714:	00402230 	.word	0x00402230
  401718:	00400d7d 	.word	0x00400d7d

0040171c <_spi_get_spi_m_sync>:
  40171c:	2000      	movs	r0, #0
  40171e:	4770      	bx	lr

00401720 <_system_time_init>:
  401720:	4b03      	ldr	r3, [pc, #12]	; (401730 <_system_time_init+0x10>)
  401722:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401726:	605a      	str	r2, [r3, #4]
  401728:	2205      	movs	r2, #5
  40172a:	601a      	str	r2, [r3, #0]
  40172c:	4770      	bx	lr
  40172e:	bf00      	nop
  401730:	e000e010 	.word	0xe000e010

00401734 <_delay_init>:
  401734:	b508      	push	{r3, lr}
  401736:	4b01      	ldr	r3, [pc, #4]	; (40173c <_delay_init+0x8>)
  401738:	4798      	blx	r3
  40173a:	bd08      	pop	{r3, pc}
  40173c:	00401721 	.word	0x00401721

00401740 <_delay_cycles>:
  401740:	0e08      	lsrs	r0, r1, #24
  401742:	e00d      	b.n	401760 <_delay_cycles+0x20>
  401744:	4b0d      	ldr	r3, [pc, #52]	; (40177c <_delay_cycles+0x3c>)
  401746:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40174a:	6058      	str	r0, [r3, #4]
  40174c:	6098      	str	r0, [r3, #8]
  40174e:	4b0b      	ldr	r3, [pc, #44]	; (40177c <_delay_cycles+0x3c>)
  401750:	681b      	ldr	r3, [r3, #0]
  401752:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401756:	d0fa      	beq.n	40174e <_delay_cycles+0xe>
  401758:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  40175c:	3101      	adds	r1, #1
  40175e:	4610      	mov	r0, r2
  401760:	1e43      	subs	r3, r0, #1
  401762:	b2da      	uxtb	r2, r3
  401764:	2800      	cmp	r0, #0
  401766:	d1ed      	bne.n	401744 <_delay_cycles+0x4>
  401768:	4b04      	ldr	r3, [pc, #16]	; (40177c <_delay_cycles+0x3c>)
  40176a:	6059      	str	r1, [r3, #4]
  40176c:	6099      	str	r1, [r3, #8]
  40176e:	4b03      	ldr	r3, [pc, #12]	; (40177c <_delay_cycles+0x3c>)
  401770:	681b      	ldr	r3, [r3, #0]
  401772:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401776:	d0fa      	beq.n	40176e <_delay_cycles+0x2e>
  401778:	4770      	bx	lr
  40177a:	bf00      	nop
  40177c:	e000e010 	.word	0xe000e010

00401780 <get_cfg>:
  401780:	2300      	movs	r3, #0
  401782:	b13b      	cbz	r3, 401794 <get_cfg+0x14>
  401784:	2000      	movs	r0, #0
  401786:	4770      	bx	lr
  401788:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  40178c:	00a3      	lsls	r3, r4, #2
  40178e:	4608      	mov	r0, r1
  401790:	4418      	add	r0, r3
  401792:	e00c      	b.n	4017ae <get_cfg+0x2e>
  401794:	b410      	push	{r4}
  401796:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  40179a:	008a      	lsls	r2, r1, #2
  40179c:	4905      	ldr	r1, [pc, #20]	; (4017b4 <get_cfg+0x34>)
  40179e:	588a      	ldr	r2, [r1, r2]
  4017a0:	4282      	cmp	r2, r0
  4017a2:	d0f1      	beq.n	401788 <get_cfg+0x8>
  4017a4:	3301      	adds	r3, #1
  4017a6:	b2db      	uxtb	r3, r3
  4017a8:	2b00      	cmp	r3, #0
  4017aa:	d0f4      	beq.n	401796 <get_cfg+0x16>
  4017ac:	2000      	movs	r0, #0
  4017ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4017b2:	4770      	bx	lr
  4017b4:	20400000 	.word	0x20400000

004017b8 <_tc_init_irq_param>:
  4017b8:	4b03      	ldr	r3, [pc, #12]	; (4017c8 <_tc_init_irq_param+0x10>)
  4017ba:	4298      	cmp	r0, r3
  4017bc:	d000      	beq.n	4017c0 <_tc_init_irq_param+0x8>
  4017be:	4770      	bx	lr
  4017c0:	4b02      	ldr	r3, [pc, #8]	; (4017cc <_tc_init_irq_param+0x14>)
  4017c2:	6019      	str	r1, [r3, #0]
  4017c4:	e7fb      	b.n	4017be <_tc_init_irq_param+0x6>
  4017c6:	bf00      	nop
  4017c8:	4000c000 	.word	0x4000c000
  4017cc:	20400098 	.word	0x20400098

004017d0 <tc_interrupt_handler>:
  4017d0:	b508      	push	{r3, lr}
  4017d2:	68c3      	ldr	r3, [r0, #12]
  4017d4:	6a1b      	ldr	r3, [r3, #32]
  4017d6:	f013 0f10 	tst.w	r3, #16
  4017da:	d100      	bne.n	4017de <tc_interrupt_handler+0xe>
  4017dc:	bd08      	pop	{r3, pc}
  4017de:	6803      	ldr	r3, [r0, #0]
  4017e0:	4798      	blx	r3
  4017e2:	e7fb      	b.n	4017dc <tc_interrupt_handler+0xc>

004017e4 <_timer_init>:
  4017e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4017e6:	4607      	mov	r7, r0
  4017e8:	460c      	mov	r4, r1
  4017ea:	4608      	mov	r0, r1
  4017ec:	4b27      	ldr	r3, [pc, #156]	; (40188c <_timer_init+0xa8>)
  4017ee:	4798      	blx	r3
  4017f0:	4605      	mov	r5, r0
  4017f2:	6886      	ldr	r6, [r0, #8]
  4017f4:	60fc      	str	r4, [r7, #12]
  4017f6:	2291      	movs	r2, #145	; 0x91
  4017f8:	4925      	ldr	r1, [pc, #148]	; (401890 <_timer_init+0xac>)
  4017fa:	2001      	movs	r0, #1
  4017fc:	4b25      	ldr	r3, [pc, #148]	; (401894 <_timer_init+0xb0>)
  4017fe:	4798      	blx	r3
  401800:	f416 4f00 	tst.w	r6, #32768	; 0x8000
  401804:	d001      	beq.n	40180a <_timer_init+0x26>
  401806:	f446 2614 	orr.w	r6, r6, #606208	; 0x94000
  40180a:	6066      	str	r6, [r4, #4]
  40180c:	696b      	ldr	r3, [r5, #20]
  40180e:	6163      	str	r3, [r4, #20]
  401810:	69ab      	ldr	r3, [r5, #24]
  401812:	61a3      	str	r3, [r4, #24]
  401814:	68eb      	ldr	r3, [r5, #12]
  401816:	6323      	str	r3, [r4, #48]	; 0x30
  401818:	69eb      	ldr	r3, [r5, #28]
  40181a:	61e3      	str	r3, [r4, #28]
  40181c:	2310      	movs	r3, #16
  40181e:	6263      	str	r3, [r4, #36]	; 0x24
  401820:	692b      	ldr	r3, [r5, #16]
  401822:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
  401826:	4639      	mov	r1, r7
  401828:	4620      	mov	r0, r4
  40182a:	4b1b      	ldr	r3, [pc, #108]	; (401898 <_timer_init+0xb4>)
  40182c:	4798      	blx	r3
  40182e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401832:	2b00      	cmp	r3, #0
  401834:	db0d      	blt.n	401852 <_timer_init+0x6e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401836:	095a      	lsrs	r2, r3, #5
  401838:	f003 031f 	and.w	r3, r3, #31
  40183c:	2101      	movs	r1, #1
  40183e:	fa01 f303 	lsl.w	r3, r1, r3
  401842:	3220      	adds	r2, #32
  401844:	4915      	ldr	r1, [pc, #84]	; (40189c <_timer_init+0xb8>)
  401846:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40184a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40184e:	f3bf 8f6f 	isb	sy
  401852:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401856:	2b00      	cmp	r3, #0
  401858:	db09      	blt.n	40186e <_timer_init+0x8a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40185a:	095a      	lsrs	r2, r3, #5
  40185c:	f003 031f 	and.w	r3, r3, #31
  401860:	2101      	movs	r1, #1
  401862:	fa01 f303 	lsl.w	r3, r1, r3
  401866:	3260      	adds	r2, #96	; 0x60
  401868:	490c      	ldr	r1, [pc, #48]	; (40189c <_timer_init+0xb8>)
  40186a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  40186e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401872:	2b00      	cmp	r3, #0
  401874:	db08      	blt.n	401888 <_timer_init+0xa4>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401876:	0959      	lsrs	r1, r3, #5
  401878:	f003 031f 	and.w	r3, r3, #31
  40187c:	2201      	movs	r2, #1
  40187e:	fa02 f303 	lsl.w	r3, r2, r3
  401882:	4a06      	ldr	r2, [pc, #24]	; (40189c <_timer_init+0xb8>)
  401884:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  401888:	2000      	movs	r0, #0
  40188a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40188c:	00401781 	.word	0x00401781
  401890:	00402248 	.word	0x00402248
  401894:	00400d7d 	.word	0x00400d7d
  401898:	004017b9 	.word	0x004017b9
  40189c:	e000e100 	.word	0xe000e100

004018a0 <_tc_get_timer>:
  4018a0:	2000      	movs	r0, #0
  4018a2:	4770      	bx	lr

004018a4 <TC0_Handler>:
  4018a4:	b508      	push	{r3, lr}
  4018a6:	4b02      	ldr	r3, [pc, #8]	; (4018b0 <TC0_Handler+0xc>)
  4018a8:	6818      	ldr	r0, [r3, #0]
  4018aa:	4b02      	ldr	r3, [pc, #8]	; (4018b4 <TC0_Handler+0x10>)
  4018ac:	4798      	blx	r3
  4018ae:	bd08      	pop	{r3, pc}
  4018b0:	20400098 	.word	0x20400098
  4018b4:	004017d1 	.word	0x004017d1

004018b8 <_get_i2cm_sync_cfg>:
  4018b8:	2300      	movs	r3, #0
  4018ba:	b13b      	cbz	r3, 4018cc <_get_i2cm_sync_cfg+0x14>
  4018bc:	2000      	movs	r0, #0
  4018be:	4770      	bx	lr
  4018c0:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  4018c4:	00e3      	lsls	r3, r4, #3
  4018c6:	4608      	mov	r0, r1
  4018c8:	4418      	add	r0, r3
  4018ca:	e00c      	b.n	4018e6 <_get_i2cm_sync_cfg+0x2e>
  4018cc:	b410      	push	{r4}
  4018ce:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  4018d2:	00ca      	lsls	r2, r1, #3
  4018d4:	4905      	ldr	r1, [pc, #20]	; (4018ec <_get_i2cm_sync_cfg+0x34>)
  4018d6:	588a      	ldr	r2, [r1, r2]
  4018d8:	4282      	cmp	r2, r0
  4018da:	d0f1      	beq.n	4018c0 <_get_i2cm_sync_cfg+0x8>
  4018dc:	3301      	adds	r3, #1
  4018de:	b2db      	uxtb	r3, r3
  4018e0:	2b00      	cmp	r3, #0
  4018e2:	d0f4      	beq.n	4018ce <_get_i2cm_sync_cfg+0x16>
  4018e4:	2000      	movs	r0, #0
  4018e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4018ea:	4770      	bx	lr
  4018ec:	0040225c 	.word	0x0040225c

004018f0 <_i2c_m_sync_init>:
  4018f0:	b538      	push	{r3, r4, r5, lr}
  4018f2:	4604      	mov	r4, r0
  4018f4:	460d      	mov	r5, r1
  4018f6:	2800      	cmp	r0, #0
  4018f8:	bf18      	it	ne
  4018fa:	2900      	cmpne	r1, #0
  4018fc:	bf14      	ite	ne
  4018fe:	2001      	movne	r0, #1
  401900:	2000      	moveq	r0, #0
  401902:	2278      	movs	r2, #120	; 0x78
  401904:	4909      	ldr	r1, [pc, #36]	; (40192c <_i2c_m_sync_init+0x3c>)
  401906:	4b0a      	ldr	r3, [pc, #40]	; (401930 <_i2c_m_sync_init+0x40>)
  401908:	4798      	blx	r3
  40190a:	6125      	str	r5, [r4, #16]
  40190c:	4628      	mov	r0, r5
  40190e:	4b09      	ldr	r3, [pc, #36]	; (401934 <_i2c_m_sync_init+0x44>)
  401910:	4798      	blx	r3
  401912:	6843      	ldr	r3, [r0, #4]
  401914:	602b      	str	r3, [r5, #0]
  401916:	6923      	ldr	r3, [r4, #16]
  401918:	6882      	ldr	r2, [r0, #8]
  40191a:	639a      	str	r2, [r3, #56]	; 0x38
  40191c:	6923      	ldr	r3, [r4, #16]
  40191e:	68c2      	ldr	r2, [r0, #12]
  401920:	645a      	str	r2, [r3, #68]	; 0x44
  401922:	6923      	ldr	r3, [r4, #16]
  401924:	6902      	ldr	r2, [r0, #16]
  401926:	611a      	str	r2, [r3, #16]
  401928:	2000      	movs	r0, #0
  40192a:	bd38      	pop	{r3, r4, r5, pc}
  40192c:	00402274 	.word	0x00402274
  401930:	00400d7d 	.word	0x00400d7d
  401934:	004018b9 	.word	0x004018b9

00401938 <_i2c_m_sync_transfer>:
  401938:	b538      	push	{r3, r4, r5, lr}
  40193a:	4604      	mov	r4, r0
  40193c:	460d      	mov	r5, r1
  40193e:	2800      	cmp	r0, #0
  401940:	bf18      	it	ne
  401942:	2900      	cmpne	r1, #0
  401944:	bf14      	ite	ne
  401946:	2001      	movne	r0, #1
  401948:	2000      	moveq	r0, #0
  40194a:	22ba      	movs	r2, #186	; 0xba
  40194c:	4952      	ldr	r1, [pc, #328]	; (401a98 <_i2c_m_sync_transfer+0x160>)
  40194e:	4b53      	ldr	r3, [pc, #332]	; (401a9c <_i2c_m_sync_transfer+0x164>)
  401950:	4798      	blx	r3
  401952:	8863      	ldrh	r3, [r4, #2]
  401954:	f413 7f80 	tst.w	r3, #256	; 0x100
  401958:	f040 809a 	bne.w	401a90 <_i2c_m_sync_transfer+0x158>
  40195c:	886b      	ldrh	r3, [r5, #2]
  40195e:	f013 0f01 	tst.w	r3, #1
  401962:	d118      	bne.n	401996 <_i2c_m_sync_transfer+0x5e>
  401964:	886b      	ldrh	r3, [r5, #2]
  401966:	b29b      	uxth	r3, r3
  401968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40196c:	806b      	strh	r3, [r5, #2]
  40196e:	882b      	ldrh	r3, [r5, #0]
  401970:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401974:	d05f      	beq.n	401a36 <_i2c_m_sync_transfer+0xfe>
  401976:	6922      	ldr	r2, [r4, #16]
  401978:	0a1b      	lsrs	r3, r3, #8
  40197a:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  40197e:	041b      	lsls	r3, r3, #16
  401980:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401988:	6053      	str	r3, [r2, #4]
  40198a:	6923      	ldr	r3, [r4, #16]
  40198c:	782a      	ldrb	r2, [r5, #0]
  40198e:	60da      	str	r2, [r3, #12]
  401990:	2000      	movs	r0, #0
  401992:	4601      	mov	r1, r0
  401994:	e05c      	b.n	401a50 <_i2c_m_sync_transfer+0x118>
  401996:	886b      	ldrh	r3, [r5, #2]
  401998:	b29b      	uxth	r3, r3
  40199a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40199e:	806b      	strh	r3, [r5, #2]
  4019a0:	882b      	ldrh	r3, [r5, #0]
  4019a2:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4019a6:	d022      	beq.n	4019ee <_i2c_m_sync_transfer+0xb6>
  4019a8:	6922      	ldr	r2, [r4, #16]
  4019aa:	0a1b      	lsrs	r3, r3, #8
  4019ac:	f043 0378 	orr.w	r3, r3, #120	; 0x78
  4019b0:	041b      	lsls	r3, r3, #16
  4019b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4019b6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
  4019ba:	6053      	str	r3, [r2, #4]
  4019bc:	6923      	ldr	r3, [r4, #16]
  4019be:	782a      	ldrb	r2, [r5, #0]
  4019c0:	60da      	str	r2, [r3, #12]
  4019c2:	6923      	ldr	r3, [r4, #16]
  4019c4:	686a      	ldr	r2, [r5, #4]
  4019c6:	2a01      	cmp	r2, #1
  4019c8:	d019      	beq.n	4019fe <_i2c_m_sync_transfer+0xc6>
  4019ca:	2201      	movs	r2, #1
  4019cc:	601a      	str	r2, [r3, #0]
  4019ce:	2100      	movs	r1, #0
  4019d0:	686b      	ldr	r3, [r5, #4]
  4019d2:	4299      	cmp	r1, r3
  4019d4:	d222      	bcs.n	401a1c <_i2c_m_sync_transfer+0xe4>
  4019d6:	6923      	ldr	r3, [r4, #16]
  4019d8:	6a1a      	ldr	r2, [r3, #32]
  4019da:	f012 0f02 	tst.w	r2, #2
  4019de:	d110      	bne.n	401a02 <_i2c_m_sync_transfer+0xca>
  4019e0:	6a1b      	ldr	r3, [r3, #32]
  4019e2:	f413 7f80 	tst.w	r3, #256	; 0x100
  4019e6:	d0f6      	beq.n	4019d6 <_i2c_m_sync_transfer+0x9e>
  4019e8:	f06f 0001 	mvn.w	r0, #1
  4019ec:	bd38      	pop	{r3, r4, r5, pc}
  4019ee:	6922      	ldr	r2, [r4, #16]
  4019f0:	041b      	lsls	r3, r3, #16
  4019f2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  4019f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4019fa:	6053      	str	r3, [r2, #4]
  4019fc:	e7e1      	b.n	4019c2 <_i2c_m_sync_transfer+0x8a>
  4019fe:	2203      	movs	r2, #3
  401a00:	e7e4      	b.n	4019cc <_i2c_m_sync_transfer+0x94>
  401a02:	68aa      	ldr	r2, [r5, #8]
  401a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401a06:	5453      	strb	r3, [r2, r1]
  401a08:	686b      	ldr	r3, [r5, #4]
  401a0a:	3b02      	subs	r3, #2
  401a0c:	4299      	cmp	r1, r3
  401a0e:	d001      	beq.n	401a14 <_i2c_m_sync_transfer+0xdc>
  401a10:	3101      	adds	r1, #1
  401a12:	e7dd      	b.n	4019d0 <_i2c_m_sync_transfer+0x98>
  401a14:	6923      	ldr	r3, [r4, #16]
  401a16:	2202      	movs	r2, #2
  401a18:	601a      	str	r2, [r3, #0]
  401a1a:	e7f9      	b.n	401a10 <_i2c_m_sync_transfer+0xd8>
  401a1c:	6923      	ldr	r3, [r4, #16]
  401a1e:	6a1b      	ldr	r3, [r3, #32]
  401a20:	f013 0f01 	tst.w	r3, #1
  401a24:	d0fa      	beq.n	401a1c <_i2c_m_sync_transfer+0xe4>
  401a26:	8863      	ldrh	r3, [r4, #2]
  401a28:	b29b      	uxth	r3, r3
  401a2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401a2e:	b29b      	uxth	r3, r3
  401a30:	8063      	strh	r3, [r4, #2]
  401a32:	2000      	movs	r0, #0
  401a34:	bd38      	pop	{r3, r4, r5, pc}
  401a36:	6922      	ldr	r2, [r4, #16]
  401a38:	041b      	lsls	r3, r3, #16
  401a3a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  401a3e:	6053      	str	r3, [r2, #4]
  401a40:	e7a6      	b.n	401990 <_i2c_m_sync_transfer+0x58>
  401a42:	f06f 0001 	mvn.w	r0, #1
  401a46:	b978      	cbnz	r0, 401a68 <_i2c_m_sync_transfer+0x130>
  401a48:	68ab      	ldr	r3, [r5, #8]
  401a4a:	5c5b      	ldrb	r3, [r3, r1]
  401a4c:	6353      	str	r3, [r2, #52]	; 0x34
  401a4e:	3101      	adds	r1, #1
  401a50:	686b      	ldr	r3, [r5, #4]
  401a52:	4299      	cmp	r1, r3
  401a54:	d208      	bcs.n	401a68 <_i2c_m_sync_transfer+0x130>
  401a56:	6922      	ldr	r2, [r4, #16]
  401a58:	6a13      	ldr	r3, [r2, #32]
  401a5a:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a5e:	d1f0      	bne.n	401a42 <_i2c_m_sync_transfer+0x10a>
  401a60:	f013 0f04 	tst.w	r3, #4
  401a64:	d0f7      	beq.n	401a56 <_i2c_m_sync_transfer+0x11e>
  401a66:	e7ee      	b.n	401a46 <_i2c_m_sync_transfer+0x10e>
  401a68:	886b      	ldrh	r3, [r5, #2]
  401a6a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
  401a6e:	d106      	bne.n	401a7e <_i2c_m_sync_transfer+0x146>
  401a70:	8863      	ldrh	r3, [r4, #2]
  401a72:	b29b      	uxth	r3, r3
  401a74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  401a78:	b29b      	uxth	r3, r3
  401a7a:	8063      	strh	r3, [r4, #2]
  401a7c:	bd38      	pop	{r3, r4, r5, pc}
  401a7e:	6923      	ldr	r3, [r4, #16]
  401a80:	2202      	movs	r2, #2
  401a82:	601a      	str	r2, [r3, #0]
  401a84:	6923      	ldr	r3, [r4, #16]
  401a86:	6a1b      	ldr	r3, [r3, #32]
  401a88:	f013 0f01 	tst.w	r3, #1
  401a8c:	d0fa      	beq.n	401a84 <_i2c_m_sync_transfer+0x14c>
  401a8e:	e7ef      	b.n	401a70 <_i2c_m_sync_transfer+0x138>
  401a90:	f06f 0005 	mvn.w	r0, #5
  401a94:	bd38      	pop	{r3, r4, r5, pc}
  401a96:	bf00      	nop
  401a98:	00402274 	.word	0x00402274
  401a9c:	00400d7d 	.word	0x00400d7d

00401aa0 <_wdt_init>:
  401aa0:	b510      	push	{r4, lr}
  401aa2:	4604      	mov	r4, r0
  401aa4:	b168      	cbz	r0, 401ac2 <_wdt_init+0x22>
  401aa6:	6803      	ldr	r3, [r0, #0]
  401aa8:	b14b      	cbz	r3, 401abe <_wdt_init+0x1e>
  401aaa:	2001      	movs	r0, #1
  401aac:	2233      	movs	r2, #51	; 0x33
  401aae:	4906      	ldr	r1, [pc, #24]	; (401ac8 <_wdt_init+0x28>)
  401ab0:	4b06      	ldr	r3, [pc, #24]	; (401acc <_wdt_init+0x2c>)
  401ab2:	4798      	blx	r3
  401ab4:	6823      	ldr	r3, [r4, #0]
  401ab6:	4a06      	ldr	r2, [pc, #24]	; (401ad0 <_wdt_init+0x30>)
  401ab8:	605a      	str	r2, [r3, #4]
  401aba:	2000      	movs	r0, #0
  401abc:	bd10      	pop	{r4, pc}
  401abe:	2000      	movs	r0, #0
  401ac0:	e7f4      	b.n	401aac <_wdt_init+0xc>
  401ac2:	2000      	movs	r0, #0
  401ac4:	e7f2      	b.n	401aac <_wdt_init+0xc>
  401ac6:	bf00      	nop
  401ac8:	00402290 	.word	0x00402290
  401acc:	00400d7d 	.word	0x00400d7d
  401ad0:	3fffafff 	.word	0x3fffafff

00401ad4 <main>:
#include "timer_driver.h"



int main(void)
{
  401ad4:	b510      	push	{r4, lr}
  401ad6:	b08a      	sub	sp, #40	; 0x28
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  401ad8:	4b32      	ldr	r3, [pc, #200]	; (401ba4 <main+0xd0>)
  401ada:	4798      	blx	r3
	/*Initialize the IMU, making sure to pass in the address of the start of the float array that will hold the quaternion coefficients*/
	
	//init_IMU(&imu_vector_buffer[0]);
	
	uint8_t robot_ID;
	NPP_init(&robot_ID);
  401adc:	f10d 0027 	add.w	r0, sp, #39	; 0x27
  401ae0:	4b31      	ldr	r3, [pc, #196]	; (401ba8 <main+0xd4>)
  401ae2:	4798      	blx	r3
	
	gpio_set_pin_level(LED0, robot_ID & 0b0001);
  401ae4:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	void *const hw = port_to_reg(port);
	if (level) {
  401ae8:	f013 0f01 	tst.w	r3, #1
  401aec:	d02f      	beq.n	401b4e <main+0x7a>
	((Pio *)hw)->PIO_CODR = PIO_ODSR_P31;
}

static inline void hri_pio_set_ODSR_reg(const void *const hw, hri_pio_odsr_reg_t mask)
{
	((Pio *)hw)->PIO_SODR = mask;
  401aee:	2180      	movs	r1, #128	; 0x80
  401af0:	4a2e      	ldr	r2, [pc, #184]	; (401bac <main+0xd8>)
  401af2:	6311      	str	r1, [r2, #48]	; 0x30
  401af4:	f013 0f02 	tst.w	r3, #2
  401af8:	d02d      	beq.n	401b56 <main+0x82>
  401afa:	f44f 7180 	mov.w	r1, #256	; 0x100
  401afe:	4a2b      	ldr	r2, [pc, #172]	; (401bac <main+0xd8>)
  401b00:	6311      	str	r1, [r2, #48]	; 0x30
  401b02:	f013 0f04 	tst.w	r3, #4
  401b06:	d02b      	beq.n	401b60 <main+0x8c>
  401b08:	f44f 7100 	mov.w	r1, #512	; 0x200
  401b0c:	4a27      	ldr	r2, [pc, #156]	; (401bac <main+0xd8>)
  401b0e:	6311      	str	r1, [r2, #48]	; 0x30
  401b10:	f013 0f08 	tst.w	r3, #8
  401b14:	d029      	beq.n	401b6a <main+0x96>
  401b16:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401b1a:	4b24      	ldr	r3, [pc, #144]	; (401bac <main+0xd8>)
  401b1c:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(LED1, robot_ID & 0b0010);
	gpio_set_pin_level(LED2, robot_ID & 0b0100);
	gpio_set_pin_level(LED3, robot_ID & 0b1000);
	
	uint8_t data_store[32];
	memset(&data_store[0], 0, sizeof(uint8_t)*32);
  401b1e:	2220      	movs	r2, #32
  401b20:	2100      	movs	r1, #0
  401b22:	a801      	add	r0, sp, #4
  401b24:	4b22      	ldr	r3, [pc, #136]	; (401bb0 <main+0xdc>)
  401b26:	4798      	blx	r3
	nRF24_init(data_store);
  401b28:	a801      	add	r0, sp, #4
  401b2a:	4b22      	ldr	r3, [pc, #136]	; (401bb4 <main+0xe0>)
  401b2c:	4798      	blx	r3
	delay_us(500); //Should be 200 us, setting higher for testing
  401b2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  401b32:	4b21      	ldr	r3, [pc, #132]	; (401bb8 <main+0xe4>)
  401b34:	4798      	blx	r3
	nRF24_enter_receive();
  401b36:	4b21      	ldr	r3, [pc, #132]	; (401bbc <main+0xe8>)
  401b38:	4798      	blx	r3
	pwm_enable(&PWM_0);
  401b3a:	4821      	ldr	r0, [pc, #132]	; (401bc0 <main+0xec>)
  401b3c:	4c21      	ldr	r4, [pc, #132]	; (401bc4 <main+0xf0>)
  401b3e:	47a0      	blx	r4
	pwm_enable(&PWM_1);
  401b40:	4821      	ldr	r0, [pc, #132]	; (401bc8 <main+0xf4>)
  401b42:	47a0      	blx	r4
	set_pwm_motor_1(&(PWM_0.device), 878);
	set_pwm_motor_2(&(PWM_0.device), 878);
	set_pwm_motor_3(&(PWM_0.device), 878);
	set_pwm_dribbler_motor(&(PWM_1.device), 878);
	*/
	adc_sync_enable_channel(&ADC_0, 0);
  401b44:	2100      	movs	r1, #0
  401b46:	4821      	ldr	r0, [pc, #132]	; (401bcc <main+0xf8>)
  401b48:	4b21      	ldr	r3, [pc, #132]	; (401bd0 <main+0xfc>)
  401b4a:	4798      	blx	r3
  401b4c:	e01f      	b.n	401b8e <main+0xba>
	((Pio *)hw)->PIO_CODR = ~data;
}

static inline void hri_pio_clear_ODSR_reg(const void *const hw, hri_pio_odsr_reg_t mask)
{
	((Pio *)hw)->PIO_CODR = mask;
  401b4e:	2180      	movs	r1, #128	; 0x80
  401b50:	4a16      	ldr	r2, [pc, #88]	; (401bac <main+0xd8>)
  401b52:	6351      	str	r1, [r2, #52]	; 0x34
  401b54:	e7ce      	b.n	401af4 <main+0x20>
  401b56:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b5a:	4a14      	ldr	r2, [pc, #80]	; (401bac <main+0xd8>)
  401b5c:	6351      	str	r1, [r2, #52]	; 0x34
  401b5e:	e7d0      	b.n	401b02 <main+0x2e>
  401b60:	f44f 7100 	mov.w	r1, #512	; 0x200
  401b64:	4a11      	ldr	r2, [pc, #68]	; (401bac <main+0xd8>)
  401b66:	6351      	str	r1, [r2, #52]	; 0x34
  401b68:	e7d2      	b.n	401b10 <main+0x3c>
  401b6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401b6e:	4b0f      	ldr	r3, [pc, #60]	; (401bac <main+0xd8>)
  401b70:	635a      	str	r2, [r3, #52]	; 0x34
  401b72:	e7d4      	b.n	401b1e <main+0x4a>
		IMU for new quaternion coefficients before it is ready with the next set of them. (also really only relevant for the demo code, in
		reality it doesn't matter if we ask for coefficients before the IMU is ready with new ones, as the function will just return the last
		valid coefficients it collected in the event that the IMU isn't ready with new ones) */
		if(nRF_24_is_data_available(1)){ //There is data for me to collect :)
			nRF24_receive_data(data_store);
			for(int i = 0; i < 32; i++){
  401b74:	3301      	adds	r3, #1
  401b76:	2b1f      	cmp	r3, #31
  401b78:	ddfc      	ble.n	401b74 <main+0xa0>
			gpio_set_pin_level(LED2, data_store[0] & 0b0100);
			gpio_set_pin_level(LED3, data_store[0] & 0b1000);
			memset(&data_store[0], 0, sizeof(uint8_t)*32);
			*/
			
			NPP_process(&data_store[0], &robot_ID);
  401b7a:	f10d 0127 	add.w	r1, sp, #39	; 0x27
  401b7e:	a801      	add	r0, sp, #4
  401b80:	4b14      	ldr	r3, [pc, #80]	; (401bd4 <main+0x100>)
  401b82:	4798      	blx	r3
			memset(&data_store[0], 0, sizeof(uint8_t)*32);
  401b84:	2220      	movs	r2, #32
  401b86:	2100      	movs	r1, #0
  401b88:	a801      	add	r0, sp, #4
  401b8a:	4b09      	ldr	r3, [pc, #36]	; (401bb0 <main+0xdc>)
  401b8c:	4798      	blx	r3
		if(nRF_24_is_data_available(1)){ //There is data for me to collect :)
  401b8e:	2001      	movs	r0, #1
  401b90:	4b11      	ldr	r3, [pc, #68]	; (401bd8 <main+0x104>)
  401b92:	4798      	blx	r3
  401b94:	2800      	cmp	r0, #0
  401b96:	d0fa      	beq.n	401b8e <main+0xba>
			nRF24_receive_data(data_store);
  401b98:	a801      	add	r0, sp, #4
  401b9a:	4b10      	ldr	r3, [pc, #64]	; (401bdc <main+0x108>)
  401b9c:	4798      	blx	r3
			for(int i = 0; i < 32; i++){
  401b9e:	2300      	movs	r3, #0
  401ba0:	e7e9      	b.n	401b76 <main+0xa2>
  401ba2:	bf00      	nop
  401ba4:	004001c5 	.word	0x004001c5
  401ba8:	00401be1 	.word	0x00401be1
  401bac:	400e1400 	.word	0x400e1400
  401bb0:	00401f85 	.word	0x00401f85
  401bb4:	00401e09 	.word	0x00401e09
  401bb8:	00400811 	.word	0x00400811
  401bbc:	00401ee5 	.word	0x00401ee5
  401bc0:	2040009c 	.word	0x2040009c
  401bc4:	00400ad1 	.word	0x00400ad1
  401bc8:	204000d8 	.word	0x204000d8
  401bcc:	204000b8 	.word	0x204000b8
  401bd0:	004007b5 	.word	0x004007b5
  401bd4:	00401c39 	.word	0x00401c39
  401bd8:	00401ebd 	.word	0x00401ebd
  401bdc:	00401d89 	.word	0x00401d89

00401be0 <NPP_init>:
  401be0:	4a0a      	ldr	r2, [pc, #40]	; (401c0c <NPP_init+0x2c>)
  401be2:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
  401be4:	f3c3 3300 	ubfx	r3, r3, #12, #1
  401be8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
  401bea:	f3c1 3140 	ubfx	r1, r1, #13, #1
  401bee:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  401bf2:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
  401bf4:	f3c1 3180 	ubfx	r1, r1, #14, #1
  401bf8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
  401bfc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
  401bfe:	f3c2 32c0 	ubfx	r2, r2, #15, #1
  401c02:	00d2      	lsls	r2, r2, #3
  401c04:	fa52 f383 	uxtab	r3, r2, r3
  401c08:	7003      	strb	r3, [r0, #0]
  401c0a:	4770      	bx	lr
  401c0c:	400e1400 	.word	0x400e1400

00401c10 <two_byte_to_float>:
  401c10:	5c8b      	ldrb	r3, [r1, r2]
  401c12:	4411      	add	r1, r2
  401c14:	784a      	ldrb	r2, [r1, #1]
  401c16:	eb03 2302 	add.w	r3, r3, r2, lsl #8
  401c1a:	b21b      	sxth	r3, r3
  401c1c:	ee07 3a90 	vmov	s15, r3
  401c20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  401c24:	eddf 6a03 	vldr	s13, [pc, #12]	; 401c34 <two_byte_to_float+0x24>
  401c28:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  401c2c:	ed80 7a00 	vstr	s14, [r0]
  401c30:	4770      	bx	lr
  401c32:	bf00      	nop
  401c34:	42c80000 	.word	0x42c80000

00401c38 <NPP_process>:
  401c38:	b538      	push	{r3, r4, r5, lr}
  401c3a:	7803      	ldrb	r3, [r0, #0]
  401c3c:	780a      	ldrb	r2, [r1, #0]
  401c3e:	f003 030f 	and.w	r3, r3, #15
  401c42:	429a      	cmp	r2, r3
  401c44:	d000      	beq.n	401c48 <NPP_process+0x10>
  401c46:	bd38      	pop	{r3, r4, r5, pc}
  401c48:	4604      	mov	r4, r0
  401c4a:	2201      	movs	r2, #1
  401c4c:	4601      	mov	r1, r0
  401c4e:	480d      	ldr	r0, [pc, #52]	; (401c84 <NPP_process+0x4c>)
  401c50:	4d0d      	ldr	r5, [pc, #52]	; (401c88 <NPP_process+0x50>)
  401c52:	47a8      	blx	r5
  401c54:	2203      	movs	r2, #3
  401c56:	4621      	mov	r1, r4
  401c58:	480c      	ldr	r0, [pc, #48]	; (401c8c <NPP_process+0x54>)
  401c5a:	47a8      	blx	r5
  401c5c:	2205      	movs	r2, #5
  401c5e:	4621      	mov	r1, r4
  401c60:	480b      	ldr	r0, [pc, #44]	; (401c90 <NPP_process+0x58>)
  401c62:	47a8      	blx	r5
  401c64:	2207      	movs	r2, #7
  401c66:	4621      	mov	r1, r4
  401c68:	480a      	ldr	r0, [pc, #40]	; (401c94 <NPP_process+0x5c>)
  401c6a:	47a8      	blx	r5
  401c6c:	2209      	movs	r2, #9
  401c6e:	4621      	mov	r1, r4
  401c70:	4809      	ldr	r0, [pc, #36]	; (401c98 <NPP_process+0x60>)
  401c72:	47a8      	blx	r5
  401c74:	7ae2      	ldrb	r2, [r4, #11]
  401c76:	4b09      	ldr	r3, [pc, #36]	; (401c9c <NPP_process+0x64>)
  401c78:	701a      	strb	r2, [r3, #0]
  401c7a:	7b22      	ldrb	r2, [r4, #12]
  401c7c:	4b08      	ldr	r3, [pc, #32]	; (401ca0 <NPP_process+0x68>)
  401c7e:	701a      	strb	r2, [r3, #0]
  401c80:	e7e1      	b.n	401c46 <NPP_process+0xe>
  401c82:	bf00      	nop
  401c84:	20400140 	.word	0x20400140
  401c88:	00401c11 	.word	0x00401c11
  401c8c:	20400144 	.word	0x20400144
  401c90:	20400134 	.word	0x20400134
  401c94:	2040013c 	.word	0x2040013c
  401c98:	20400130 	.word	0x20400130
  401c9c:	20400138 	.word	0x20400138
  401ca0:	20400139 	.word	0x20400139

00401ca4 <nRF24_write_to_register>:
  401ca4:	b530      	push	{r4, r5, lr}
  401ca6:	b083      	sub	sp, #12
  401ca8:	f040 0020 	orr.w	r0, r0, #32
  401cac:	f88d 0004 	strb.w	r0, [sp, #4]
  401cb0:	f88d 1005 	strb.w	r1, [sp, #5]
  401cb4:	4c05      	ldr	r4, [pc, #20]	; (401ccc <nRF24_write_to_register+0x28>)
  401cb6:	2508      	movs	r5, #8
  401cb8:	6365      	str	r5, [r4, #52]	; 0x34
  401cba:	2202      	movs	r2, #2
  401cbc:	a901      	add	r1, sp, #4
  401cbe:	4b04      	ldr	r3, [pc, #16]	; (401cd0 <nRF24_write_to_register+0x2c>)
  401cc0:	6818      	ldr	r0, [r3, #0]
  401cc2:	4b04      	ldr	r3, [pc, #16]	; (401cd4 <nRF24_write_to_register+0x30>)
  401cc4:	4798      	blx	r3
  401cc6:	6325      	str	r5, [r4, #48]	; 0x30
  401cc8:	b003      	add	sp, #12
  401cca:	bd30      	pop	{r4, r5, pc}
  401ccc:	400e1000 	.word	0x400e1000
  401cd0:	2040014c 	.word	0x2040014c
  401cd4:	00400a19 	.word	0x00400a19

00401cd8 <nRF24_write_to_register_multi_byte>:
  401cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401cdc:	b083      	sub	sp, #12
  401cde:	4688      	mov	r8, r1
  401ce0:	4691      	mov	r9, r2
  401ce2:	f040 0020 	orr.w	r0, r0, #32
  401ce6:	a902      	add	r1, sp, #8
  401ce8:	f801 0d01 	strb.w	r0, [r1, #-1]!
  401cec:	4c08      	ldr	r4, [pc, #32]	; (401d10 <nRF24_write_to_register_multi_byte+0x38>)
  401cee:	2508      	movs	r5, #8
  401cf0:	6365      	str	r5, [r4, #52]	; 0x34
  401cf2:	4f08      	ldr	r7, [pc, #32]	; (401d14 <nRF24_write_to_register_multi_byte+0x3c>)
  401cf4:	2201      	movs	r2, #1
  401cf6:	6838      	ldr	r0, [r7, #0]
  401cf8:	4e07      	ldr	r6, [pc, #28]	; (401d18 <nRF24_write_to_register_multi_byte+0x40>)
  401cfa:	47b0      	blx	r6
  401cfc:	fa1f f289 	uxth.w	r2, r9
  401d00:	4641      	mov	r1, r8
  401d02:	6838      	ldr	r0, [r7, #0]
  401d04:	47b0      	blx	r6
  401d06:	6325      	str	r5, [r4, #48]	; 0x30
  401d08:	b003      	add	sp, #12
  401d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401d0e:	bf00      	nop
  401d10:	400e1000 	.word	0x400e1000
  401d14:	2040014c 	.word	0x2040014c
  401d18:	00400a19 	.word	0x00400a19

00401d1c <nRF24_read_from_register>:
  401d1c:	b570      	push	{r4, r5, r6, lr}
  401d1e:	b082      	sub	sp, #8
  401d20:	a902      	add	r1, sp, #8
  401d22:	f801 0d02 	strb.w	r0, [r1, #-2]!
  401d26:	4c09      	ldr	r4, [pc, #36]	; (401d4c <nRF24_read_from_register+0x30>)
  401d28:	2508      	movs	r5, #8
  401d2a:	6365      	str	r5, [r4, #52]	; 0x34
  401d2c:	4e08      	ldr	r6, [pc, #32]	; (401d50 <nRF24_read_from_register+0x34>)
  401d2e:	2201      	movs	r2, #1
  401d30:	6830      	ldr	r0, [r6, #0]
  401d32:	4b08      	ldr	r3, [pc, #32]	; (401d54 <nRF24_read_from_register+0x38>)
  401d34:	4798      	blx	r3
  401d36:	2201      	movs	r2, #1
  401d38:	f10d 0107 	add.w	r1, sp, #7
  401d3c:	6830      	ldr	r0, [r6, #0]
  401d3e:	4b06      	ldr	r3, [pc, #24]	; (401d58 <nRF24_read_from_register+0x3c>)
  401d40:	4798      	blx	r3
  401d42:	6325      	str	r5, [r4, #48]	; 0x30
  401d44:	f89d 0007 	ldrb.w	r0, [sp, #7]
  401d48:	b002      	add	sp, #8
  401d4a:	bd70      	pop	{r4, r5, r6, pc}
  401d4c:	400e1000 	.word	0x400e1000
  401d50:	2040014c 	.word	0x2040014c
  401d54:	00400a19 	.word	0x00400a19
  401d58:	00400a49 	.word	0x00400a49

00401d5c <nRF24_send_SPI_command>:
  401d5c:	b530      	push	{r4, r5, lr}
  401d5e:	b083      	sub	sp, #12
  401d60:	a902      	add	r1, sp, #8
  401d62:	f801 0d01 	strb.w	r0, [r1, #-1]!
  401d66:	4c05      	ldr	r4, [pc, #20]	; (401d7c <nRF24_send_SPI_command+0x20>)
  401d68:	2508      	movs	r5, #8
  401d6a:	6365      	str	r5, [r4, #52]	; 0x34
  401d6c:	2201      	movs	r2, #1
  401d6e:	4b04      	ldr	r3, [pc, #16]	; (401d80 <nRF24_send_SPI_command+0x24>)
  401d70:	6818      	ldr	r0, [r3, #0]
  401d72:	4b04      	ldr	r3, [pc, #16]	; (401d84 <nRF24_send_SPI_command+0x28>)
  401d74:	4798      	blx	r3
  401d76:	6325      	str	r5, [r4, #48]	; 0x30
  401d78:	b003      	add	sp, #12
  401d7a:	bd30      	pop	{r4, r5, pc}
  401d7c:	400e1000 	.word	0x400e1000
  401d80:	2040014c 	.word	0x2040014c
  401d84:	00400a19 	.word	0x00400a19

00401d88 <nRF24_receive_data>:
  401d88:	b570      	push	{r4, r5, r6, lr}
  401d8a:	b082      	sub	sp, #8
  401d8c:	a902      	add	r1, sp, #8
  401d8e:	2361      	movs	r3, #97	; 0x61
  401d90:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401d94:	4c13      	ldr	r4, [pc, #76]	; (401de4 <nRF24_receive_data+0x5c>)
  401d96:	2508      	movs	r5, #8
  401d98:	6365      	str	r5, [r4, #52]	; 0x34
  401d9a:	4e13      	ldr	r6, [pc, #76]	; (401de8 <nRF24_receive_data+0x60>)
  401d9c:	2201      	movs	r2, #1
  401d9e:	6830      	ldr	r0, [r6, #0]
  401da0:	4b12      	ldr	r3, [pc, #72]	; (401dec <nRF24_receive_data+0x64>)
  401da2:	4798      	blx	r3
  401da4:	2220      	movs	r2, #32
  401da6:	4b12      	ldr	r3, [pc, #72]	; (401df0 <nRF24_receive_data+0x68>)
  401da8:	6819      	ldr	r1, [r3, #0]
  401daa:	6830      	ldr	r0, [r6, #0]
  401dac:	4b11      	ldr	r3, [pc, #68]	; (401df4 <nRF24_receive_data+0x6c>)
  401dae:	4798      	blx	r3
  401db0:	6325      	str	r5, [r4, #48]	; 0x30
  401db2:	200b      	movs	r0, #11
  401db4:	4b10      	ldr	r3, [pc, #64]	; (401df8 <nRF24_receive_data+0x70>)
  401db6:	4798      	blx	r3
  401db8:	20e2      	movs	r0, #226	; 0xe2
  401dba:	f88d 0007 	strb.w	r0, [sp, #7]
  401dbe:	4b0f      	ldr	r3, [pc, #60]	; (401dfc <nRF24_receive_data+0x74>)
  401dc0:	4798      	blx	r3
  401dc2:	2007      	movs	r0, #7
  401dc4:	4b0e      	ldr	r3, [pc, #56]	; (401e00 <nRF24_receive_data+0x78>)
  401dc6:	4798      	blx	r3
  401dc8:	f040 0140 	orr.w	r1, r0, #64	; 0x40
  401dcc:	b2c9      	uxtb	r1, r1
  401dce:	2007      	movs	r0, #7
  401dd0:	4b0c      	ldr	r3, [pc, #48]	; (401e04 <nRF24_receive_data+0x7c>)
  401dd2:	4798      	blx	r3
  401dd4:	2300      	movs	r3, #0
  401dd6:	e000      	b.n	401dda <nRF24_receive_data+0x52>
  401dd8:	3301      	adds	r3, #1
  401dda:	2b1f      	cmp	r3, #31
  401ddc:	ddfc      	ble.n	401dd8 <nRF24_receive_data+0x50>
  401dde:	b002      	add	sp, #8
  401de0:	bd70      	pop	{r4, r5, r6, pc}
  401de2:	bf00      	nop
  401de4:	400e1000 	.word	0x400e1000
  401de8:	2040014c 	.word	0x2040014c
  401dec:	00400a19 	.word	0x00400a19
  401df0:	20400148 	.word	0x20400148
  401df4:	00400a49 	.word	0x00400a49
  401df8:	00400811 	.word	0x00400811
  401dfc:	00401d5d 	.word	0x00401d5d
  401e00:	00401d1d 	.word	0x00401d1d
  401e04:	00401ca5 	.word	0x00401ca5

00401e08 <nRF24_init>:
  401e08:	b530      	push	{r4, r5, lr}
  401e0a:	b083      	sub	sp, #12
  401e0c:	4605      	mov	r5, r0
  401e0e:	4c1f      	ldr	r4, [pc, #124]	; (401e8c <nRF24_init+0x84>)
  401e10:	491f      	ldr	r1, [pc, #124]	; (401e90 <nRF24_init+0x88>)
  401e12:	4620      	mov	r0, r4
  401e14:	4b1f      	ldr	r3, [pc, #124]	; (401e94 <nRF24_init+0x8c>)
  401e16:	4798      	blx	r3
  401e18:	4620      	mov	r0, r4
  401e1a:	4b1f      	ldr	r3, [pc, #124]	; (401e98 <nRF24_init+0x90>)
  401e1c:	4798      	blx	r3
  401e1e:	4b1f      	ldr	r3, [pc, #124]	; (401e9c <nRF24_init+0x94>)
  401e20:	601d      	str	r5, [r3, #0]
  401e22:	2504      	movs	r5, #4
  401e24:	4b1e      	ldr	r3, [pc, #120]	; (401ea0 <nRF24_init+0x98>)
  401e26:	635d      	str	r5, [r3, #52]	; 0x34
  401e28:	2100      	movs	r1, #0
  401e2a:	4608      	mov	r0, r1
  401e2c:	4c1d      	ldr	r4, [pc, #116]	; (401ea4 <nRF24_init+0x9c>)
  401e2e:	47a0      	blx	r4
  401e30:	2007      	movs	r0, #7
  401e32:	4b1d      	ldr	r3, [pc, #116]	; (401ea8 <nRF24_init+0xa0>)
  401e34:	4798      	blx	r3
  401e36:	f040 0140 	orr.w	r1, r0, #64	; 0x40
  401e3a:	b2c9      	uxtb	r1, r1
  401e3c:	2007      	movs	r0, #7
  401e3e:	47a0      	blx	r4
  401e40:	2100      	movs	r1, #0
  401e42:	2001      	movs	r0, #1
  401e44:	47a0      	blx	r4
  401e46:	2100      	movs	r1, #0
  401e48:	2002      	movs	r0, #2
  401e4a:	47a0      	blx	r4
  401e4c:	2103      	movs	r1, #3
  401e4e:	4608      	mov	r0, r1
  401e50:	47a0      	blx	r4
  401e52:	2100      	movs	r1, #0
  401e54:	4628      	mov	r0, r5
  401e56:	47a0      	blx	r4
  401e58:	2178      	movs	r1, #120	; 0x78
  401e5a:	2005      	movs	r0, #5
  401e5c:	47a0      	blx	r4
  401e5e:	2106      	movs	r1, #6
  401e60:	4608      	mov	r0, r1
  401e62:	47a0      	blx	r4
  401e64:	4b11      	ldr	r3, [pc, #68]	; (401eac <nRF24_init+0xa4>)
  401e66:	e893 0003 	ldmia.w	r3, {r0, r1}
  401e6a:	9000      	str	r0, [sp, #0]
  401e6c:	f88d 1004 	strb.w	r1, [sp, #4]
  401e70:	2205      	movs	r2, #5
  401e72:	4669      	mov	r1, sp
  401e74:	2010      	movs	r0, #16
  401e76:	4b0e      	ldr	r3, [pc, #56]	; (401eb0 <nRF24_init+0xa8>)
  401e78:	4798      	blx	r3
  401e7a:	2102      	movs	r1, #2
  401e7c:	2000      	movs	r0, #0
  401e7e:	47a0      	blx	r4
  401e80:	490c      	ldr	r1, [pc, #48]	; (401eb4 <nRF24_init+0xac>)
  401e82:	2021      	movs	r0, #33	; 0x21
  401e84:	4b0c      	ldr	r3, [pc, #48]	; (401eb8 <nRF24_init+0xb0>)
  401e86:	4798      	blx	r3
  401e88:	b003      	add	sp, #12
  401e8a:	bd30      	pop	{r4, r5, pc}
  401e8c:	204000c0 	.word	0x204000c0
  401e90:	2040014c 	.word	0x2040014c
  401e94:	00400c5d 	.word	0x00400c5d
  401e98:	00400b7d 	.word	0x00400b7d
  401e9c:	20400148 	.word	0x20400148
  401ea0:	400e1400 	.word	0x400e1400
  401ea4:	00401ca5 	.word	0x00401ca5
  401ea8:	00401d1d 	.word	0x00401d1d
  401eac:	004022a8 	.word	0x004022a8
  401eb0:	00401cd9 	.word	0x00401cd9
  401eb4:	00401d89 	.word	0x00401d89
  401eb8:	004008a9 	.word	0x004008a9

00401ebc <nRF_24_is_data_available>:
  401ebc:	b508      	push	{r3, lr}
  401ebe:	2007      	movs	r0, #7
  401ec0:	4b06      	ldr	r3, [pc, #24]	; (401edc <nRF_24_is_data_available+0x20>)
  401ec2:	4798      	blx	r3
  401ec4:	f000 0042 	and.w	r0, r0, #66	; 0x42
  401ec8:	2842      	cmp	r0, #66	; 0x42
  401eca:	d001      	beq.n	401ed0 <nRF_24_is_data_available+0x14>
  401ecc:	2000      	movs	r0, #0
  401ece:	bd08      	pop	{r3, pc}
  401ed0:	2140      	movs	r1, #64	; 0x40
  401ed2:	2007      	movs	r0, #7
  401ed4:	4b02      	ldr	r3, [pc, #8]	; (401ee0 <nRF_24_is_data_available+0x24>)
  401ed6:	4798      	blx	r3
  401ed8:	2001      	movs	r0, #1
  401eda:	bd08      	pop	{r3, pc}
  401edc:	00401d1d 	.word	0x00401d1d
  401ee0:	00401ca5 	.word	0x00401ca5

00401ee4 <nRF24_enter_receive>:
  401ee4:	b510      	push	{r4, lr}
  401ee6:	b082      	sub	sp, #8
  401ee8:	2000      	movs	r0, #0
  401eea:	4b0f      	ldr	r3, [pc, #60]	; (401f28 <nRF24_enter_receive+0x44>)
  401eec:	4798      	blx	r3
  401eee:	f040 0101 	orr.w	r1, r0, #1
  401ef2:	b2c9      	uxtb	r1, r1
  401ef4:	2000      	movs	r0, #0
  401ef6:	4c0d      	ldr	r4, [pc, #52]	; (401f2c <nRF24_enter_receive+0x48>)
  401ef8:	47a0      	blx	r4
  401efa:	2102      	movs	r1, #2
  401efc:	4608      	mov	r0, r1
  401efe:	47a0      	blx	r4
  401f00:	4b0b      	ldr	r3, [pc, #44]	; (401f30 <nRF24_enter_receive+0x4c>)
  401f02:	e893 0003 	ldmia.w	r3, {r0, r1}
  401f06:	9000      	str	r0, [sp, #0]
  401f08:	f88d 1004 	strb.w	r1, [sp, #4]
  401f0c:	2205      	movs	r2, #5
  401f0e:	4669      	mov	r1, sp
  401f10:	200b      	movs	r0, #11
  401f12:	4b08      	ldr	r3, [pc, #32]	; (401f34 <nRF24_enter_receive+0x50>)
  401f14:	4798      	blx	r3
  401f16:	2120      	movs	r1, #32
  401f18:	2012      	movs	r0, #18
  401f1a:	47a0      	blx	r4
  401f1c:	2204      	movs	r2, #4
  401f1e:	4b06      	ldr	r3, [pc, #24]	; (401f38 <nRF24_enter_receive+0x54>)
  401f20:	631a      	str	r2, [r3, #48]	; 0x30
  401f22:	b002      	add	sp, #8
  401f24:	bd10      	pop	{r4, pc}
  401f26:	bf00      	nop
  401f28:	00401d1d 	.word	0x00401d1d
  401f2c:	00401ca5 	.word	0x00401ca5
  401f30:	004022a8 	.word	0x004022a8
  401f34:	00401cd9 	.word	0x00401cd9
  401f38:	400e1400 	.word	0x400e1400

00401f3c <__libc_init_array>:
  401f3c:	b570      	push	{r4, r5, r6, lr}
  401f3e:	4e0d      	ldr	r6, [pc, #52]	; (401f74 <__libc_init_array+0x38>)
  401f40:	4c0d      	ldr	r4, [pc, #52]	; (401f78 <__libc_init_array+0x3c>)
  401f42:	1ba4      	subs	r4, r4, r6
  401f44:	10a4      	asrs	r4, r4, #2
  401f46:	2500      	movs	r5, #0
  401f48:	42a5      	cmp	r5, r4
  401f4a:	d109      	bne.n	401f60 <__libc_init_array+0x24>
  401f4c:	4e0b      	ldr	r6, [pc, #44]	; (401f7c <__libc_init_array+0x40>)
  401f4e:	4c0c      	ldr	r4, [pc, #48]	; (401f80 <__libc_init_array+0x44>)
  401f50:	f000 f9ae 	bl	4022b0 <_init>
  401f54:	1ba4      	subs	r4, r4, r6
  401f56:	10a4      	asrs	r4, r4, #2
  401f58:	2500      	movs	r5, #0
  401f5a:	42a5      	cmp	r5, r4
  401f5c:	d105      	bne.n	401f6a <__libc_init_array+0x2e>
  401f5e:	bd70      	pop	{r4, r5, r6, pc}
  401f60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  401f64:	4798      	blx	r3
  401f66:	3501      	adds	r5, #1
  401f68:	e7ee      	b.n	401f48 <__libc_init_array+0xc>
  401f6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  401f6e:	4798      	blx	r3
  401f70:	3501      	adds	r5, #1
  401f72:	e7f2      	b.n	401f5a <__libc_init_array+0x1e>
  401f74:	004022bc 	.word	0x004022bc
  401f78:	004022bc 	.word	0x004022bc
  401f7c:	004022bc 	.word	0x004022bc
  401f80:	004022c0 	.word	0x004022c0

00401f84 <memset>:
  401f84:	4402      	add	r2, r0
  401f86:	4603      	mov	r3, r0
  401f88:	4293      	cmp	r3, r2
  401f8a:	d100      	bne.n	401f8e <memset+0xa>
  401f8c:	4770      	bx	lr
  401f8e:	f803 1b01 	strb.w	r1, [r3], #1
  401f92:	e7f9      	b.n	401f88 <memset+0x4>
  401f94:	682f2e2e 	.word	0x682f2e2e
  401f98:	692f6c61 	.word	0x692f6c61
  401f9c:	756c636e 	.word	0x756c636e
  401fa0:	682f6564 	.word	0x682f6564
  401fa4:	775f6c61 	.word	0x775f6c61
  401fa8:	682e7464 	.word	0x682e7464
  401fac:	00000000 	.word	0x00000000
  401fb0:	682f2e2e 	.word	0x682f2e2e
  401fb4:	732f6c61 	.word	0x732f6c61
  401fb8:	682f6372 	.word	0x682f6372
  401fbc:	615f6c61 	.word	0x615f6c61
  401fc0:	735f6364 	.word	0x735f6364
  401fc4:	2e636e79 	.word	0x2e636e79
  401fc8:	00000063 	.word	0x00000063
  401fcc:	682f2e2e 	.word	0x682f2e2e
  401fd0:	732f6c61 	.word	0x732f6c61
  401fd4:	682f6372 	.word	0x682f6372
  401fd8:	695f6c61 	.word	0x695f6c61
  401fdc:	6d5f6332 	.word	0x6d5f6332
  401fe0:	6e79735f 	.word	0x6e79735f
  401fe4:	00632e63 	.word	0x00632e63
  401fe8:	682f2e2e 	.word	0x682f2e2e
  401fec:	732f6c61 	.word	0x732f6c61
  401ff0:	682f6372 	.word	0x682f6372
  401ff4:	695f6c61 	.word	0x695f6c61
  401ff8:	00632e6f 	.word	0x00632e6f
  401ffc:	682f2e2e 	.word	0x682f2e2e
  402000:	732f6c61 	.word	0x732f6c61
  402004:	682f6372 	.word	0x682f6372
  402008:	705f6c61 	.word	0x705f6c61
  40200c:	632e6d77 	.word	0x632e6d77
  402010:	00000000 	.word	0x00000000
  402014:	682f2e2e 	.word	0x682f2e2e
  402018:	732f6c61 	.word	0x732f6c61
  40201c:	682f6372 	.word	0x682f6372
  402020:	735f6c61 	.word	0x735f6c61
  402024:	6d5f6970 	.word	0x6d5f6970
  402028:	6e79735f 	.word	0x6e79735f
  40202c:	00632e63 	.word	0x00632e63
  402030:	682f2e2e 	.word	0x682f2e2e
  402034:	732f6c61 	.word	0x732f6c61
  402038:	682f6372 	.word	0x682f6372
  40203c:	745f6c61 	.word	0x745f6c61
  402040:	72656d69 	.word	0x72656d69
  402044:	0000632e 	.word	0x0000632e
  402048:	682f2e2e 	.word	0x682f2e2e
  40204c:	752f6c61 	.word	0x752f6c61
  402050:	736c6974 	.word	0x736c6974
  402054:	6372732f 	.word	0x6372732f
  402058:	6974752f 	.word	0x6974752f
  40205c:	6c5f736c 	.word	0x6c5f736c
  402060:	2e747369 	.word	0x2e747369
  402064:	00000063 	.word	0x00000063

00402068 <_afecs>:
  402068:	00000000 2f843100 03000000 ffffffff     .....1./........
  402078:	0000ffff 00000000 00000000 00000000     ................
  402088:	0000010c 00000000 00000000 00000000     ................
  402098:	00000000 00000200 00000200 00000200     ................
  4020a8:	00000200 00000200 00000200 00000200     ................
  4020b8:	00000200 00000200 00000200 00000200     ................
  4020c8:	00000200 682f2e2e 612f6c70 2f636566     ....../hpl/afec/
  4020d8:	5f6c7068 63656661 0000632e              hpl_afec.c..

004020e4 <_ext_irq>:
  4020e4:	00000000 03c08000 03c08020 03c08020     ........ ... ...
  4020f4:	00000000 03c00000 00008020 00000001     ........ .......
  402104:	00000002 000000f2 000000f2 00000000     ................
  402114:	000000f0 00000002                       ........

0040211c <_pio_irq_n>:
  40211c:	00100b0a 682f2e2e 702f6c70 682f6f69     ....../hpl/pio/h
  40212c:	705f6c70 655f6f69 632e7478 00000000     pl_pio_ext.c....

0040213c <_pwms>:
  40213c:	40020000 0000001f 00010001 00000001     ...@............
  40214c:	00000001 000000ff 00000000 00000004     ................
	...
  402168:	00000004 004021c4 00000000 2040008c     .....!@.......@ 
  402178:	4005c000 0000003c 00010001 00000001     ...@<...........
  402188:	00000001 000000ff 00000000 00000004     ................
	...
  4021a4:	00000001 004021b4 00000000 20400080     .....!@.......@ 

004021b4 <_ch_cfg1>:
  4021b4:	00000000 00000208 00000400 00000200     ................

004021c4 <_ch_cfg0>:
  4021c4:	00000000 00000208 00000400 00000200     ................
  4021d4:	00000001 00000208 00000400 00000200     ................
  4021e4:	00000002 00000208 00000400 00000200     ................
  4021f4:	00000003 00000208 00000400 00000200     ................
  402204:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  402214:	632e6d77 00000000                       wm.c....

0040221c <spi_regs>:
  40221c:	00000000 80000000 00000001 0496fa02     ................
  40222c:	0000ffff 682f2e2e 732f6c70 682f6970     ....../hpl/spi/h
  40223c:	735f6c70 632e6970 00000000 682f2e2e     pl_spi.c....../h
  40224c:	742f6c70 70682f63 63745f6c 0000632e     pl/tc/hpl_tc.c..

0040225c <_i2cm_sync_cfgs>:
  40225c:	40018000 00000020 00000000 00000000     ...@ ...........
  40226c:	0002baba 000249f0 682f2e2e 742f6c70     .....I..../hpl/t
  40227c:	73686977 6c70682f 6977745f 632e7368     wihs/hpl_twihs.c
  40228c:	00000000 682f2e2e 772f6c70 682f7464     ....../hpl/wdt/h
  40229c:	775f6c70 632e7464 00000000 bbccddee     pl_wdt.c........
  4022ac:	000000aa                                ....

004022b0 <_init>:
  4022b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022b2:	bf00      	nop
  4022b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4022b6:	bc08      	pop	{r3}
  4022b8:	469e      	mov	lr, r3
  4022ba:	4770      	bx	lr

004022bc <__init_array_start>:
  4022bc:	0040017d 	.word	0x0040017d

004022c0 <_fini>:
  4022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022c2:	bf00      	nop
  4022c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4022c6:	bc08      	pop	{r3}
  4022c8:	469e      	mov	lr, r3
  4022ca:	4770      	bx	lr

004022cc <__fini_array_start>:
  4022cc:	00400159 	.word	0x00400159
