{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739262385637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739262385637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:26:25 2025 " "Processing started: Tue Feb 11 18:26:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739262385637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739262385637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_signal_generator -c DDS_signal_generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_signal_generator -c DDS_signal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739262385637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1739262385840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/simulation/tb_dds_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/simulation/tb_dds_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds_top " "Found entity 1: tb_dds_top" {  } { { "../simulation/tb_dds_top.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/simulation/tb_dds_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/rtl/button_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/rtl/button_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_filter " "Found entity 1: button_filter" {  } { { "../rtl/button_filter.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/button_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/rtl/key_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/rtl/key_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_ctrl " "Found entity 1: key_ctrl" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/key_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/rtl/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/rtl/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../rtl/dds.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/simulation/tb_dds_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/simulation/tb_dds_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dds_ctrl " "Found entity 1: tb_dds_ctrl" {  } { { "../simulation/tb_dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/simulation/tb_dds_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_projects/dds_signal_generator_freq_tuning/rtl/dds_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_projects/dds_signal_generator_freq_tuning/rtl/dds_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_ctrl " "Found entity 1: dds_ctrl" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core_files/rom_4_waveforms/rom_4_waveforms.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core_files/rom_4_waveforms/rom_4_waveforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_4_waveforms " "Found entity 1: rom_4_waveforms" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262385879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262385879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739262385928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_ctrl key_ctrl:key_ctrl_inst " "Elaborating entity \"key_ctrl\" for hierarchy \"key_ctrl:key_ctrl_inst\"" {  } { { "../rtl/dds.v" "key_ctrl_inst" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 key_ctrl.v(25) " "Verilog HDL assignment warning at key_ctrl.v(25): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/key_ctrl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739262385930 "|dds|key_ctrl:key_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key_ctrl.v(47) " "Verilog HDL assignment warning at key_ctrl.v(47): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/key_ctrl.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739262385930 "|dds|key_ctrl:key_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 key_ctrl.v(49) " "Verilog HDL assignment warning at key_ctrl.v(49): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/key_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/key_ctrl.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739262385930 "|dds|key_ctrl:key_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_filter key_ctrl:key_ctrl_inst\|button_filter:button_filter_inst1 " "Elaborating entity \"button_filter\" for hierarchy \"key_ctrl:key_ctrl_inst\|button_filter:button_filter_inst1\"" {  } { { "../rtl/key_ctrl.v" "button_filter_inst1" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/key_ctrl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_ctrl dds_ctrl:dds_ctrl_inst " "Elaborating entity \"dds_ctrl\" for hierarchy \"dds_ctrl:dds_ctrl_inst\"" {  } { { "../rtl/dds.v" "dds_ctrl_inst" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 dds_ctrl.v(33) " "Verilog HDL assignment warning at dds_ctrl.v(33): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1739262385935 "|dds|dds_ctrl:dds_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4_waveforms dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst " "Elaborating entity \"rom_4_waveforms\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\"" {  } { { "../rtl/dds_ctrl.v" "rom_4_waveforms_inst" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "altsyncram_component" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../4_wave_memory.mif " "Parameter \"init_file\" = \"../4_wave_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262385970 ""}  } { { "IP_core_files/rom_4_waveforms/rom_4_waveforms.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/IP_core_files/rom_4_waveforms/rom_4_waveforms.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739262385970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6a1 " "Found entity 1: altsyncram_v6a1" {  } { { "db/altsyncram_v6a1.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/altsyncram_v6a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262386008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262386008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6a1 dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated " "Elaborating entity \"altsyncram_v6a1\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/fpga_dev_softwares/quartus_ii_13p0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262386048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262386048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_v6a1.tdf" "rden_decode" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/altsyncram_v6a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262386084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262386084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"dds_ctrl:dds_ctrl_inst\|rom_4_waveforms:rom_4_waveforms_inst\|altsyncram:altsyncram_component\|altsyncram_v6a1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_v6a1.tdf" "mux2" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/altsyncram_v6a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386084 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dds_ctrl:dds_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dds_ctrl:dds_ctrl_inst\|Mult0\"" {  } { { "../rtl/dds_ctrl.v" "Mult0" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 28 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386270 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1739262386270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 55 " "Parameter \"LPM_WIDTHP\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 55 " "Parameter \"LPM_WIDTHR\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739262386295 ""}  } { { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739262386295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rgt " "Found entity 1: mult_rgt" {  } { { "db/mult_rgt.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/mult_rgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739262386331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739262386331 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|mult_rgt:auto_generated\|mac_mult7 " "Synthesized away node \"dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|mult_rgt:auto_generated\|mac_mult7\"" {  } { { "db/mult_rgt.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/mult_rgt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/fpga_dev_softwares/quartus_ii_13p0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 28 -1 0 } } { "../rtl/dds.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386349 "|dds|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|mult_rgt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|mult_rgt:auto_generated\|mac_out8 " "Synthesized away node \"dds_ctrl:dds_ctrl_inst\|lpm_mult:Mult0\|mult_rgt:auto_generated\|mac_out8\"" {  } { { "db/mult_rgt.tdf" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/db/mult_rgt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/fpga_dev_softwares/quartus_ii_13p0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../rtl/dds_ctrl.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds_ctrl.v" 28 -1 0 } } { "../rtl/dds.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386349 "|dds|dds_ctrl:dds_ctrl_inst|lpm_mult:Mult0|mult_rgt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1739262386349 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1739262386349 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1739262386488 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1739262386496 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1739262386496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1739262386593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739262386816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386816 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../rtl/dds.v" "" { Text "D:/FPGA_projects/DDS_signal_generator_freq_tuning/rtl/dds.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739262386850 "|dds|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1739262386850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739262386850 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739262386850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739262386850 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1739262386850 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1739262386850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739262386850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739262386862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:26:26 2025 " "Processing ended: Tue Feb 11 18:26:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739262386862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739262386862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739262386862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739262386862 ""}
