Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 16:08:54 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum40_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.156ns (33.950%)  route 2.249ns (66.050%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 5.711 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13137, routed)       1.193     2.144    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X123Y435       FDCE                                         r  Delay1No18_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y435       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.223 r  Delay1No18_instance/Y_reg[8]/Q
                         net (fo=8, routed)           0.674     2.897    Delay1No18_instance/Q[8]
    SLICE_X129Y466       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     3.045 r  Delay1No18_instance/geqOp_carry_i_12__5/O
                         net (fo=1, routed)           0.014     3.059    Sum40_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X129Y466       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.215 r  Sum40_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.241    Sum40_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X129Y467       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.256 r  Sum40_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.282    Sum40_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X129Y468       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.334 r  Sum40_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.223     3.557    Delay1No19_instance/CO[0]
    SLICE_X130Y470       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.161     3.718 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__5/O
                         net (fo=3, routed)           0.138     3.856    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X129Y470       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     3.981 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.120     4.101    Delay1No18_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X128Y470       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     4.224 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.431     4.655    Delay1No19_instance/shiftVal__5[0]
    SLICE_X125Y471       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.803 r  Delay1No19_instance/shiftedFracY_d1[37]_i_2__5/O
                         net (fo=4, routed)           0.160     4.963    Delay1No18_instance/level2[8]
    SLICE_X125Y474       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     5.112 r  Delay1No18_instance/shiftedFracY_d1[37]_i_1__5/O
                         net (fo=2, routed)           0.437     5.549    Sum40_2_impl_instance/FPAddSubOp_instance/level4__0[14]
    SLICE_X128Y474       FDRE                                         r  Sum40_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13137, routed)       1.051     5.711    Sum40_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y474       FDRE                                         r  Sum40_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]/C
                         clock pessimism              0.359     6.070    
                         clock uncertainty           -0.035     6.034    
    SLICE_X128Y474       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.059    Sum40_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  0.511    




